
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//less_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401760 <.init>:
  401760:	stp	x29, x30, [sp, #-16]!
  401764:	mov	x29, sp
  401768:	bl	401fe8 <setlocale@plt+0x3c8>
  40176c:	ldp	x29, x30, [sp], #16
  401770:	ret

Disassembly of section .plt:

0000000000401780 <memcpy@plt-0x20>:
  401780:	stp	x16, x30, [sp, #-16]!
  401784:	adrp	x16, 432000 <winch@@Base+0x1bc78>
  401788:	ldr	x17, [x16, #4088]
  40178c:	add	x16, x16, #0xff8
  401790:	br	x17
  401794:	nop
  401798:	nop
  40179c:	nop

00000000004017a0 <memcpy@plt>:
  4017a0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4017a4:	ldr	x17, [x16]
  4017a8:	add	x16, x16, #0x0
  4017ac:	br	x17

00000000004017b0 <strlen@plt>:
  4017b0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4017b4:	ldr	x17, [x16, #8]
  4017b8:	add	x16, x16, #0x8
  4017bc:	br	x17

00000000004017c0 <exit@plt>:
  4017c0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4017c4:	ldr	x17, [x16, #16]
  4017c8:	add	x16, x16, #0x10
  4017cc:	br	x17

00000000004017d0 <_setjmp@plt>:
  4017d0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4017d4:	ldr	x17, [x16, #24]
  4017d8:	add	x16, x16, #0x18
  4017dc:	br	x17

00000000004017e0 <dup@plt>:
  4017e0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4017e4:	ldr	x17, [x16, #32]
  4017e8:	add	x16, x16, #0x20
  4017ec:	br	x17

00000000004017f0 <sigprocmask@plt>:
  4017f0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4017f4:	ldr	x17, [x16, #40]
  4017f8:	add	x16, x16, #0x28
  4017fc:	br	x17

0000000000401800 <cfgetospeed@plt>:
  401800:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401804:	ldr	x17, [x16, #48]
  401808:	add	x16, x16, #0x30
  40180c:	br	x17

0000000000401810 <tputs@plt>:
  401810:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401814:	ldr	x17, [x16, #56]
  401818:	add	x16, x16, #0x38
  40181c:	br	x17

0000000000401820 <sprintf@plt>:
  401820:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401824:	ldr	x17, [x16, #64]
  401828:	add	x16, x16, #0x40
  40182c:	br	x17

0000000000401830 <putc@plt>:
  401830:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401834:	ldr	x17, [x16, #72]
  401838:	add	x16, x16, #0x48
  40183c:	br	x17

0000000000401840 <kill@plt>:
  401840:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401844:	ldr	x17, [x16, #80]
  401848:	add	x16, x16, #0x50
  40184c:	br	x17

0000000000401850 <lseek@plt>:
  401850:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401854:	ldr	x17, [x16, #88]
  401858:	add	x16, x16, #0x58
  40185c:	br	x17

0000000000401860 <tgoto@plt>:
  401860:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401864:	ldr	x17, [x16, #96]
  401868:	add	x16, x16, #0x60
  40186c:	br	x17

0000000000401870 <snprintf@plt>:
  401870:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401874:	ldr	x17, [x16, #104]
  401878:	add	x16, x16, #0x68
  40187c:	br	x17

0000000000401880 <tcgetattr@plt>:
  401880:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401884:	ldr	x17, [x16, #112]
  401888:	add	x16, x16, #0x70
  40188c:	br	x17

0000000000401890 <stpcpy@plt>:
  401890:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401894:	ldr	x17, [x16, #120]
  401898:	add	x16, x16, #0x78
  40189c:	br	x17

00000000004018a0 <fileno@plt>:
  4018a0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #128]
  4018a8:	add	x16, x16, #0x80
  4018ac:	br	x17

00000000004018b0 <_longjmp@plt>:
  4018b0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #136]
  4018b8:	add	x16, x16, #0x88
  4018bc:	br	x17

00000000004018c0 <signal@plt>:
  4018c0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #144]
  4018c8:	add	x16, x16, #0x90
  4018cc:	br	x17

00000000004018d0 <fclose@plt>:
  4018d0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #152]
  4018d8:	add	x16, x16, #0x98
  4018dc:	br	x17

00000000004018e0 <fsync@plt>:
  4018e0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #160]
  4018e8:	add	x16, x16, #0xa0
  4018ec:	br	x17

00000000004018f0 <getpid@plt>:
  4018f0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #168]
  4018f8:	add	x16, x16, #0xa8
  4018fc:	br	x17

0000000000401900 <nl_langinfo@plt>:
  401900:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401904:	ldr	x17, [x16, #176]
  401908:	add	x16, x16, #0xb0
  40190c:	br	x17

0000000000401910 <fopen@plt>:
  401910:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401914:	ldr	x17, [x16, #184]
  401918:	add	x16, x16, #0xb8
  40191c:	br	x17

0000000000401920 <time@plt>:
  401920:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401924:	ldr	x17, [x16, #192]
  401928:	add	x16, x16, #0xc0
  40192c:	br	x17

0000000000401930 <open@plt>:
  401930:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401934:	ldr	x17, [x16, #200]
  401938:	add	x16, x16, #0xc8
  40193c:	br	x17

0000000000401940 <popen@plt>:
  401940:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401944:	ldr	x17, [x16, #208]
  401948:	add	x16, x16, #0xd0
  40194c:	br	x17

0000000000401950 <sigemptyset@plt>:
  401950:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401954:	ldr	x17, [x16, #216]
  401958:	add	x16, x16, #0xd8
  40195c:	br	x17

0000000000401960 <strncmp@plt>:
  401960:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401964:	ldr	x17, [x16, #224]
  401968:	add	x16, x16, #0xe0
  40196c:	br	x17

0000000000401970 <__libc_start_main@plt>:
  401970:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401974:	ldr	x17, [x16, #232]
  401978:	add	x16, x16, #0xe8
  40197c:	br	x17

0000000000401980 <fgetc@plt>:
  401980:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401984:	ldr	x17, [x16, #240]
  401988:	add	x16, x16, #0xf0
  40198c:	br	x17

0000000000401990 <tgetflag@plt>:
  401990:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401994:	ldr	x17, [x16, #248]
  401998:	add	x16, x16, #0xf8
  40199c:	br	x17

00000000004019a0 <sleep@plt>:
  4019a0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #256]
  4019a8:	add	x16, x16, #0x100
  4019ac:	br	x17

00000000004019b0 <fchmod@plt>:
  4019b0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #264]
  4019b8:	add	x16, x16, #0x108
  4019bc:	br	x17

00000000004019c0 <tgetent@plt>:
  4019c0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #272]
  4019c8:	add	x16, x16, #0x110
  4019cc:	br	x17

00000000004019d0 <calloc@plt>:
  4019d0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #280]
  4019d8:	add	x16, x16, #0x118
  4019dc:	br	x17

00000000004019e0 <tgetnum@plt>:
  4019e0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #288]
  4019e8:	add	x16, x16, #0x120
  4019ec:	br	x17

00000000004019f0 <getc@plt>:
  4019f0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #296]
  4019f8:	add	x16, x16, #0x128
  4019fc:	br	x17

0000000000401a00 <system@plt>:
  401a00:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #304]
  401a08:	add	x16, x16, #0x130
  401a0c:	br	x17

0000000000401a10 <strerror@plt>:
  401a10:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #312]
  401a18:	add	x16, x16, #0x138
  401a1c:	br	x17

0000000000401a20 <close@plt>:
  401a20:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #320]
  401a28:	add	x16, x16, #0x140
  401a2c:	br	x17

0000000000401a30 <__gmon_start__@plt>:
  401a30:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #328]
  401a38:	add	x16, x16, #0x148
  401a3c:	br	x17

0000000000401a40 <write@plt>:
  401a40:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #336]
  401a48:	add	x16, x16, #0x150
  401a4c:	br	x17

0000000000401a50 <abort@plt>:
  401a50:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #344]
  401a58:	add	x16, x16, #0x158
  401a5c:	br	x17

0000000000401a60 <strcmp@plt>:
  401a60:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #352]
  401a68:	add	x16, x16, #0x160
  401a6c:	br	x17

0000000000401a70 <__ctype_b_loc@plt>:
  401a70:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #360]
  401a78:	add	x16, x16, #0x168
  401a7c:	br	x17

0000000000401a80 <strtol@plt>:
  401a80:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #368]
  401a88:	add	x16, x16, #0x170
  401a8c:	br	x17

0000000000401a90 <free@plt>:
  401a90:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #376]
  401a98:	add	x16, x16, #0x178
  401a9c:	br	x17

0000000000401aa0 <strchr@plt>:
  401aa0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #384]
  401aa8:	add	x16, x16, #0x180
  401aac:	br	x17

0000000000401ab0 <rename@plt>:
  401ab0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #392]
  401ab8:	add	x16, x16, #0x188
  401abc:	br	x17

0000000000401ac0 <strcpy@plt>:
  401ac0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #400]
  401ac8:	add	x16, x16, #0x190
  401acc:	br	x17

0000000000401ad0 <read@plt>:
  401ad0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #408]
  401ad8:	add	x16, x16, #0x198
  401adc:	br	x17

0000000000401ae0 <tcsetattr@plt>:
  401ae0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #416]
  401ae8:	add	x16, x16, #0x1a0
  401aec:	br	x17

0000000000401af0 <isatty@plt>:
  401af0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #424]
  401af8:	add	x16, x16, #0x1a8
  401afc:	br	x17

0000000000401b00 <iswupper@plt>:
  401b00:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #432]
  401b08:	add	x16, x16, #0x1b0
  401b0c:	br	x17

0000000000401b10 <tgetstr@plt>:
  401b10:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #440]
  401b18:	add	x16, x16, #0x1b8
  401b1c:	br	x17

0000000000401b20 <__fxstat@plt>:
  401b20:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #448]
  401b28:	add	x16, x16, #0x1c0
  401b2c:	br	x17

0000000000401b30 <strstr@plt>:
  401b30:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #456]
  401b38:	add	x16, x16, #0x1c8
  401b3c:	br	x17

0000000000401b40 <realpath@plt>:
  401b40:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #464]
  401b48:	add	x16, x16, #0x1d0
  401b4c:	br	x17

0000000000401b50 <regexec@plt>:
  401b50:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #472]
  401b58:	add	x16, x16, #0x1d8
  401b5c:	br	x17

0000000000401b60 <regfree@plt>:
  401b60:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #480]
  401b68:	add	x16, x16, #0x1e0
  401b6c:	br	x17

0000000000401b70 <regcomp@plt>:
  401b70:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #488]
  401b78:	add	x16, x16, #0x1e8
  401b7c:	br	x17

0000000000401b80 <strncpy@plt>:
  401b80:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #496]
  401b88:	add	x16, x16, #0x1f0
  401b8c:	br	x17

0000000000401b90 <pclose@plt>:
  401b90:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #504]
  401b98:	add	x16, x16, #0x1f8
  401b9c:	br	x17

0000000000401ba0 <__errno_location@plt>:
  401ba0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #512]
  401ba8:	add	x16, x16, #0x200
  401bac:	br	x17

0000000000401bb0 <getenv@plt>:
  401bb0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #520]
  401bb8:	add	x16, x16, #0x208
  401bbc:	br	x17

0000000000401bc0 <__xstat@plt>:
  401bc0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #528]
  401bc8:	add	x16, x16, #0x210
  401bcc:	br	x17

0000000000401bd0 <towlower@plt>:
  401bd0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #536]
  401bd8:	add	x16, x16, #0x218
  401bdc:	br	x17

0000000000401be0 <fprintf@plt>:
  401be0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #544]
  401be8:	add	x16, x16, #0x220
  401bec:	br	x17

0000000000401bf0 <fgets@plt>:
  401bf0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #552]
  401bf8:	add	x16, x16, #0x228
  401bfc:	br	x17

0000000000401c00 <creat@plt>:
  401c00:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #560]
  401c08:	add	x16, x16, #0x230
  401c0c:	br	x17

0000000000401c10 <ioctl@plt>:
  401c10:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #568]
  401c18:	add	x16, x16, #0x238
  401c1c:	br	x17

0000000000401c20 <setlocale@plt>:
  401c20:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #576]
  401c28:	add	x16, x16, #0x240
  401c2c:	br	x17

Disassembly of section .text:

0000000000401c30 <clear@@Base-0x1890>:
  401c30:	stp	x29, x30, [sp, #-64]!
  401c34:	mov	x29, sp
  401c38:	stp	x19, x20, [sp, #16]
  401c3c:	mov	x19, x1
  401c40:	adrp	x1, 417000 <winch@@Base+0xc78>
  401c44:	sub	w20, w0, #0x1
  401c48:	add	x0, x1, #0x4f8
  401c4c:	ldr	x1, [x19], #8
  401c50:	stp	x21, x22, [sp, #32]
  401c54:	adrp	x22, 43b000 <PC+0x47b8>
  401c58:	adrp	x21, 43b000 <PC+0x47b8>
  401c5c:	str	x23, [sp, #48]
  401c60:	str	x1, [x22, #296]
  401c64:	str	wzr, [x21, #340]
  401c68:	bl	40a208 <clear@@Base+0x6d48>
  401c6c:	bl	40a288 <clear@@Base+0x6dc8>
  401c70:	cbnz	w0, 401c7c <setlocale@plt+0x5c>
  401c74:	mov	w0, #0x1                   	// #1
  401c78:	str	w0, [x21, #340]
  401c7c:	adrp	x21, 43b000 <PC+0x47b8>
  401c80:	mov	w0, #0x1                   	// #1
  401c84:	bl	401af0 <isatty@plt>
  401c88:	adrp	x23, 43a000 <PC+0x37b8>
  401c8c:	str	w0, [x21, #324]
  401c90:	bl	410930 <clear@@Base+0xd470>
  401c94:	bl	40a348 <clear@@Base+0x6e88>
  401c98:	bl	402aa8 <setlocale@plt+0xe88>
  401c9c:	bl	409e50 <clear@@Base+0x6990>
  401ca0:	bl	404d00 <clear@@Base+0x1840>
  401ca4:	bl	40e1c0 <clear@@Base+0xad00>
  401ca8:	bl	4072a0 <clear@@Base+0x3de0>
  401cac:	bl	412a70 <clear@@Base+0xf5b0>
  401cb0:	bl	415008 <error@@Base+0x1b70>
  401cb4:	ldr	x0, [x22, #296]
  401cb8:	bl	40c550 <clear@@Base+0x9090>
  401cbc:	adrp	x1, 417000 <winch@@Base+0xc78>
  401cc0:	add	x1, x1, #0x508
  401cc4:	bl	401a60 <strcmp@plt>
  401cc8:	cbnz	w0, 401cd4 <setlocale@plt+0xb4>
  401ccc:	mov	w0, #0x1                   	// #1
  401cd0:	str	w0, [x23, #812]
  401cd4:	bl	414750 <error@@Base+0x12b8>
  401cd8:	ldr	w2, [x23, #812]
  401cdc:	adrp	x1, 41b000 <winch@@Base+0x4c78>
  401ce0:	add	x1, x1, #0xf88
  401ce4:	adrp	x0, 417000 <winch@@Base+0xc78>
  401ce8:	cmp	w2, #0x0
  401cec:	add	x0, x0, #0x4f0
  401cf0:	csel	x0, x1, x0, ne  // ne = any
  401cf4:	bl	40a208 <clear@@Base+0x6d48>
  401cf8:	cbz	x0, 401d04 <setlocale@plt+0xe4>
  401cfc:	bl	402220 <setlocale@plt+0x600>
  401d00:	bl	412028 <clear@@Base+0xeb68>
  401d04:	cmp	w20, #0x0
  401d08:	b.gt	401d18 <setlocale@plt+0xf8>
  401d0c:	b	401d6c <setlocale@plt+0x14c>
  401d10:	bl	412028 <clear@@Base+0xeb68>
  401d14:	cbz	w20, 401d6c <setlocale@plt+0x14c>
  401d18:	ldr	x0, [x19]
  401d1c:	mov	w2, #0xfd                  	// #253
  401d20:	ldrb	w1, [x0]
  401d24:	sub	w1, w1, #0x2b
  401d28:	tst	w1, w2
  401d2c:	b.ne	401d38 <setlocale@plt+0x118>  // b.any
  401d30:	ldrb	w1, [x0, #1]
  401d34:	cbnz	w1, 401d44 <setlocale@plt+0x124>
  401d38:	bl	411ef0 <clear@@Base+0xea30>
  401d3c:	cbz	w0, 401d6c <setlocale@plt+0x14c>
  401d40:	ldr	x0, [x19]
  401d44:	add	x19, x19, #0x8
  401d48:	ldrb	w1, [x0]
  401d4c:	sub	w20, w20, #0x1
  401d50:	cmp	w1, #0x2d
  401d54:	b.ne	401d10 <setlocale@plt+0xf0>  // b.any
  401d58:	ldrb	w1, [x0, #1]
  401d5c:	cmp	w1, #0x2d
  401d60:	b.ne	401d10 <setlocale@plt+0xf0>  // b.any
  401d64:	ldrb	w1, [x0, #2]
  401d68:	cbnz	w1, 401d10 <setlocale@plt+0xf0>
  401d6c:	bl	411ef0 <clear@@Base+0xea30>
  401d70:	cbz	w0, 401d80 <setlocale@plt+0x160>
  401d74:	bl	411f08 <clear@@Base+0xea48>
  401d78:	mov	w0, #0x0                   	// #0
  401d7c:	bl	402170 <setlocale@plt+0x550>
  401d80:	adrp	x22, 43b000 <PC+0x47b8>
  401d84:	adrp	x0, 417000 <winch@@Base+0xc78>
  401d88:	add	x0, x0, #0x510
  401d8c:	bl	40a208 <clear@@Base+0x6d48>
  401d90:	str	x0, [x22, #352]
  401d94:	cbz	x0, 401da0 <setlocale@plt+0x180>
  401d98:	ldrb	w0, [x0]
  401d9c:	cbnz	w0, 401db8 <setlocale@plt+0x198>
  401da0:	adrp	x0, 417000 <winch@@Base+0xc78>
  401da4:	add	x0, x0, #0x518
  401da8:	bl	40a208 <clear@@Base+0x6d48>
  401dac:	str	x0, [x22, #352]
  401db0:	bl	40a288 <clear@@Base+0x6dc8>
  401db4:	cbnz	w0, 401ed8 <setlocale@plt+0x2b8>
  401db8:	adrp	x22, 43b000 <PC+0x47b8>
  401dbc:	adrp	x0, 417000 <winch@@Base+0xc78>
  401dc0:	add	x0, x0, #0x528
  401dc4:	bl	40a208 <clear@@Base+0x6d48>
  401dc8:	str	x0, [x22, #328]
  401dcc:	bl	40a288 <clear@@Base+0x6dc8>
  401dd0:	cbz	w0, 401de0 <setlocale@plt+0x1c0>
  401dd4:	adrp	x0, 417000 <winch@@Base+0xc78>
  401dd8:	add	x0, x0, #0x538
  401ddc:	str	x0, [x22, #328]
  401de0:	adrp	x0, 43b000 <PC+0x47b8>
  401de4:	ldr	w0, [x0, #320]
  401de8:	cbnz	w0, 401f64 <setlocale@plt+0x344>
  401dec:	mov	x1, #0x0                   	// #0
  401df0:	cmp	w20, #0x0
  401df4:	b.le	401e24 <setlocale@plt+0x204>
  401df8:	sub	w20, w20, #0x1
  401dfc:	add	x20, x20, #0x1
  401e00:	add	x20, x19, x20, lsl #3
  401e04:	nop
  401e08:	ldr	x0, [x19], #8
  401e0c:	bl	40cf70 <clear@@Base+0x9ab0>
  401e10:	mov	x0, #0x0                   	// #0
  401e14:	bl	40cf08 <clear@@Base+0x9a48>
  401e18:	cmp	x20, x19
  401e1c:	mov	x1, x0
  401e20:	b.ne	401e08 <setlocale@plt+0x1e8>  // b.any
  401e24:	ldr	w0, [x21, #324]
  401e28:	cbz	w0, 401f30 <setlocale@plt+0x310>
  401e2c:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  401e30:	ldr	w0, [x0, #2196]
  401e34:	cbz	w0, 401e54 <setlocale@plt+0x234>
  401e38:	adrp	x0, 43b000 <PC+0x47b8>
  401e3c:	ldr	w0, [x0, #520]
  401e40:	cbnz	w0, 401e54 <setlocale@plt+0x234>
  401e44:	adrp	x0, 417000 <winch@@Base+0xc78>
  401e48:	mov	x1, #0x0                   	// #0
  401e4c:	add	x0, x0, #0x560
  401e50:	bl	413498 <error@@Base>
  401e54:	bl	417370 <winch@@Base+0xfe8>
  401e58:	adrp	x19, 43a000 <PC+0x37b8>
  401e5c:	mov	w0, #0x1                   	// #1
  401e60:	bl	4025f8 <setlocale@plt+0x9d8>
  401e64:	mov	w0, #0x1                   	// #1
  401e68:	bl	416468 <winch@@Base+0xe0>
  401e6c:	ldr	x0, [x19, #736]
  401e70:	cbz	x0, 401e98 <setlocale@plt+0x278>
  401e74:	bl	40cf60 <clear@@Base+0x9aa0>
  401e78:	cmp	w0, #0x0
  401e7c:	b.le	401ee8 <setlocale@plt+0x2c8>
  401e80:	mov	x1, #0x0                   	// #0
  401e84:	adrp	x0, 417000 <winch@@Base+0xc78>
  401e88:	add	x0, x0, #0x598
  401e8c:	bl	413498 <error@@Base>
  401e90:	mov	w0, #0x1                   	// #1
  401e94:	bl	402170 <setlocale@plt+0x550>
  401e98:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  401e9c:	adrp	x1, 417000 <winch@@Base+0xc78>
  401ea0:	add	x1, x1, #0x590
  401ea4:	ldr	x0, [x0, #2080]
  401ea8:	bl	401a60 <strcmp@plt>
  401eac:	cbz	w0, 401e74 <setlocale@plt+0x254>
  401eb0:	bl	40b080 <clear@@Base+0x7bc0>
  401eb4:	cbnz	w0, 401f28 <setlocale@plt+0x308>
  401eb8:	adrp	x19, 43b000 <PC+0x47b8>
  401ebc:	ldr	w0, [x19, #532]
  401ec0:	cbz	w0, 401f1c <setlocale@plt+0x2fc>
  401ec4:	bl	40cf60 <clear@@Base+0x9aa0>
  401ec8:	cmp	w0, #0x1
  401ecc:	b.le	401f7c <setlocale@plt+0x35c>
  401ed0:	str	wzr, [x19, #532]
  401ed4:	b	401f1c <setlocale@plt+0x2fc>
  401ed8:	adrp	x0, 417000 <winch@@Base+0xc78>
  401edc:	add	x0, x0, #0x520
  401ee0:	str	x0, [x22, #352]
  401ee4:	b	401db8 <setlocale@plt+0x198>
  401ee8:	ldr	x0, [x19, #736]
  401eec:	bl	416fd0 <winch@@Base+0xc48>
  401ef0:	bl	417350 <winch@@Base+0xfc8>
  401ef4:	cbnz	w0, 401f28 <setlocale@plt+0x308>
  401ef8:	bl	417070 <winch@@Base+0xce8>
  401efc:	cmn	x0, #0x1
  401f00:	adrp	x1, 43b000 <PC+0x47b8>
  401f04:	add	x2, x1, #0x130
  401f08:	str	x0, [x1, #304]
  401f0c:	b.eq	401f28 <setlocale@plt+0x308>  // b.none
  401f10:	adrp	x0, 43b000 <PC+0x47b8>
  401f14:	ldr	w0, [x0, #564]
  401f18:	str	w0, [x2, #8]
  401f1c:	bl	4031f0 <setlocale@plt+0x15d0>
  401f20:	bl	407ee0 <clear@@Base+0x4a20>
  401f24:	b	401f38 <setlocale@plt+0x318>
  401f28:	mov	w0, #0x1                   	// #1
  401f2c:	bl	402170 <setlocale@plt+0x550>
  401f30:	bl	40b080 <clear@@Base+0x7bc0>
  401f34:	cbz	w0, 401f40 <setlocale@plt+0x320>
  401f38:	mov	w0, #0x0                   	// #0
  401f3c:	bl	402170 <setlocale@plt+0x550>
  401f40:	bl	40a848 <clear@@Base+0x7388>
  401f44:	mov	w0, #0x1                   	// #1
  401f48:	bl	40b068 <clear@@Base+0x7ba8>
  401f4c:	cbnz	w0, 401f38 <setlocale@plt+0x318>
  401f50:	bl	40a848 <clear@@Base+0x7388>
  401f54:	mov	w0, #0x1                   	// #1
  401f58:	bl	40b068 <clear@@Base+0x7ba8>
  401f5c:	cbz	w0, 401f40 <setlocale@plt+0x320>
  401f60:	b	401f38 <setlocale@plt+0x318>
  401f64:	mov	x1, #0x0                   	// #0
  401f68:	adrp	x0, 417000 <winch@@Base+0xc78>
  401f6c:	add	x0, x0, #0x548
  401f70:	bl	40cf70 <clear@@Base+0x9ab0>
  401f74:	mov	x1, x0
  401f78:	b	401df0 <setlocale@plt+0x1d0>
  401f7c:	adrp	x0, 43b000 <PC+0x47b8>
  401f80:	ldr	w0, [x0, #588]
  401f84:	cbnz	w0, 401f1c <setlocale@plt+0x2fc>
  401f88:	bl	40cda8 <clear@@Base+0x98e8>
  401f8c:	adrp	x1, 43b000 <PC+0x47b8>
  401f90:	str	w0, [x1, #348]
  401f94:	b	401f1c <setlocale@plt+0x2fc>
  401f98:	mov	x29, #0x0                   	// #0
  401f9c:	mov	x30, #0x0                   	// #0
  401fa0:	mov	x5, x0
  401fa4:	ldr	x1, [sp]
  401fa8:	add	x2, sp, #0x8
  401fac:	mov	x6, sp
  401fb0:	movz	x0, #0x0, lsl #48
  401fb4:	movk	x0, #0x0, lsl #32
  401fb8:	movk	x0, #0x40, lsl #16
  401fbc:	movk	x0, #0x1c30
  401fc0:	movz	x3, #0x0, lsl #48
  401fc4:	movk	x3, #0x0, lsl #32
  401fc8:	movk	x3, #0x41, lsl #16
  401fcc:	movk	x3, #0x7428
  401fd0:	movz	x4, #0x0, lsl #48
  401fd4:	movk	x4, #0x0, lsl #32
  401fd8:	movk	x4, #0x41, lsl #16
  401fdc:	movk	x4, #0x74a8
  401fe0:	bl	401970 <__libc_start_main@plt>
  401fe4:	bl	401a50 <abort@plt>
  401fe8:	adrp	x0, 432000 <winch@@Base+0x1bc78>
  401fec:	ldr	x0, [x0, #4064]
  401ff0:	cbz	x0, 401ff8 <setlocale@plt+0x3d8>
  401ff4:	b	401a30 <__gmon_start__@plt>
  401ff8:	ret
  401ffc:	nop
  402000:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  402004:	add	x0, x0, #0x838
  402008:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  40200c:	add	x1, x1, #0x838
  402010:	cmp	x1, x0
  402014:	b.eq	40202c <setlocale@plt+0x40c>  // b.none
  402018:	adrp	x1, 417000 <winch@@Base+0xc78>
  40201c:	ldr	x1, [x1, #1224]
  402020:	cbz	x1, 40202c <setlocale@plt+0x40c>
  402024:	mov	x16, x1
  402028:	br	x16
  40202c:	ret
  402030:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  402034:	add	x0, x0, #0x838
  402038:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  40203c:	add	x1, x1, #0x838
  402040:	sub	x1, x1, x0
  402044:	lsr	x2, x1, #63
  402048:	add	x1, x2, x1, asr #3
  40204c:	cmp	xzr, x1, asr #1
  402050:	asr	x1, x1, #1
  402054:	b.eq	40206c <setlocale@plt+0x44c>  // b.none
  402058:	adrp	x2, 417000 <winch@@Base+0xc78>
  40205c:	ldr	x2, [x2, #1232]
  402060:	cbz	x2, 40206c <setlocale@plt+0x44c>
  402064:	mov	x16, x2
  402068:	br	x16
  40206c:	ret
  402070:	stp	x29, x30, [sp, #-32]!
  402074:	mov	x29, sp
  402078:	str	x19, [sp, #16]
  40207c:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  402080:	ldrb	w0, [x19, #2121]
  402084:	cbnz	w0, 402094 <setlocale@plt+0x474>
  402088:	bl	402000 <setlocale@plt+0x3e0>
  40208c:	mov	w0, #0x1                   	// #1
  402090:	strb	w0, [x19, #2121]
  402094:	ldr	x19, [sp, #16]
  402098:	ldp	x29, x30, [sp], #32
  40209c:	ret
  4020a0:	b	402030 <setlocale@plt+0x410>
  4020a4:	nop
  4020a8:	ldrb	w1, [x0]
  4020ac:	cmp	w1, #0x20
  4020b0:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  4020b4:	b.ne	4020c8 <setlocale@plt+0x4a8>  // b.any
  4020b8:	ldrb	w1, [x0, #1]!
  4020bc:	cmp	w1, #0x20
  4020c0:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  4020c4:	b.eq	4020b8 <setlocale@plt+0x498>  // b.none
  4020c8:	ret
  4020cc:	nop
  4020d0:	ldrb	w4, [x1]
  4020d4:	mov	x8, x0
  4020d8:	cbz	w4, 402164 <setlocale@plt+0x544>
  4020dc:	mov	x3, #0x0                   	// #0
  4020e0:	ldrb	w6, [x8, x3]
  4020e4:	mov	w7, w3
  4020e8:	mov	w0, w3
  4020ec:	mov	w5, w4
  4020f0:	cbz	w2, 402144 <setlocale@plt+0x524>
  4020f4:	cbnz	x3, 402134 <setlocale@plt+0x514>
  4020f8:	sub	w5, w6, #0x61
  4020fc:	cmp	w5, #0x19
  402100:	b.ls	40215c <setlocale@plt+0x53c>  // b.plast
  402104:	sub	w9, w6, #0x41
  402108:	mov	w5, w4
  40210c:	cmp	w9, #0x19
  402110:	b.ls	402140 <setlocale@plt+0x520>  // b.plast
  402114:	nop
  402118:	cmp	w5, w6
  40211c:	b.ne	402130 <setlocale@plt+0x510>  // b.any
  402120:	add	x3, x3, #0x1
  402124:	add	w0, w7, #0x1
  402128:	ldrb	w4, [x1, x3]
  40212c:	cbnz	w4, 4020e0 <setlocale@plt+0x4c0>
  402130:	ret
  402134:	sub	w9, w6, #0x41
  402138:	cmp	w9, #0x19
  40213c:	b.hi	402148 <setlocale@plt+0x528>  // b.pmore
  402140:	add	w6, w6, #0x20
  402144:	cbz	x3, 402118 <setlocale@plt+0x4f8>
  402148:	sub	w9, w4, #0x41
  40214c:	add	w5, w4, #0x20
  402150:	cmp	w9, #0x1a
  402154:	csel	w5, w5, w4, cc  // cc = lo, ul, last
  402158:	b	402118 <setlocale@plt+0x4f8>
  40215c:	mov	w0, #0xffffffff            	// #-1
  402160:	ret
  402164:	mov	w0, #0x0                   	// #0
  402168:	ret
  40216c:	nop
  402170:	stp	x29, x30, [sp, #-32]!
  402174:	mov	x29, sp
  402178:	stp	x19, x20, [sp, #16]
  40217c:	adrp	x20, 436000 <winch@@Base+0x1fc78>
  402180:	ldr	w19, [x20, #2128]
  402184:	tbnz	w0, #31, 402194 <setlocale@plt+0x574>
  402188:	adrp	x20, 436000 <winch@@Base+0x1fc78>
  40218c:	mov	w19, w0
  402190:	str	w0, [x20, #2128]
  402194:	adrp	x1, 43b000 <PC+0x47b8>
  402198:	mov	w2, #0x1                   	// #1
  40219c:	add	x20, x20, #0x850
  4021a0:	mov	x0, #0x0                   	// #0
  4021a4:	str	w2, [x1, #336]
  4021a8:	bl	40af18 <clear@@Base+0x7a58>
  4021ac:	bl	4072b8 <clear@@Base+0x3df8>
  4021b0:	ldr	w0, [x20, #4]
  4021b4:	cbz	w0, 4021c4 <setlocale@plt+0x5a4>
  4021b8:	adrp	x0, 43b000 <PC+0x47b8>
  4021bc:	ldr	w0, [x0, #324]
  4021c0:	cbnz	w0, 4021e0 <setlocale@plt+0x5c0>
  4021c4:	bl	403318 <setlocale@plt+0x16f8>
  4021c8:	bl	412f88 <clear@@Base+0xfac8>
  4021cc:	mov	w0, #0x0                   	// #0
  4021d0:	bl	4025f8 <setlocale@plt+0x9d8>
  4021d4:	bl	4173b0 <winch@@Base+0x1028>
  4021d8:	mov	w0, w19
  4021dc:	bl	4017c0 <exit@plt>
  4021e0:	bl	403690 <clear@@Base+0x1d0>
  4021e4:	b	4021c4 <setlocale@plt+0x5a4>
  4021e8:	stp	x29, x30, [sp, #-16]!
  4021ec:	mov	w1, w1
  4021f0:	sxtw	x0, w0
  4021f4:	mov	x29, sp
  4021f8:	bl	4019d0 <calloc@plt>
  4021fc:	cbz	x0, 402208 <setlocale@plt+0x5e8>
  402200:	ldp	x29, x30, [sp], #16
  402204:	ret
  402208:	mov	x1, #0x0                   	// #0
  40220c:	adrp	x0, 417000 <winch@@Base+0xc78>
  402210:	add	x0, x0, #0x4d8
  402214:	bl	413498 <error@@Base>
  402218:	mov	w0, #0x1                   	// #1
  40221c:	bl	402170 <setlocale@plt+0x550>
  402220:	stp	x29, x30, [sp, #-32]!
  402224:	mov	x29, sp
  402228:	str	x19, [sp, #16]
  40222c:	mov	x19, x0
  402230:	bl	4017b0 <strlen@plt>
  402234:	mov	w1, #0x1                   	// #1
  402238:	add	w0, w0, w1
  40223c:	bl	4021e8 <setlocale@plt+0x5c8>
  402240:	mov	x1, x19
  402244:	mov	x19, x0
  402248:	bl	401ac0 <strcpy@plt>
  40224c:	mov	x0, x19
  402250:	ldr	x19, [sp, #16]
  402254:	ldp	x29, x30, [sp], #32
  402258:	ret
  40225c:	nop
  402260:	adrp	x2, 436000 <winch@@Base+0x1fc78>
  402264:	ldr	w1, [x2, #2176]
  402268:	add	w1, w1, #0x1
  40226c:	str	w1, [x2, #2176]
  402270:	ret
  402274:	nop
  402278:	stp	x29, x30, [sp, #-112]!
  40227c:	adrp	x1, 433000 <winch@@Base+0x1cc78>
  402280:	mov	x29, sp
  402284:	stp	x19, x20, [sp, #16]
  402288:	mov	x20, x0
  40228c:	ldr	w0, [x1, #624]
  402290:	cbz	w0, 402330 <setlocale@plt+0x710>
  402294:	str	x21, [sp, #32]
  402298:	adrp	x21, 436000 <winch@@Base+0x1fc78>
  40229c:	add	x21, x21, #0x880
  4022a0:	ldr	x19, [x21, #8]
  4022a4:	cbnz	x19, 4022b4 <setlocale@plt+0x694>
  4022a8:	b	4022d8 <setlocale@plt+0x6b8>
  4022ac:	ldr	x19, [x19]
  4022b0:	cbz	x19, 4022d8 <setlocale@plt+0x6b8>
  4022b4:	ldr	x0, [x19, #8]
  4022b8:	mov	x1, x20
  4022bc:	bl	401a60 <strcmp@plt>
  4022c0:	cbnz	w0, 4022ac <setlocale@plt+0x68c>
  4022c4:	ldr	x0, [x19, #16]
  4022c8:	ldp	x19, x20, [sp, #16]
  4022cc:	ldr	x21, [sp, #32]
  4022d0:	ldp	x29, x30, [sp], #112
  4022d4:	ret
  4022d8:	mov	w1, #0x18                  	// #24
  4022dc:	mov	w0, #0x1                   	// #1
  4022e0:	bl	4021e8 <setlocale@plt+0x5c8>
  4022e4:	mov	x19, x0
  4022e8:	mov	x0, x20
  4022ec:	bl	402220 <setlocale@plt+0x600>
  4022f0:	mov	x1, x0
  4022f4:	mov	x0, x20
  4022f8:	str	x1, [x19, #8]
  4022fc:	bl	4017b0 <strlen@plt>
  402300:	add	w0, w0, #0x3
  402304:	mov	w1, #0x1                   	// #1
  402308:	bl	4021e8 <setlocale@plt+0x5c8>
  40230c:	str	x0, [x19, #16]
  402310:	mov	x2, x20
  402314:	adrp	x1, 417000 <winch@@Base+0xc78>
  402318:	add	x1, x1, #0x5c0
  40231c:	bl	401820 <sprintf@plt>
  402320:	ldr	x0, [x21, #8]
  402324:	str	x0, [x19]
  402328:	str	x19, [x21, #8]
  40232c:	b	4022c4 <setlocale@plt+0x6a4>
  402330:	mov	x3, x20
  402334:	adrp	x2, 417000 <winch@@Base+0xc78>
  402338:	add	x2, x2, #0x5c8
  40233c:	mov	x1, #0x40                  	// #64
  402340:	add	x0, sp, #0x30
  402344:	bl	401870 <snprintf@plt>
  402348:	add	x0, sp, #0x30
  40234c:	bl	40a208 <clear@@Base+0x6d48>
  402350:	ldp	x19, x20, [sp, #16]
  402354:	ldp	x29, x30, [sp], #112
  402358:	ret
  40235c:	nop
  402360:	stp	x29, x30, [sp, #-32]!
  402364:	mov	x29, sp
  402368:	str	x19, [sp, #16]
  40236c:	mov	x19, x0
  402370:	bl	402278 <setlocale@plt+0x658>
  402374:	cbnz	x0, 402394 <setlocale@plt+0x774>
  402378:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  40237c:	ldr	w0, [x0, #2192]
  402380:	cbnz	w0, 4023ac <setlocale@plt+0x78c>
  402384:	mov	x0, x19
  402388:	ldr	x19, [sp, #16]
  40238c:	ldp	x29, x30, [sp], #32
  402390:	b	4019e0 <tgetnum@plt>
  402394:	mov	w2, #0xa                   	// #10
  402398:	mov	x1, #0x0                   	// #0
  40239c:	bl	401a80 <strtol@plt>
  4023a0:	ldr	x19, [sp, #16]
  4023a4:	ldp	x29, x30, [sp], #32
  4023a8:	ret
  4023ac:	mov	w0, #0xffffffff            	// #-1
  4023b0:	b	4023a0 <setlocale@plt+0x780>
  4023b4:	nop
  4023b8:	stp	x29, x30, [sp, #-32]!
  4023bc:	mov	x29, sp
  4023c0:	stp	x19, x20, [sp, #16]
  4023c4:	mov	x20, x1
  4023c8:	mov	x19, x0
  4023cc:	bl	402278 <setlocale@plt+0x658>
  4023d0:	cbz	x0, 4023e0 <setlocale@plt+0x7c0>
  4023d4:	ldp	x19, x20, [sp, #16]
  4023d8:	ldp	x29, x30, [sp], #32
  4023dc:	ret
  4023e0:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  4023e4:	ldr	w1, [x1, #2192]
  4023e8:	cbnz	w1, 4023d4 <setlocale@plt+0x7b4>
  4023ec:	mov	x1, x20
  4023f0:	mov	x0, x19
  4023f4:	ldp	x19, x20, [sp, #16]
  4023f8:	ldp	x29, x30, [sp], #32
  4023fc:	b	401b10 <tgetstr@plt>
  402400:	stp	x29, x30, [sp, #-32]!
  402404:	mov	x29, sp
  402408:	stp	x19, x20, [sp, #16]
  40240c:	mov	x19, x1
  402410:	mov	x20, x2
  402414:	mov	x1, x2
  402418:	bl	4023b8 <setlocale@plt+0x798>
  40241c:	str	x0, [x19]
  402420:	cbz	x0, 402430 <setlocale@plt+0x810>
  402424:	ldp	x19, x20, [sp, #16]
  402428:	ldp	x29, x30, [sp], #32
  40242c:	ret
  402430:	adrp	x0, 417000 <winch@@Base+0xc78>
  402434:	mov	x1, x20
  402438:	add	x0, x0, #0x5d8
  40243c:	bl	4023b8 <setlocale@plt+0x798>
  402440:	cbnz	x0, 40244c <setlocale@plt+0x82c>
  402444:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  402448:	add	x0, x0, #0xc40
  40244c:	str	x0, [x19]
  402450:	ldp	x19, x20, [sp, #16]
  402454:	ldp	x29, x30, [sp], #32
  402458:	ret
  40245c:	nop
  402460:	stp	x29, x30, [sp, #-32]!
  402464:	mov	x29, sp
  402468:	str	x19, [sp, #16]
  40246c:	mov	x19, x0
  402470:	bl	402278 <setlocale@plt+0x658>
  402474:	cbz	x0, 402494 <setlocale@plt+0x874>
  402478:	ldrb	w0, [x0]
  40247c:	cmp	w0, #0x30
  402480:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  402484:	cset	w0, ne  // ne = any
  402488:	ldr	x19, [sp, #16]
  40248c:	ldp	x29, x30, [sp], #32
  402490:	ret
  402494:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  402498:	mov	w0, #0x0                   	// #0
  40249c:	ldr	w1, [x1, #2192]
  4024a0:	cbnz	w1, 402488 <setlocale@plt+0x868>
  4024a4:	mov	x0, x19
  4024a8:	ldr	x19, [sp, #16]
  4024ac:	ldp	x29, x30, [sp], #32
  4024b0:	b	401990 <tgetflag@plt>
  4024b4:	nop
  4024b8:	stp	x29, x30, [sp, #-64]!
  4024bc:	mov	x29, sp
  4024c0:	stp	x19, x20, [sp, #16]
  4024c4:	mov	x19, x1
  4024c8:	ldrb	w3, [x0]
  4024cc:	ldrb	w1, [x1]
  4024d0:	cbnz	w3, 4024e8 <setlocale@plt+0x8c8>
  4024d4:	cbz	w1, 40255c <setlocale@plt+0x93c>
  4024d8:	mov	x0, x19
  4024dc:	ldp	x19, x20, [sp, #16]
  4024e0:	ldp	x29, x30, [sp], #64
  4024e4:	ret
  4024e8:	mov	x20, x0
  4024ec:	cbnz	w1, 402500 <setlocale@plt+0x8e0>
  4024f0:	mov	x0, x20
  4024f4:	ldp	x19, x20, [sp, #16]
  4024f8:	ldp	x29, x30, [sp], #64
  4024fc:	ret
  402500:	stp	x23, x24, [sp, #48]
  402504:	adrp	x23, 43b000 <PC+0x47b8>
  402508:	ldr	w1, [x23, #384]
  40250c:	stp	x21, x22, [sp, #32]
  402510:	adrp	x21, 436000 <winch@@Base+0x1fc78>
  402514:	adrp	x22, 402000 <setlocale@plt+0x3e0>
  402518:	add	x22, x22, #0x260
  40251c:	str	wzr, [x21, #2176]
  402520:	mov	x2, x22
  402524:	bl	401810 <tputs@plt>
  402528:	ldr	w1, [x23, #384]
  40252c:	mov	x2, x22
  402530:	ldr	w24, [x21, #2176]
  402534:	mov	x0, x19
  402538:	str	wzr, [x21, #2176]
  40253c:	bl	401810 <tputs@plt>
  402540:	ldr	w0, [x21, #2176]
  402544:	ldp	x21, x22, [sp, #32]
  402548:	cmp	w24, w0
  40254c:	ldp	x23, x24, [sp, #48]
  402550:	b.ge	4024d8 <setlocale@plt+0x8b8>  // b.tcont
  402554:	mov	x0, x20
  402558:	b	4024f4 <setlocale@plt+0x8d4>
  40255c:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  402560:	mov	x0, x2
  402564:	mov	w2, #0x1                   	// #1
  402568:	str	w2, [x1, #2196]
  40256c:	ldp	x19, x20, [sp, #16]
  402570:	ldp	x29, x30, [sp], #64
  402574:	ret
  402578:	adrp	x0, 43b000 <PC+0x47b8>
  40257c:	ldr	w0, [x0, #408]
  402580:	cbz	w0, 40259c <setlocale@plt+0x97c>
  402584:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  402588:	adrp	x2, 413000 <clear@@Base+0xfb40>
  40258c:	mov	w1, #0x1                   	// #1
  402590:	add	x2, x2, #0x0
  402594:	ldr	x0, [x0, #2200]
  402598:	b	401810 <tputs@plt>
  40259c:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4025a0:	adrp	x2, 413000 <clear@@Base+0xfb40>
  4025a4:	mov	w1, #0x1                   	// #1
  4025a8:	add	x2, x2, #0x0
  4025ac:	ldr	x0, [x0, #2208]
  4025b0:	b	401810 <tputs@plt>
  4025b4:	nop
  4025b8:	adrp	x1, 43b000 <PC+0x47b8>
  4025bc:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4025c0:	adrp	x2, 413000 <clear@@Base+0xfb40>
  4025c4:	add	x2, x2, #0x0
  4025c8:	ldr	w1, [x1, #384]
  4025cc:	ldr	x0, [x0, #2216]
  4025d0:	b	401810 <tputs@plt>
  4025d4:	nop
  4025d8:	adrp	x1, 43b000 <PC+0x47b8>
  4025dc:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4025e0:	adrp	x2, 413000 <clear@@Base+0xfb40>
  4025e4:	add	x2, x2, #0x0
  4025e8:	ldr	w1, [x1, #384]
  4025ec:	ldr	x0, [x0, #2224]
  4025f0:	b	401810 <tputs@plt>
  4025f4:	nop
  4025f8:	stp	x29, x30, [sp, #-112]!
  4025fc:	mov	x29, sp
  402600:	stp	x19, x20, [sp, #16]
  402604:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  402608:	add	x19, x19, #0x880
  40260c:	mov	w20, w0
  402610:	ldr	w0, [x19, #56]
  402614:	cmp	w0, w20
  402618:	b.eq	402680 <setlocale@plt+0xa60>  // b.none
  40261c:	adrp	x0, 43b000 <PC+0x47b8>
  402620:	mov	w1, #0x8                   	// #8
  402624:	stp	x21, x22, [sp, #32]
  402628:	adrp	x21, 43b000 <PC+0x47b8>
  40262c:	str	w1, [x0, #404]
  402630:	ldr	w0, [x21, #700]
  402634:	cbnz	w20, 40268c <setlocale@plt+0xa6c>
  402638:	ldp	x4, x5, [x19, #64]
  40263c:	stp	x4, x5, [sp, #48]
  402640:	ldr	w1, [x19, #120]
  402644:	ldp	x4, x5, [x19, #80]
  402648:	add	x22, sp, #0x30
  40264c:	stp	x4, x5, [sp, #64]
  402650:	ldp	x4, x5, [x19, #96]
  402654:	stp	x4, x5, [sp, #80]
  402658:	ldr	x2, [x19, #112]
  40265c:	str	x2, [sp, #96]
  402660:	str	w1, [sp, #104]
  402664:	bl	4018e0 <fsync@plt>
  402668:	ldr	w0, [x21, #700]
  40266c:	mov	x2, x22
  402670:	mov	w1, #0x1                   	// #1
  402674:	bl	401ae0 <tcsetattr@plt>
  402678:	str	w20, [x19, #56]
  40267c:	ldp	x21, x22, [sp, #32]
  402680:	ldp	x19, x20, [sp, #16]
  402684:	ldp	x29, x30, [sp], #112
  402688:	ret
  40268c:	add	x22, sp, #0x30
  402690:	mov	x1, x22
  402694:	bl	401880 <tcgetattr@plt>
  402698:	ldr	w0, [x19, #60]
  40269c:	cbz	w0, 4027e4 <setlocale@plt+0xbc4>
  4026a0:	mov	x0, x22
  4026a4:	bl	401800 <cfgetospeed@plt>
  4026a8:	mov	w3, w0
  4026ac:	cmp	w0, #0x9
  4026b0:	b.eq	4026d8 <setlocale@plt+0xab8>  // b.none
  4026b4:	b.hi	40273c <setlocale@plt+0xb1c>  // b.pmore
  4026b8:	cmp	w0, #0x4
  4026bc:	b.eq	4026d8 <setlocale@plt+0xab8>  // b.none
  4026c0:	b.ls	402788 <setlocale@plt+0xb68>  // b.plast
  4026c4:	cmp	w0, #0x7
  4026c8:	b.eq	4026d8 <setlocale@plt+0xab8>  // b.none
  4026cc:	cmp	w0, #0x8
  4026d0:	b.ne	4027bc <setlocale@plt+0xb9c>  // b.any
  4026d4:	nop
  4026d8:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4026dc:	strh	w3, [x0, #2104]
  4026e0:	ldr	w1, [sp, #52]
  4026e4:	adrp	x3, 43b000 <PC+0x47b8>
  4026e8:	ldr	w2, [sp, #60]
  4026ec:	adrp	x0, 43b000 <PC+0x47b8>
  4026f0:	mov	w4, #0x1805                	// #6149
  4026f4:	and	w1, w1, #0xffffffc7
  4026f8:	adrp	x7, 43b000 <PC+0x47b8>
  4026fc:	orr	w1, w1, w4
  402700:	ldrb	w8, [sp, #67]
  402704:	mov	w6, #0xffffff85            	// #-123
  402708:	ldrb	w5, [sp, #68]
  40270c:	and	w2, w2, w6
  402710:	ldrb	w4, [sp, #79]
  402714:	str	w5, [x3, #376]
  402718:	mov	w3, #0x100                 	// #256
  40271c:	str	w4, [x0, #440]
  402720:	str	w8, [x7, #380]
  402724:	ldr	w0, [x21, #700]
  402728:	str	w1, [sp, #52]
  40272c:	str	w2, [sp, #60]
  402730:	strh	w3, [sp, #70]
  402734:	strb	wzr, [sp, #80]
  402738:	b	402664 <setlocale@plt+0xa44>
  40273c:	cmp	w0, #0xe
  402740:	b.eq	4026d8 <setlocale@plt+0xab8>  // b.none
  402744:	b.ls	402770 <setlocale@plt+0xb50>  // b.plast
  402748:	mov	w0, #0x1001                	// #4097
  40274c:	cmp	w3, w0
  402750:	b.eq	402824 <setlocale@plt+0xc04>  // b.none
  402754:	mov	w0, #0x1002                	// #4098
  402758:	cmp	w3, w0
  40275c:	b.ne	4027a0 <setlocale@plt+0xb80>  // b.any
  402760:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  402764:	mov	w1, #0x11                  	// #17
  402768:	strh	w1, [x0, #2104]
  40276c:	b	4026e0 <setlocale@plt+0xac0>
  402770:	cmp	w0, #0xc
  402774:	b.eq	4026d8 <setlocale@plt+0xab8>  // b.none
  402778:	b.ls	4027d0 <setlocale@plt+0xbb0>  // b.plast
  40277c:	cmp	w0, #0xd
  402780:	b.eq	4026d8 <setlocale@plt+0xab8>  // b.none
  402784:	b	4026e0 <setlocale@plt+0xac0>
  402788:	cmp	w0, #0x2
  40278c:	b.eq	4026d8 <setlocale@plt+0xab8>  // b.none
  402790:	b.ls	4027ac <setlocale@plt+0xb8c>  // b.plast
  402794:	cmp	w0, #0x3
  402798:	b.eq	4026d8 <setlocale@plt+0xab8>  // b.none
  40279c:	b	4026e0 <setlocale@plt+0xac0>
  4027a0:	cmp	w3, #0xf
  4027a4:	b.eq	4026d8 <setlocale@plt+0xab8>  // b.none
  4027a8:	b	4026e0 <setlocale@plt+0xac0>
  4027ac:	cbz	w0, 402818 <setlocale@plt+0xbf8>
  4027b0:	cmp	w0, #0x1
  4027b4:	b.eq	4026d8 <setlocale@plt+0xab8>  // b.none
  4027b8:	b	4026e0 <setlocale@plt+0xac0>
  4027bc:	cmp	w0, #0x5
  4027c0:	b.eq	4026d8 <setlocale@plt+0xab8>  // b.none
  4027c4:	cmp	w0, #0x6
  4027c8:	b.eq	4026d8 <setlocale@plt+0xab8>  // b.none
  4027cc:	b	4026e0 <setlocale@plt+0xac0>
  4027d0:	cmp	w0, #0xa
  4027d4:	b.eq	4026d8 <setlocale@plt+0xab8>  // b.none
  4027d8:	cmp	w0, #0xb
  4027dc:	b.eq	4026d8 <setlocale@plt+0xab8>  // b.none
  4027e0:	b	4026e0 <setlocale@plt+0xac0>
  4027e4:	ldp	x4, x5, [sp, #64]
  4027e8:	stp	x4, x5, [x19, #80]
  4027ec:	ldr	w6, [sp, #104]
  4027f0:	ldp	x4, x5, [sp, #80]
  4027f4:	stp	x4, x5, [x19, #96]
  4027f8:	mov	w1, #0x1                   	// #1
  4027fc:	ldp	x2, x3, [sp, #48]
  402800:	str	w1, [x19, #60]
  402804:	ldr	x4, [sp, #96]
  402808:	stp	x2, x3, [x19, #64]
  40280c:	str	x4, [x19, #112]
  402810:	str	w6, [x19, #120]
  402814:	b	4026a0 <setlocale@plt+0xa80>
  402818:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  40281c:	strh	wzr, [x0, #2104]
  402820:	b	4026e0 <setlocale@plt+0xac0>
  402824:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  402828:	mov	w1, #0x10                  	// #16
  40282c:	strh	w1, [x0, #2104]
  402830:	b	4026e0 <setlocale@plt+0xac0>
  402834:	nop
  402838:	stp	x29, x30, [sp, #-48]!
  40283c:	mov	x1, #0x5413                	// #21523
  402840:	mov	w0, #0x2                   	// #2
  402844:	mov	x29, sp
  402848:	add	x2, sp, #0x28
  40284c:	str	x19, [sp, #16]
  402850:	mov	w19, #0x0                   	// #0
  402854:	bl	401c10 <ioctl@plt>
  402858:	cbnz	w0, 402868 <setlocale@plt+0xc48>
  40285c:	ldrh	w0, [sp, #40]
  402860:	ldrh	w19, [sp, #42]
  402864:	cbnz	w0, 4028b8 <setlocale@plt+0xc98>
  402868:	adrp	x0, 417000 <winch@@Base+0xc78>
  40286c:	add	x0, x0, #0x5e0
  402870:	bl	40a208 <clear@@Base+0x6d48>
  402874:	cbz	x0, 402908 <setlocale@plt+0xce8>
  402878:	mov	w2, #0xa                   	// #10
  40287c:	mov	x1, #0x0                   	// #0
  402880:	bl	401a80 <strtol@plt>
  402884:	mov	w2, w0
  402888:	adrp	x1, 43b000 <PC+0x47b8>
  40288c:	str	w0, [x1, #384]
  402890:	cmp	w2, #0x0
  402894:	b.gt	4028a0 <setlocale@plt+0xc80>
  402898:	mov	w0, #0x18                  	// #24
  40289c:	str	w0, [x1, #384]
  4028a0:	cbz	w19, 4028c4 <setlocale@plt+0xca4>
  4028a4:	adrp	x0, 43b000 <PC+0x47b8>
  4028a8:	str	w19, [x0, #396]
  4028ac:	ldr	x19, [sp, #16]
  4028b0:	ldp	x29, x30, [sp], #48
  4028b4:	ret
  4028b8:	adrp	x1, 43b000 <PC+0x47b8>
  4028bc:	str	w0, [x1, #384]
  4028c0:	cbnz	w19, 4028a4 <setlocale@plt+0xc84>
  4028c4:	adrp	x0, 417000 <winch@@Base+0xc78>
  4028c8:	add	x0, x0, #0x5f0
  4028cc:	bl	40a208 <clear@@Base+0x6d48>
  4028d0:	cbz	x0, 402928 <setlocale@plt+0xd08>
  4028d4:	mov	w2, #0xa                   	// #10
  4028d8:	mov	x1, #0x0                   	// #0
  4028dc:	bl	401a80 <strtol@plt>
  4028e0:	mov	w2, w0
  4028e4:	adrp	x1, 43b000 <PC+0x47b8>
  4028e8:	str	w0, [x1, #396]
  4028ec:	cmp	w2, #0x0
  4028f0:	b.gt	4028ac <setlocale@plt+0xc8c>
  4028f4:	mov	w0, #0x50                  	// #80
  4028f8:	str	w0, [x1, #396]
  4028fc:	ldr	x19, [sp, #16]
  402900:	ldp	x29, x30, [sp], #48
  402904:	ret
  402908:	adrp	x0, 417000 <winch@@Base+0xc78>
  40290c:	add	x0, x0, #0x5e8
  402910:	bl	402360 <setlocale@plt+0x740>
  402914:	cmp	w0, #0x0
  402918:	adrp	x1, 43b000 <PC+0x47b8>
  40291c:	b.gt	40289c <setlocale@plt+0xc7c>
  402920:	ldr	w2, [x1, #384]
  402924:	b	402890 <setlocale@plt+0xc70>
  402928:	adrp	x0, 417000 <winch@@Base+0xc78>
  40292c:	add	x0, x0, #0x5f8
  402930:	bl	402360 <setlocale@plt+0x740>
  402934:	cmp	w0, #0x0
  402938:	adrp	x1, 43b000 <PC+0x47b8>
  40293c:	b.gt	4028f8 <setlocale@plt+0xcd8>
  402940:	ldr	w2, [x1, #396]
  402944:	b	4028ec <setlocale@plt+0xccc>
  402948:	stp	x29, x30, [sp, #-48]!
  40294c:	cmp	w0, #0x6
  402950:	mov	x29, sp
  402954:	stp	x19, x20, [sp, #16]
  402958:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  40295c:	add	x19, x19, #0x880
  402960:	add	x20, x19, #0x80
  402964:	str	x20, [sp, #40]
  402968:	b.eq	402a68 <setlocale@plt+0xe48>  // b.none
  40296c:	b.gt	4029a0 <setlocale@plt+0xd80>
  402970:	cmp	w0, #0x3
  402974:	b.eq	402a7c <setlocale@plt+0xe5c>  // b.none
  402978:	b.le	4029c4 <setlocale@plt+0xda4>
  40297c:	cmp	w0, #0x4
  402980:	b.eq	402a90 <setlocale@plt+0xe70>  // b.none
  402984:	adrp	x0, 417000 <winch@@Base+0xc78>
  402988:	add	x1, sp, #0x28
  40298c:	add	x0, x0, #0x620
  402990:	bl	4023b8 <setlocale@plt+0x798>
  402994:	ldp	x19, x20, [sp, #16]
  402998:	ldp	x29, x30, [sp], #48
  40299c:	ret
  4029a0:	cmp	w0, #0x9
  4029a4:	b.eq	402a1c <setlocale@plt+0xdfc>  // b.none
  4029a8:	b.le	4029e8 <setlocale@plt+0xdc8>
  4029ac:	cmp	w0, #0x28
  4029b0:	b.ne	402a0c <setlocale@plt+0xdec>  // b.any
  4029b4:	mov	w1, #0xb                   	// #11
  4029b8:	mov	x0, x20
  4029bc:	strh	w1, [x19, #128]
  4029c0:	b	402994 <setlocale@plt+0xd74>
  4029c4:	cmp	w0, #0x1
  4029c8:	b.eq	402a40 <setlocale@plt+0xe20>  // b.none
  4029cc:	cmp	w0, #0x2
  4029d0:	b.ne	402a0c <setlocale@plt+0xdec>  // b.any
  4029d4:	add	x1, sp, #0x28
  4029d8:	adrp	x0, 417000 <winch@@Base+0xc78>
  4029dc:	add	x0, x0, #0x608
  4029e0:	bl	4023b8 <setlocale@plt+0x798>
  4029e4:	b	402994 <setlocale@plt+0xd74>
  4029e8:	cmp	w0, #0x7
  4029ec:	b.eq	402a54 <setlocale@plt+0xe34>  // b.none
  4029f0:	cmp	w0, #0x8
  4029f4:	b.ne	402a0c <setlocale@plt+0xdec>  // b.any
  4029f8:	add	x1, sp, #0x28
  4029fc:	adrp	x0, 417000 <winch@@Base+0xc78>
  402a00:	add	x0, x0, #0x638
  402a04:	bl	4023b8 <setlocale@plt+0x798>
  402a08:	b	402994 <setlocale@plt+0xd74>
  402a0c:	mov	x0, #0x0                   	// #0
  402a10:	ldp	x19, x20, [sp, #16]
  402a14:	ldp	x29, x30, [sp], #48
  402a18:	ret
  402a1c:	adrp	x0, 417000 <winch@@Base+0xc78>
  402a20:	add	x1, sp, #0x28
  402a24:	add	x0, x0, #0x640
  402a28:	bl	4023b8 <setlocale@plt+0x798>
  402a2c:	cbnz	x0, 402994 <setlocale@plt+0xd74>
  402a30:	mov	w1, #0x7f                  	// #127
  402a34:	mov	x0, x20
  402a38:	strh	w1, [x19, #128]
  402a3c:	b	402994 <setlocale@plt+0xd74>
  402a40:	add	x1, sp, #0x28
  402a44:	adrp	x0, 417000 <winch@@Base+0xc78>
  402a48:	add	x0, x0, #0x600
  402a4c:	bl	4023b8 <setlocale@plt+0x798>
  402a50:	b	402994 <setlocale@plt+0xd74>
  402a54:	add	x1, sp, #0x28
  402a58:	adrp	x0, 417000 <winch@@Base+0xc78>
  402a5c:	add	x0, x0, #0x630
  402a60:	bl	4023b8 <setlocale@plt+0x798>
  402a64:	b	402994 <setlocale@plt+0xd74>
  402a68:	add	x1, sp, #0x28
  402a6c:	adrp	x0, 417000 <winch@@Base+0xc78>
  402a70:	add	x0, x0, #0x628
  402a74:	bl	4023b8 <setlocale@plt+0x798>
  402a78:	b	402994 <setlocale@plt+0xd74>
  402a7c:	add	x1, sp, #0x28
  402a80:	adrp	x0, 417000 <winch@@Base+0xc78>
  402a84:	add	x0, x0, #0x610
  402a88:	bl	4023b8 <setlocale@plt+0x798>
  402a8c:	b	402994 <setlocale@plt+0xd74>
  402a90:	add	x1, sp, #0x28
  402a94:	adrp	x0, 417000 <winch@@Base+0xc78>
  402a98:	add	x0, x0, #0x618
  402a9c:	bl	4023b8 <setlocale@plt+0x798>
  402aa0:	b	402994 <setlocale@plt+0xd74>
  402aa4:	nop
  402aa8:	sub	sp, sp, #0x850
  402aac:	adrp	x0, 417000 <winch@@Base+0xc78>
  402ab0:	add	x0, x0, #0x650
  402ab4:	stp	x29, x30, [sp]
  402ab8:	mov	x29, sp
  402abc:	stp	x19, x20, [sp, #16]
  402ac0:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  402ac4:	add	x19, x19, #0x880
  402ac8:	stp	x21, x22, [sp, #32]
  402acc:	bl	40a208 <clear@@Base+0x6d48>
  402ad0:	bl	40a288 <clear@@Base+0x6dc8>
  402ad4:	cmp	w0, #0x0
  402ad8:	adrp	x1, 433000 <winch@@Base+0x1cc78>
  402adc:	cset	w2, eq  // eq = none
  402ae0:	adrp	x0, 417000 <winch@@Base+0xc78>
  402ae4:	str	w2, [x1, #624]
  402ae8:	add	x0, x0, #0x668
  402aec:	bl	40a208 <clear@@Base+0x6d48>
  402af0:	cmp	x0, #0x0
  402af4:	adrp	x1, 417000 <winch@@Base+0xc78>
  402af8:	add	x1, x1, #0x648
  402afc:	csel	x1, x1, x0, eq  // eq = none
  402b00:	add	x0, sp, #0x50
  402b04:	str	wzr, [x19, #16]
  402b08:	bl	4019c0 <tgetent@plt>
  402b0c:	cmp	w0, #0x1
  402b10:	b.eq	402b1c <setlocale@plt+0xefc>  // b.none
  402b14:	mov	w0, #0x1                   	// #1
  402b18:	str	w0, [x19, #16]
  402b1c:	adrp	x0, 417000 <winch@@Base+0xc78>
  402b20:	add	x0, x0, #0x670
  402b24:	bl	402460 <setlocale@plt+0x840>
  402b28:	cbz	w0, 402b34 <setlocale@plt+0xf14>
  402b2c:	mov	w0, #0x1                   	// #1
  402b30:	str	w0, [x19, #16]
  402b34:	bl	402838 <setlocale@plt+0xc18>
  402b38:	adrp	x21, 43b000 <PC+0x47b8>
  402b3c:	bl	413d38 <error@@Base+0x8a0>
  402b40:	adrp	x22, 43b000 <PC+0x47b8>
  402b44:	adrp	x0, 417000 <winch@@Base+0xc78>
  402b48:	add	x0, x0, #0x678
  402b4c:	bl	402460 <setlocale@plt+0x840>
  402b50:	mov	w2, w0
  402b54:	adrp	x1, 43b000 <PC+0x47b8>
  402b58:	adrp	x0, 417000 <winch@@Base+0xc78>
  402b5c:	add	x0, x0, #0x680
  402b60:	str	w2, [x1, #412]
  402b64:	bl	402460 <setlocale@plt+0x840>
  402b68:	adrp	x2, 43b000 <PC+0x47b8>
  402b6c:	adrp	x1, 417000 <winch@@Base+0xc78>
  402b70:	str	w0, [x2, #364]
  402b74:	add	x0, x1, #0x688
  402b78:	bl	402460 <setlocale@plt+0x840>
  402b7c:	str	w0, [x21, #368]
  402b80:	adrp	x1, 417000 <winch@@Base+0xc78>
  402b84:	add	x0, x1, #0x690
  402b88:	bl	402460 <setlocale@plt+0x840>
  402b8c:	str	w0, [x22, #408]
  402b90:	adrp	x1, 418000 <winch@@Base+0x1c78>
  402b94:	add	x0, x1, #0x1f0
  402b98:	bl	402460 <setlocale@plt+0x840>
  402b9c:	mov	w2, w0
  402ba0:	adrp	x1, 43b000 <PC+0x47b8>
  402ba4:	adrp	x0, 417000 <winch@@Base+0xc78>
  402ba8:	add	x0, x0, #0x698
  402bac:	str	w2, [x1, #428]
  402bb0:	bl	402360 <setlocale@plt+0x740>
  402bb4:	adrp	x1, 43b000 <PC+0x47b8>
  402bb8:	cmp	w0, #0x0
  402bbc:	adrp	x7, 43b000 <PC+0x47b8>
  402bc0:	adrp	x6, 43b000 <PC+0x47b8>
  402bc4:	str	w0, [x1, #372]
  402bc8:	adrp	x5, 43b000 <PC+0x47b8>
  402bcc:	adrp	x4, 43b000 <PC+0x47b8>
  402bd0:	adrp	x3, 43b000 <PC+0x47b8>
  402bd4:	adrp	x2, 43b000 <PC+0x47b8>
  402bd8:	b.lt	4030cc <setlocale@plt+0x14ac>  // b.tstop
  402bdc:	adrp	x1, 43b000 <PC+0x47b8>
  402be0:	str	w0, [x7, #400]
  402be4:	str	w0, [x6, #388]
  402be8:	str	w0, [x5, #432]
  402bec:	str	w0, [x4, #424]
  402bf0:	str	w0, [x3, #436]
  402bf4:	str	w0, [x2, #392]
  402bf8:	str	w0, [x1, #420]
  402bfc:	b.eq	402c08 <setlocale@plt+0xfe8>  // b.none
  402c00:	adrp	x0, 43b000 <PC+0x47b8>
  402c04:	str	wzr, [x0, #636]
  402c08:	add	x2, x19, #0xa8
  402c0c:	adrp	x0, 417000 <winch@@Base+0xc78>
  402c10:	add	x1, sp, #0x48
  402c14:	add	x0, x0, #0x6a0
  402c18:	str	x2, [sp, #72]
  402c1c:	bl	4023b8 <setlocale@plt+0x798>
  402c20:	cbz	x0, 402c30 <setlocale@plt+0x1010>
  402c24:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  402c28:	ldrb	w0, [x0]
  402c2c:	strb	w0, [x1, #2120]
  402c30:	add	x1, sp, #0x48
  402c34:	adrp	x0, 41c000 <winch@@Base+0x5c78>
  402c38:	adrp	x20, 41b000 <winch@@Base+0x4c78>
  402c3c:	add	x0, x0, #0xb38
  402c40:	add	x20, x20, #0xc40
  402c44:	bl	4023b8 <setlocale@plt+0x798>
  402c48:	cmp	x0, #0x0
  402c4c:	adrp	x1, 417000 <winch@@Base+0xc78>
  402c50:	csel	x2, x20, x0, eq  // eq = none
  402c54:	add	x0, x1, #0x6a8
  402c58:	add	x1, sp, #0x48
  402c5c:	str	x2, [x19, #1192]
  402c60:	bl	4023b8 <setlocale@plt+0x798>
  402c64:	mov	x1, x0
  402c68:	cmp	x1, #0x0
  402c6c:	adrp	x0, 417000 <winch@@Base+0xc78>
  402c70:	csel	x2, x20, x1, eq  // eq = none
  402c74:	add	x0, x0, #0x6b0
  402c78:	add	x1, sp, #0x48
  402c7c:	str	x2, [x19, #1200]
  402c80:	bl	4023b8 <setlocale@plt+0x798>
  402c84:	mov	x2, x0
  402c88:	add	x1, sp, #0x48
  402c8c:	adrp	x0, 417000 <winch@@Base+0xc78>
  402c90:	add	x0, x0, #0x6b8
  402c94:	str	x2, [x19, #1208]
  402c98:	bl	4023b8 <setlocale@plt+0x798>
  402c9c:	cmp	x0, #0x0
  402ca0:	adrp	x2, 417000 <winch@@Base+0xc78>
  402ca4:	add	x2, x2, #0x6c8
  402ca8:	csel	x2, x2, x0, eq  // eq = none
  402cac:	add	x1, sp, #0x48
  402cb0:	adrp	x0, 417000 <winch@@Base+0xc78>
  402cb4:	add	x0, x0, #0x6e0
  402cb8:	str	x2, [x19, #40]
  402cbc:	bl	4023b8 <setlocale@plt+0x798>
  402cc0:	cmp	x0, #0x0
  402cc4:	adrp	x1, 417000 <winch@@Base+0xc78>
  402cc8:	add	x1, x1, #0x6f0
  402ccc:	csel	x2, x1, x0, eq  // eq = none
  402cd0:	adrp	x3, 417000 <winch@@Base+0xc78>
  402cd4:	add	x1, sp, #0x48
  402cd8:	add	x0, x3, #0x708
  402cdc:	str	x2, [x19, #48]
  402ce0:	bl	4023b8 <setlocale@plt+0x798>
  402ce4:	mov	x1, x0
  402ce8:	cmp	x1, #0x0
  402cec:	adrp	x0, 417000 <winch@@Base+0xc78>
  402cf0:	csel	x2, x20, x1, eq  // eq = none
  402cf4:	add	x1, sp, #0x48
  402cf8:	add	x0, x0, #0x710
  402cfc:	str	x2, [x19, #1216]
  402d00:	bl	4023b8 <setlocale@plt+0x798>
  402d04:	mov	x1, x0
  402d08:	cmp	x1, #0x0
  402d0c:	adrp	x0, 417000 <winch@@Base+0xc78>
  402d10:	csel	x20, x20, x1, eq  // eq = none
  402d14:	add	x0, x0, #0x718
  402d18:	add	x1, sp, #0x48
  402d1c:	str	x20, [x19, #1224]
  402d20:	bl	4023b8 <setlocale@plt+0x798>
  402d24:	str	x0, [x19, #32]
  402d28:	cbz	x0, 402fd4 <setlocale@plt+0x13b4>
  402d2c:	ldrb	w0, [x0]
  402d30:	cbz	w0, 402fd4 <setlocale@plt+0x13b4>
  402d34:	add	x1, sp, #0x48
  402d38:	adrp	x0, 417000 <winch@@Base+0xc78>
  402d3c:	add	x0, x0, #0x720
  402d40:	bl	4023b8 <setlocale@plt+0x798>
  402d44:	ldr	w1, [x22, #408]
  402d48:	str	x0, [x19, #24]
  402d4c:	cbz	w1, 402d60 <setlocale@plt+0x1140>
  402d50:	cbz	x0, 4030b4 <setlocale@plt+0x1494>
  402d54:	ldrb	w0, [x0]
  402d58:	cbz	w0, 4030b4 <setlocale@plt+0x1494>
  402d5c:	nop
  402d60:	add	x1, sp, #0x48
  402d64:	adrp	x0, 417000 <winch@@Base+0xc78>
  402d68:	add	x0, x0, #0x728
  402d6c:	bl	4023b8 <setlocale@plt+0x798>
  402d70:	str	x0, [x19, #1232]
  402d74:	cbz	x0, 402fec <setlocale@plt+0x13cc>
  402d78:	ldrb	w0, [x0]
  402d7c:	cbz	w0, 402fec <setlocale@plt+0x13cc>
  402d80:	add	x1, sp, #0x48
  402d84:	adrp	x0, 417000 <winch@@Base+0xc78>
  402d88:	add	x0, x0, #0x738
  402d8c:	bl	4023b8 <setlocale@plt+0x798>
  402d90:	str	x0, [x19, #1240]
  402d94:	cbz	x0, 402da0 <setlocale@plt+0x1180>
  402d98:	ldrb	w0, [x0]
  402d9c:	cbnz	w0, 403004 <setlocale@plt+0x13e4>
  402da0:	adrp	x1, 43b000 <PC+0x47b8>
  402da4:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  402da8:	add	x0, x0, #0xc40
  402dac:	str	x0, [x19, #1240]
  402db0:	str	wzr, [x1, #416]
  402db4:	adrp	x0, 417000 <winch@@Base+0xc78>
  402db8:	add	x1, sp, #0x48
  402dbc:	add	x0, x0, #0x740
  402dc0:	bl	4023b8 <setlocale@plt+0x798>
  402dc4:	str	x0, [x19, #1248]
  402dc8:	cbz	x0, 403028 <setlocale@plt+0x1408>
  402dcc:	add	x2, sp, #0x48
  402dd0:	add	x1, x19, #0x4e8
  402dd4:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  402dd8:	add	x0, x0, #0xa88
  402ddc:	bl	402400 <setlocale@plt+0x7e0>
  402de0:	add	x1, sp, #0x48
  402de4:	adrp	x0, 417000 <winch@@Base+0xc78>
  402de8:	add	x0, x0, #0x748
  402dec:	ldr	x22, [x19, #1248]
  402df0:	ldr	x20, [x19, #1256]
  402df4:	bl	4023b8 <setlocale@plt+0x798>
  402df8:	str	x0, [x19, #1264]
  402dfc:	cbz	x0, 403058 <setlocale@plt+0x1438>
  402e00:	add	x2, sp, #0x48
  402e04:	add	x1, x19, #0x4f8
  402e08:	adrp	x0, 417000 <winch@@Base+0xc78>
  402e0c:	add	x0, x0, #0x750
  402e10:	bl	402400 <setlocale@plt+0x7e0>
  402e14:	add	x1, sp, #0x48
  402e18:	adrp	x0, 417000 <winch@@Base+0xc78>
  402e1c:	add	x0, x0, #0x758
  402e20:	ldr	x22, [x19, #1248]
  402e24:	ldr	x20, [x19, #1256]
  402e28:	bl	4023b8 <setlocale@plt+0x798>
  402e2c:	str	x0, [x19, #1280]
  402e30:	cbz	x0, 403080 <setlocale@plt+0x1460>
  402e34:	add	x2, sp, #0x48
  402e38:	add	x1, x19, #0x508
  402e3c:	adrp	x0, 417000 <winch@@Base+0xc78>
  402e40:	add	x0, x0, #0x5d8
  402e44:	bl	402400 <setlocale@plt+0x7e0>
  402e48:	add	x1, sp, #0x48
  402e4c:	adrp	x0, 417000 <winch@@Base+0xc78>
  402e50:	add	x0, x0, #0x760
  402e54:	ldr	x22, [x19, #1248]
  402e58:	ldr	x20, [x19, #1256]
  402e5c:	bl	4023b8 <setlocale@plt+0x798>
  402e60:	str	x0, [x19, #1296]
  402e64:	cbz	x0, 4030a8 <setlocale@plt+0x1488>
  402e68:	adrp	x0, 417000 <winch@@Base+0xc78>
  402e6c:	add	x2, sp, #0x48
  402e70:	add	x0, x0, #0x5d8
  402e74:	add	x1, x19, #0x518
  402e78:	bl	402400 <setlocale@plt+0x7e0>
  402e7c:	add	x1, sp, #0x48
  402e80:	adrp	x0, 417000 <winch@@Base+0xc78>
  402e84:	add	x0, x0, #0x768
  402e88:	bl	4023b8 <setlocale@plt+0x798>
  402e8c:	adrp	x2, 41b000 <winch@@Base+0x4c78>
  402e90:	cmp	x0, #0x0
  402e94:	add	x2, x2, #0xc40
  402e98:	adrp	x3, 417000 <winch@@Base+0xc78>
  402e9c:	csel	x1, x2, x0, eq  // eq = none
  402ea0:	add	x0, x3, #0x770
  402ea4:	str	x1, [x19, #1312]
  402ea8:	bl	402460 <setlocale@plt+0x840>
  402eac:	cbz	w0, 40319c <setlocale@plt+0x157c>
  402eb0:	adrp	x0, 417000 <winch@@Base+0xc78>
  402eb4:	add	x0, x0, #0x778
  402eb8:	str	x0, [x19, #1320]
  402ebc:	add	x1, sp, #0x48
  402ec0:	adrp	x0, 417000 <winch@@Base+0xc78>
  402ec4:	add	x0, x0, #0x788
  402ec8:	bl	4023b8 <setlocale@plt+0x798>
  402ecc:	ldr	x3, [x19, #1240]
  402ed0:	cmp	x0, #0x0
  402ed4:	adrp	x1, 41b000 <winch@@Base+0x4c78>
  402ed8:	add	x1, x1, #0xc40
  402edc:	csel	x20, x1, x0, eq  // eq = none
  402ee0:	ldrb	w0, [x3]
  402ee4:	cbnz	w0, 403158 <setlocale@plt+0x1538>
  402ee8:	adrp	x2, 417000 <winch@@Base+0xc78>
  402eec:	add	x2, x2, #0x790
  402ef0:	mov	x0, x20
  402ef4:	bl	4024b8 <setlocale@plt+0x898>
  402ef8:	mov	x2, x0
  402efc:	add	x1, sp, #0x48
  402f00:	adrp	x0, 417000 <winch@@Base+0xc78>
  402f04:	add	x0, x0, #0x798
  402f08:	str	x2, [x19, #1328]
  402f0c:	bl	4023b8 <setlocale@plt+0x798>
  402f10:	cmp	x0, #0x0
  402f14:	ldr	x2, [x19, #1240]
  402f18:	adrp	x1, 41b000 <winch@@Base+0x4c78>
  402f1c:	add	x1, x1, #0xc40
  402f20:	csel	x22, x1, x0, eq  // eq = none
  402f24:	ldrb	w0, [x2]
  402f28:	cbnz	w0, 40310c <setlocale@plt+0x14ec>
  402f2c:	adrp	x20, 417000 <winch@@Base+0xc78>
  402f30:	add	x20, x20, #0x7a0
  402f34:	mov	x2, x20
  402f38:	mov	x0, x22
  402f3c:	bl	4024b8 <setlocale@plt+0x898>
  402f40:	mov	x2, x0
  402f44:	add	x1, sp, #0x48
  402f48:	adrp	x0, 417000 <winch@@Base+0xc78>
  402f4c:	add	x0, x0, #0x7a8
  402f50:	str	x2, [x19, #1336]
  402f54:	bl	4023b8 <setlocale@plt+0x798>
  402f58:	mov	x2, x0
  402f5c:	cmp	x2, #0x0
  402f60:	adrp	x1, 417000 <winch@@Base+0xc78>
  402f64:	csel	x20, x20, x2, eq  // eq = none
  402f68:	add	x0, x1, #0x7b0
  402f6c:	add	x1, sp, #0x48
  402f70:	str	x20, [x19, #1344]
  402f74:	bl	4023b8 <setlocale@plt+0x798>
  402f78:	cmp	x0, #0x0
  402f7c:	adrp	x22, 41b000 <winch@@Base+0x4c78>
  402f80:	add	x22, x22, #0xc40
  402f84:	csel	x20, x22, x0, eq  // eq = none
  402f88:	add	x1, sp, #0x48
  402f8c:	adrp	x0, 417000 <winch@@Base+0xc78>
  402f90:	add	x0, x0, #0x7b8
  402f94:	bl	4023b8 <setlocale@plt+0x798>
  402f98:	cmp	x0, #0x0
  402f9c:	ldr	w2, [x21, #368]
  402fa0:	csel	x0, x22, x0, eq  // eq = none
  402fa4:	cbz	w2, 4030f4 <setlocale@plt+0x14d4>
  402fa8:	ldrb	w0, [x20]
  402fac:	str	x20, [x19, #1352]
  402fb0:	cbnz	w0, 402fc0 <setlocale@plt+0x13a0>
  402fb4:	adrp	x0, 437000 <PC+0x7b8>
  402fb8:	mov	w1, #0x1                   	// #1
  402fbc:	str	w1, [x0, #2104]
  402fc0:	ldp	x29, x30, [sp]
  402fc4:	ldp	x19, x20, [sp, #16]
  402fc8:	ldp	x21, x22, [sp, #32]
  402fcc:	add	sp, sp, #0x850
  402fd0:	ret
  402fd4:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  402fd8:	mov	w1, #0x1                   	// #1
  402fdc:	add	x0, x0, #0xc40
  402fe0:	str	w1, [x19, #20]
  402fe4:	str	x0, [x19, #32]
  402fe8:	b	402d34 <setlocale@plt+0x1114>
  402fec:	adrp	x0, 417000 <winch@@Base+0xc78>
  402ff0:	mov	w1, #0x1                   	// #1
  402ff4:	add	x0, x0, #0x730
  402ff8:	str	w1, [x19, #20]
  402ffc:	str	x0, [x19, #1232]
  403000:	b	402d80 <setlocale@plt+0x1160>
  403004:	adrp	x0, 43b000 <PC+0x47b8>
  403008:	mov	w1, #0x1                   	// #1
  40300c:	str	w1, [x0, #416]
  403010:	add	x1, sp, #0x48
  403014:	adrp	x0, 417000 <winch@@Base+0xc78>
  403018:	add	x0, x0, #0x740
  40301c:	bl	4023b8 <setlocale@plt+0x798>
  403020:	str	x0, [x19, #1248]
  403024:	cbnz	x0, 402dcc <setlocale@plt+0x11ac>
  403028:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  40302c:	add	x0, x0, #0xc40
  403030:	mov	x20, x0
  403034:	mov	x22, x0
  403038:	add	x1, sp, #0x48
  40303c:	str	x0, [x19, #1248]
  403040:	str	x0, [x19, #1256]
  403044:	adrp	x0, 417000 <winch@@Base+0xc78>
  403048:	add	x0, x0, #0x748
  40304c:	bl	4023b8 <setlocale@plt+0x798>
  403050:	str	x0, [x19, #1264]
  403054:	cbnz	x0, 402e00 <setlocale@plt+0x11e0>
  403058:	add	x1, sp, #0x48
  40305c:	adrp	x0, 417000 <winch@@Base+0xc78>
  403060:	add	x0, x0, #0x758
  403064:	str	x22, [x19, #1264]
  403068:	str	x20, [x19, #1272]
  40306c:	ldr	x22, [x19, #1248]
  403070:	ldr	x20, [x19, #1256]
  403074:	bl	4023b8 <setlocale@plt+0x798>
  403078:	str	x0, [x19, #1280]
  40307c:	cbnz	x0, 402e34 <setlocale@plt+0x1214>
  403080:	add	x1, sp, #0x48
  403084:	adrp	x0, 417000 <winch@@Base+0xc78>
  403088:	add	x0, x0, #0x760
  40308c:	str	x22, [x19, #1280]
  403090:	str	x20, [x19, #1288]
  403094:	ldr	x22, [x19, #1248]
  403098:	ldr	x20, [x19, #1256]
  40309c:	bl	4023b8 <setlocale@plt+0x798>
  4030a0:	str	x0, [x19, #1296]
  4030a4:	cbnz	x0, 402e68 <setlocale@plt+0x1248>
  4030a8:	str	x22, [x19, #1296]
  4030ac:	str	x20, [x19, #1304]
  4030b0:	b	402e7c <setlocale@plt+0x125c>
  4030b4:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  4030b8:	mov	w1, #0x1                   	// #1
  4030bc:	add	x0, x0, #0xc40
  4030c0:	str	w1, [x19, #20]
  4030c4:	str	x0, [x19, #24]
  4030c8:	b	402d60 <setlocale@plt+0x1140>
  4030cc:	adrp	x0, 43b000 <PC+0x47b8>
  4030d0:	str	wzr, [x1, #372]
  4030d4:	str	wzr, [x7, #400]
  4030d8:	str	wzr, [x6, #388]
  4030dc:	str	wzr, [x5, #432]
  4030e0:	str	wzr, [x4, #424]
  4030e4:	str	wzr, [x3, #436]
  4030e8:	str	wzr, [x2, #392]
  4030ec:	str	wzr, [x0, #420]
  4030f0:	b	402c08 <setlocale@plt+0xfe8>
  4030f4:	mov	x1, x0
  4030f8:	mov	x2, x22
  4030fc:	mov	x0, x20
  403100:	bl	4024b8 <setlocale@plt+0x898>
  403104:	mov	x20, x0
  403108:	b	402fa8 <setlocale@plt+0x1388>
  40310c:	adrp	x3, 43b000 <PC+0x47b8>
  403110:	mov	x0, x2
  403114:	ldr	x20, [sp, #72]
  403118:	mov	w1, #0x0                   	// #0
  40311c:	ldr	w2, [x3, #384]
  403120:	sub	w2, w2, #0x1
  403124:	bl	401860 <tgoto@plt>
  403128:	mov	x1, x0
  40312c:	mov	x0, x20
  403130:	bl	401ac0 <strcpy@plt>
  403134:	ldr	x1, [sp, #72]
  403138:	str	x1, [sp, #56]
  40313c:	mov	x0, x1
  403140:	bl	4017b0 <strlen@plt>
  403144:	add	x0, x0, #0x1
  403148:	ldr	x1, [sp, #56]
  40314c:	add	x0, x1, x0
  403150:	str	x0, [sp, #72]
  403154:	b	402f2c <setlocale@plt+0x130c>
  403158:	ldr	x22, [sp, #72]
  40315c:	mov	w2, #0x0                   	// #0
  403160:	mov	x0, x3
  403164:	mov	w1, #0x0                   	// #0
  403168:	bl	401860 <tgoto@plt>
  40316c:	mov	x1, x0
  403170:	mov	x0, x22
  403174:	bl	401ac0 <strcpy@plt>
  403178:	ldr	x1, [sp, #72]
  40317c:	str	x1, [sp, #56]
  403180:	mov	x0, x1
  403184:	bl	4017b0 <strlen@plt>
  403188:	add	x0, x0, #0x1
  40318c:	ldr	x1, [sp, #56]
  403190:	add	x0, x1, x0
  403194:	str	x0, [sp, #72]
  403198:	b	402ee8 <setlocale@plt+0x12c8>
  40319c:	add	x1, sp, #0x48
  4031a0:	adrp	x0, 417000 <winch@@Base+0xc78>
  4031a4:	add	x0, x0, #0x780
  4031a8:	bl	4023b8 <setlocale@plt+0x798>
  4031ac:	str	x0, [x19, #1320]
  4031b0:	cbz	x0, 402eb0 <setlocale@plt+0x1290>
  4031b4:	ldrb	w0, [x0]
  4031b8:	cbz	w0, 402eb0 <setlocale@plt+0x1290>
  4031bc:	b	402ebc <setlocale@plt+0x129c>
  4031c0:	adrp	x0, 43b000 <PC+0x47b8>
  4031c4:	ldr	w0, [x0, #512]
  4031c8:	cbnz	w0, 4031d0 <setlocale@plt+0x15b0>
  4031cc:	ret
  4031d0:	b	4025b8 <setlocale@plt+0x998>
  4031d4:	nop
  4031d8:	adrp	x0, 43b000 <PC+0x47b8>
  4031dc:	ldr	w0, [x0, #512]
  4031e0:	cbnz	w0, 4031e8 <setlocale@plt+0x15c8>
  4031e4:	ret
  4031e8:	b	4025d8 <setlocale@plt+0x9b8>
  4031ec:	nop
  4031f0:	stp	x29, x30, [sp, #-48]!
  4031f4:	adrp	x0, 43b000 <PC+0x47b8>
  4031f8:	mov	x29, sp
  4031fc:	ldr	w0, [x0, #532]
  403200:	str	x21, [sp, #32]
  403204:	cbz	w0, 403214 <setlocale@plt+0x15f4>
  403208:	adrp	x0, 43b000 <PC+0x47b8>
  40320c:	ldr	w0, [x0, #348]
  403210:	cbnz	w0, 4032d0 <setlocale@plt+0x16b0>
  403214:	adrp	x0, 43b000 <PC+0x47b8>
  403218:	adrp	x21, 436000 <winch@@Base+0x1fc78>
  40321c:	add	x21, x21, #0x880
  403220:	ldr	w0, [x0, #588]
  403224:	cbz	w0, 4032f8 <setlocale@plt+0x16d8>
  403228:	adrp	x0, 43b000 <PC+0x47b8>
  40322c:	ldr	w0, [x0, #536]
  403230:	cbz	w0, 4032dc <setlocale@plt+0x16bc>
  403234:	adrp	x0, 43b000 <PC+0x47b8>
  403238:	ldr	w0, [x0, #512]
  40323c:	cbnz	w0, 403298 <setlocale@plt+0x1678>
  403240:	adrp	x0, 43b000 <PC+0x47b8>
  403244:	ldr	w0, [x0, #524]
  403248:	cbz	w0, 4032a8 <setlocale@plt+0x1688>
  40324c:	adrp	x0, 43b000 <PC+0x47b8>
  403250:	stp	x19, x20, [sp, #16]
  403254:	add	x20, x0, #0x180
  403258:	ldr	w0, [x0, #384]
  40325c:	mov	w19, #0x1                   	// #1
  403260:	cmp	w0, w19
  403264:	b.le	403280 <setlocale@plt+0x1660>
  403268:	mov	w0, #0xa                   	// #10
  40326c:	bl	413000 <clear@@Base+0xfb40>
  403270:	ldr	w0, [x20]
  403274:	add	w19, w19, #0x1
  403278:	cmp	w0, w19
  40327c:	b.gt	403268 <setlocale@plt+0x1648>
  403280:	mov	w0, #0x1                   	// #1
  403284:	str	w0, [x21, #1360]
  403288:	ldp	x19, x20, [sp, #16]
  40328c:	ldr	x21, [sp, #32]
  403290:	ldp	x29, x30, [sp], #48
  403294:	ret
  403298:	bl	4025b8 <setlocale@plt+0x998>
  40329c:	adrp	x0, 43b000 <PC+0x47b8>
  4032a0:	ldr	w0, [x0, #524]
  4032a4:	cbnz	w0, 40324c <setlocale@plt+0x162c>
  4032a8:	ldr	x0, [x21, #1344]
  4032ac:	mov	w1, #0x1                   	// #1
  4032b0:	adrp	x2, 413000 <clear@@Base+0xfb40>
  4032b4:	add	x2, x2, #0x0
  4032b8:	bl	401810 <tputs@plt>
  4032bc:	mov	w0, #0x1                   	// #1
  4032c0:	str	w0, [x21, #1360]
  4032c4:	ldr	x21, [sp, #32]
  4032c8:	ldp	x29, x30, [sp], #48
  4032cc:	ret
  4032d0:	adrp	x21, 436000 <winch@@Base+0x1fc78>
  4032d4:	add	x21, x21, #0x880
  4032d8:	b	403240 <setlocale@plt+0x1620>
  4032dc:	adrp	x1, 43b000 <PC+0x47b8>
  4032e0:	adrp	x2, 413000 <clear@@Base+0xfb40>
  4032e4:	ldr	x0, [x21, #1192]
  4032e8:	add	x2, x2, #0x0
  4032ec:	ldr	w1, [x1, #384]
  4032f0:	bl	401810 <tputs@plt>
  4032f4:	b	403234 <setlocale@plt+0x1614>
  4032f8:	adrp	x1, 43b000 <PC+0x47b8>
  4032fc:	adrp	x2, 413000 <clear@@Base+0xfb40>
  403300:	ldr	x0, [x21, #1216]
  403304:	add	x2, x2, #0x0
  403308:	ldr	w1, [x1, #384]
  40330c:	bl	401810 <tputs@plt>
  403310:	b	403228 <setlocale@plt+0x1608>
  403314:	nop
  403318:	stp	x29, x30, [sp, #-32]!
  40331c:	mov	x29, sp
  403320:	str	x19, [sp, #16]
  403324:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  403328:	add	x19, x19, #0x880
  40332c:	ldr	w0, [x19, #1360]
  403330:	cbz	w0, 40336c <setlocale@plt+0x174c>
  403334:	adrp	x0, 43b000 <PC+0x47b8>
  403338:	ldr	w0, [x0, #532]
  40333c:	cbnz	w0, 403378 <setlocale@plt+0x1758>
  403340:	adrp	x0, 43b000 <PC+0x47b8>
  403344:	ldr	w0, [x0, #512]
  403348:	cbz	w0, 403350 <setlocale@plt+0x1730>
  40334c:	bl	4025d8 <setlocale@plt+0x9b8>
  403350:	adrp	x0, 43b000 <PC+0x47b8>
  403354:	ldr	w0, [x0, #536]
  403358:	cbz	w0, 4033ac <setlocale@plt+0x178c>
  40335c:	adrp	x0, 43b000 <PC+0x47b8>
  403360:	ldr	w0, [x0, #588]
  403364:	cbz	w0, 40338c <setlocale@plt+0x176c>
  403368:	str	wzr, [x19, #1360]
  40336c:	ldr	x19, [sp, #16]
  403370:	ldp	x29, x30, [sp], #32
  403374:	ret
  403378:	adrp	x0, 43b000 <PC+0x47b8>
  40337c:	ldr	w0, [x0, #348]
  403380:	cbz	w0, 403340 <setlocale@plt+0x1720>
  403384:	str	wzr, [x19, #1360]
  403388:	b	40336c <setlocale@plt+0x174c>
  40338c:	adrp	x1, 43b000 <PC+0x47b8>
  403390:	adrp	x2, 413000 <clear@@Base+0xfb40>
  403394:	ldr	x0, [x19, #1224]
  403398:	add	x2, x2, #0x0
  40339c:	ldr	w1, [x1, #384]
  4033a0:	bl	401810 <tputs@plt>
  4033a4:	str	wzr, [x19, #1360]
  4033a8:	b	40336c <setlocale@plt+0x174c>
  4033ac:	adrp	x1, 43b000 <PC+0x47b8>
  4033b0:	adrp	x2, 413000 <clear@@Base+0xfb40>
  4033b4:	ldr	x0, [x19, #1200]
  4033b8:	add	x2, x2, #0x0
  4033bc:	ldr	w1, [x1, #384]
  4033c0:	bl	401810 <tputs@plt>
  4033c4:	b	40335c <setlocale@plt+0x173c>
  4033c8:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4033cc:	adrp	x2, 413000 <clear@@Base+0xfb40>
  4033d0:	mov	w1, #0x1                   	// #1
  4033d4:	add	x2, x2, #0x0
  4033d8:	ldr	x0, [x0, #3504]
  4033dc:	b	401810 <tputs@plt>
  4033e0:	adrp	x1, 43b000 <PC+0x47b8>
  4033e4:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4033e8:	adrp	x2, 413000 <clear@@Base+0xfb40>
  4033ec:	add	x2, x2, #0x0
  4033f0:	ldr	w1, [x1, #384]
  4033f4:	ldr	x0, [x0, #3528]
  4033f8:	b	401810 <tputs@plt>
  4033fc:	nop
  403400:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  403404:	add	x0, x0, #0x880
  403408:	ldr	w1, [x0, #1360]
  40340c:	cbnz	w1, 403414 <setlocale@plt+0x17f4>
  403410:	ret
  403414:	ldr	x0, [x0, #1336]
  403418:	adrp	x2, 413000 <clear@@Base+0xfb40>
  40341c:	mov	w1, #0x1                   	// #1
  403420:	add	x2, x2, #0x0
  403424:	b	401810 <tputs@plt>
  403428:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  40342c:	adrp	x2, 413000 <clear@@Base+0xfb40>
  403430:	mov	w1, #0x1                   	// #1
  403434:	add	x2, x2, #0x0
  403438:	ldr	x0, [x0, #3520]
  40343c:	b	401810 <tputs@plt>
  403440:	ret
  403444:	nop
  403448:	stp	x29, x30, [sp, #-16]!
  40344c:	adrp	x3, 436000 <winch@@Base+0x1fc78>
  403450:	mov	w2, w0
  403454:	mov	x29, sp
  403458:	ldr	x0, [x3, #3416]
  40345c:	mov	w1, #0x0                   	// #0
  403460:	bl	401860 <tgoto@plt>
  403464:	ldp	x29, x30, [sp], #16
  403468:	adrp	x2, 413000 <clear@@Base+0xfb40>
  40346c:	mov	w1, #0x1                   	// #1
  403470:	add	x2, x2, #0x0
  403474:	b	401810 <tputs@plt>
  403478:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  40347c:	ldr	x0, [x0, #3488]
  403480:	ldrb	w1, [x0]
  403484:	cbnz	w1, 40348c <setlocale@plt+0x186c>
  403488:	ret
  40348c:	adrp	x1, 43b000 <PC+0x47b8>
  403490:	adrp	x2, 413000 <clear@@Base+0xfb40>
  403494:	add	x2, x2, #0x0
  403498:	ldr	w1, [x1, #384]
  40349c:	b	401810 <tputs@plt>
  4034a0:	adrp	x0, 43b000 <PC+0x47b8>
  4034a4:	ldr	w0, [x0, #556]
  4034a8:	cmp	w0, #0x2
  4034ac:	b.eq	4034b8 <setlocale@plt+0x1898>  // b.none
  4034b0:	mov	w0, #0x7                   	// #7
  4034b4:	b	413000 <clear@@Base+0xfb40>
  4034b8:	b	403478 <setlocale@plt+0x1858>
  4034bc:	nop

00000000004034c0 <clear@@Base>:
  4034c0:	adrp	x1, 43b000 <PC+0x47b8>
  4034c4:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4034c8:	adrp	x2, 413000 <clear@@Base+0xfb40>
  4034cc:	add	x2, x2, #0x0
  4034d0:	ldr	w1, [x1, #384]
  4034d4:	ldr	x0, [x0, #3408]
  4034d8:	b	401810 <tputs@plt>
  4034dc:	nop
  4034e0:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4034e4:	adrp	x2, 413000 <clear@@Base+0xfb40>
  4034e8:	mov	w1, #0x1                   	// #1
  4034ec:	add	x2, x2, #0x0
  4034f0:	ldr	x0, [x0, #2208]
  4034f4:	b	401810 <tputs@plt>
  4034f8:	stp	x29, x30, [sp, #-48]!
  4034fc:	mov	x29, sp
  403500:	stp	x19, x20, [sp, #16]
  403504:	mov	w19, w0
  403508:	stp	x21, x22, [sp, #32]
  40350c:	tbz	w19, #5, 40351c <clear@@Base+0x5c>
  403510:	adrp	x0, 433000 <winch@@Base+0x1cc78>
  403514:	ldr	w0, [x0, #1832]
  403518:	orr	w19, w19, w0
  40351c:	and	w22, w19, #0x8
  403520:	tbz	w19, #6, 40352c <clear@@Base+0x6c>
  403524:	orr	w19, w19, #0x8
  403528:	mov	w22, #0x8                   	// #8
  40352c:	adrp	x20, 436000 <winch@@Base+0x1fc78>
  403530:	and	w21, w19, #0xffffff9f
  403534:	add	x20, x20, #0x880
  403538:	tbnz	w19, #0, 4035b8 <clear@@Base+0xf8>
  40353c:	tbnz	w19, #1, 40359c <clear@@Base+0xdc>
  403540:	tbnz	w19, #2, 40355c <clear@@Base+0x9c>
  403544:	cbnz	w22, 403574 <clear@@Base+0xb4>
  403548:	str	w21, [x20, #1364]
  40354c:	ldp	x19, x20, [sp, #16]
  403550:	ldp	x21, x22, [sp, #32]
  403554:	ldp	x29, x30, [sp], #48
  403558:	ret
  40355c:	ldr	x0, [x20, #1296]
  403560:	adrp	x2, 413000 <clear@@Base+0xfb40>
  403564:	mov	w1, #0x1                   	// #1
  403568:	add	x2, x2, #0x0
  40356c:	bl	401810 <tputs@plt>
  403570:	cbz	w22, 403548 <clear@@Base+0x88>
  403574:	ldr	x0, [x20, #1248]
  403578:	mov	w1, #0x1                   	// #1
  40357c:	adrp	x2, 413000 <clear@@Base+0xfb40>
  403580:	add	x2, x2, #0x0
  403584:	bl	401810 <tputs@plt>
  403588:	str	w21, [x20, #1364]
  40358c:	ldp	x19, x20, [sp, #16]
  403590:	ldp	x21, x22, [sp, #32]
  403594:	ldp	x29, x30, [sp], #48
  403598:	ret
  40359c:	ldr	x0, [x20, #1280]
  4035a0:	adrp	x2, 413000 <clear@@Base+0xfb40>
  4035a4:	mov	w1, #0x1                   	// #1
  4035a8:	add	x2, x2, #0x0
  4035ac:	bl	401810 <tputs@plt>
  4035b0:	tbz	w19, #2, 403544 <clear@@Base+0x84>
  4035b4:	b	40355c <clear@@Base+0x9c>
  4035b8:	ldr	x0, [x20, #1264]
  4035bc:	adrp	x2, 413000 <clear@@Base+0xfb40>
  4035c0:	mov	w1, #0x1                   	// #1
  4035c4:	add	x2, x2, #0x0
  4035c8:	bl	401810 <tputs@plt>
  4035cc:	tbz	w19, #1, 403540 <clear@@Base+0x80>
  4035d0:	b	40359c <clear@@Base+0xdc>
  4035d4:	nop
  4035d8:	stp	x29, x30, [sp, #-32]!
  4035dc:	mov	x29, sp
  4035e0:	str	x19, [sp, #16]
  4035e4:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  4035e8:	add	x19, x19, #0x880
  4035ec:	ldr	w0, [x19, #1364]
  4035f0:	tbnz	w0, #3, 403670 <clear@@Base+0x1b0>
  4035f4:	tbnz	w0, #2, 403650 <clear@@Base+0x190>
  4035f8:	tbnz	w0, #1, 403610 <clear@@Base+0x150>
  4035fc:	tbnz	w0, #0, 40362c <clear@@Base+0x16c>
  403600:	str	wzr, [x19, #1364]
  403604:	ldr	x19, [sp, #16]
  403608:	ldp	x29, x30, [sp], #32
  40360c:	ret
  403610:	ldr	x0, [x19, #1288]
  403614:	adrp	x2, 413000 <clear@@Base+0xfb40>
  403618:	mov	w1, #0x1                   	// #1
  40361c:	add	x2, x2, #0x0
  403620:	bl	401810 <tputs@plt>
  403624:	ldr	w0, [x19, #1364]
  403628:	tbz	w0, #0, 403600 <clear@@Base+0x140>
  40362c:	ldr	x0, [x19, #1272]
  403630:	mov	w1, #0x1                   	// #1
  403634:	adrp	x2, 413000 <clear@@Base+0xfb40>
  403638:	add	x2, x2, #0x0
  40363c:	bl	401810 <tputs@plt>
  403640:	str	wzr, [x19, #1364]
  403644:	ldr	x19, [sp, #16]
  403648:	ldp	x29, x30, [sp], #32
  40364c:	ret
  403650:	ldr	x0, [x19, #1304]
  403654:	adrp	x2, 413000 <clear@@Base+0xfb40>
  403658:	mov	w1, #0x1                   	// #1
  40365c:	add	x2, x2, #0x0
  403660:	bl	401810 <tputs@plt>
  403664:	ldr	w0, [x19, #1364]
  403668:	tbz	w0, #1, 4035fc <clear@@Base+0x13c>
  40366c:	b	403610 <clear@@Base+0x150>
  403670:	ldr	x0, [x19, #1256]
  403674:	adrp	x2, 413000 <clear@@Base+0xfb40>
  403678:	mov	w1, #0x1                   	// #1
  40367c:	add	x2, x2, #0x0
  403680:	bl	401810 <tputs@plt>
  403684:	ldr	w0, [x19, #1364]
  403688:	tbz	w0, #2, 4035f8 <clear@@Base+0x138>
  40368c:	b	403650 <clear@@Base+0x190>
  403690:	stp	x29, x30, [sp, #-32]!
  403694:	adrp	x0, 43b000 <PC+0x47b8>
  403698:	mov	x29, sp
  40369c:	ldr	w0, [x0, #624]
  4036a0:	str	x19, [sp, #16]
  4036a4:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  4036a8:	add	x19, x19, #0x880
  4036ac:	cbz	w0, 4036fc <clear@@Base+0x23c>
  4036b0:	ldr	w0, [x19, #1360]
  4036b4:	cbnz	w0, 4036e4 <clear@@Base+0x224>
  4036b8:	ldr	w19, [x19, #1364]
  4036bc:	cbnz	w19, 4036cc <clear@@Base+0x20c>
  4036c0:	ldr	x19, [sp, #16]
  4036c4:	ldp	x29, x30, [sp], #32
  4036c8:	b	402578 <setlocale@plt+0x958>
  4036cc:	bl	4035d8 <clear@@Base+0x118>
  4036d0:	bl	402578 <setlocale@plt+0x958>
  4036d4:	mov	w0, w19
  4036d8:	ldr	x19, [sp, #16]
  4036dc:	ldp	x29, x30, [sp], #32
  4036e0:	b	4034f8 <clear@@Base+0x38>
  4036e4:	ldr	x0, [x19, #1336]
  4036e8:	adrp	x2, 413000 <clear@@Base+0xfb40>
  4036ec:	mov	w1, #0x1                   	// #1
  4036f0:	add	x2, x2, #0x0
  4036f4:	bl	401810 <tputs@plt>
  4036f8:	b	4036b8 <clear@@Base+0x1f8>
  4036fc:	ldr	x0, [x19, #1344]
  403700:	adrp	x2, 413000 <clear@@Base+0xfb40>
  403704:	mov	w1, #0x1                   	// #1
  403708:	add	x2, x2, #0x0
  40370c:	bl	401810 <tputs@plt>
  403710:	b	4036b8 <clear@@Base+0x1f8>
  403714:	nop
  403718:	stp	x29, x30, [sp, #-32]!
  40371c:	mov	w1, w0
  403720:	mov	x29, sp
  403724:	str	x19, [sp, #16]
  403728:	mov	w19, w0
  40372c:	tbz	w19, #5, 40373c <clear@@Base+0x27c>
  403730:	adrp	x0, 433000 <winch@@Base+0x1cc78>
  403734:	ldr	w1, [x0, #1832]
  403738:	orr	w1, w19, w1
  40373c:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  403740:	tst	x1, #0x40
  403744:	orr	w2, w1, #0x8
  403748:	csel	w1, w2, w1, ne  // ne = any
  40374c:	ldr	w0, [x0, #3540]
  403750:	and	w1, w1, #0xffffff9f
  403754:	eor	w1, w1, w0
  403758:	tst	w1, #0xffffffef
  40375c:	b.ne	40376c <clear@@Base+0x2ac>  // b.any
  403760:	ldr	x19, [sp, #16]
  403764:	ldp	x29, x30, [sp], #32
  403768:	ret
  40376c:	bl	4035d8 <clear@@Base+0x118>
  403770:	mov	w0, w19
  403774:	ldr	x19, [sp, #16]
  403778:	ldp	x29, x30, [sp], #32
  40377c:	b	4034f8 <clear@@Base+0x38>
  403780:	tbz	w0, #5, 403790 <clear@@Base+0x2d0>
  403784:	adrp	x2, 433000 <winch@@Base+0x1cc78>
  403788:	ldr	w2, [x2, #1832]
  40378c:	orr	w0, w0, w2
  403790:	tst	x0, #0x40
  403794:	orr	w2, w0, #0x8
  403798:	csel	w0, w2, w0, ne  // ne = any
  40379c:	and	w0, w0, #0xffffff9f
  4037a0:	tbz	w1, #5, 4037b0 <clear@@Base+0x2f0>
  4037a4:	adrp	x2, 433000 <winch@@Base+0x1cc78>
  4037a8:	ldr	w2, [x2, #1832]
  4037ac:	orr	w1, w1, w2
  4037b0:	tst	x1, #0x40
  4037b4:	orr	w2, w1, #0x8
  4037b8:	csel	w1, w2, w1, ne  // ne = any
  4037bc:	and	w1, w1, #0xffffff9f
  4037c0:	cmp	w1, w0
  4037c4:	cset	w0, eq  // eq = none
  4037c8:	ret
  4037cc:	nop
  4037d0:	tbz	w0, #5, 4037e0 <clear@@Base+0x320>
  4037d4:	adrp	x1, 433000 <winch@@Base+0x1cc78>
  4037d8:	ldr	w1, [x1, #1832]
  4037dc:	orr	w0, w0, w1
  4037e0:	tst	x0, #0x40
  4037e4:	orr	w1, w0, #0x8
  4037e8:	csel	w0, w1, w0, ne  // ne = any
  4037ec:	and	w0, w0, #0xffffff9f
  4037f0:	ret
  4037f4:	nop
  4037f8:	adrp	x0, 433000 <winch@@Base+0x1cc78>
  4037fc:	ldr	w0, [x0, #624]
  403800:	cbz	w0, 403810 <clear@@Base+0x350>
  403804:	adrp	x0, 417000 <winch@@Base+0xc78>
  403808:	add	x0, x0, #0x7c0
  40380c:	b	413140 <clear@@Base+0xfc80>
  403810:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  403814:	adrp	x2, 413000 <clear@@Base+0xfb40>
  403818:	mov	w1, #0x1                   	// #1
  40381c:	add	x2, x2, #0x0
  403820:	ldr	x0, [x0, #3496]
  403824:	b	401810 <tputs@plt>
  403828:	stp	x29, x30, [sp, #-64]!
  40382c:	mov	x29, sp
  403830:	stp	x19, x20, [sp, #16]
  403834:	mov	w19, w0
  403838:	mov	w20, w3
  40383c:	stp	x21, x22, [sp, #32]
  403840:	mov	w22, w1
  403844:	mov	w21, w2
  403848:	cbz	w2, 403880 <clear@@Base+0x3c0>
  40384c:	mov	w0, #0x0                   	// #0
  403850:	bl	413a40 <error@@Base+0x5a8>
  403854:	cmn	x0, #0x1
  403858:	b.eq	403864 <clear@@Base+0x3a4>  // b.none
  40385c:	bl	404228 <clear@@Base+0xd68>
  403860:	cbz	w0, 403898 <clear@@Base+0x3d8>
  403864:	ldp	x19, x20, [sp, #16]
  403868:	adrp	x0, 417000 <winch@@Base+0xc78>
  40386c:	ldp	x21, x22, [sp, #32]
  403870:	add	x0, x0, #0x7c8
  403874:	ldp	x29, x30, [sp], #64
  403878:	mov	x1, #0x0                   	// #0
  40387c:	b	413498 <error@@Base>
  403880:	mov	w0, #0xffffffff            	// #-1
  403884:	bl	413a40 <error@@Base+0x5a8>
  403888:	cmn	x0, #0x1
  40388c:	b.eq	403918 <clear@@Base+0x458>  // b.none
  403890:	bl	404228 <clear@@Base+0xd68>
  403894:	cbnz	w0, 403918 <clear@@Base+0x458>
  403898:	bl	404110 <clear@@Base+0xc50>
  40389c:	cmp	w0, #0xa
  4038a0:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  4038a4:	b.eq	403934 <clear@@Base+0x474>  // b.none
  4038a8:	cmp	w0, w19
  4038ac:	b.ne	403898 <clear@@Base+0x3d8>  // b.any
  4038b0:	sub	w20, w20, #0x1
  4038b4:	cmp	w20, #0x0
  4038b8:	b.gt	403898 <clear@@Base+0x3d8>
  4038bc:	str	x23, [sp, #48]
  4038c0:	adrp	x23, 404000 <clear@@Base+0xb40>
  4038c4:	add	x23, x23, #0x110
  4038c8:	cbz	w21, 403978 <clear@@Base+0x4b8>
  4038cc:	mov	w20, #0x0                   	// #0
  4038d0:	blr	x23
  4038d4:	cmn	w0, #0x1
  4038d8:	b.eq	403988 <clear@@Base+0x4c8>  // b.none
  4038dc:	cmp	w19, w0
  4038e0:	b.eq	403970 <clear@@Base+0x4b0>  // b.none
  4038e4:	cmp	w0, w22
  4038e8:	b.ne	4038d0 <clear@@Base+0x410>  // b.any
  4038ec:	sub	w20, w20, #0x1
  4038f0:	cmn	w20, #0x1
  4038f4:	b.ne	4038d0 <clear@@Base+0x410>  // b.any
  4038f8:	bl	4040e8 <clear@@Base+0xc28>
  4038fc:	cmp	w21, #0x0
  403900:	csinc	w1, w20, wzr, ne  // ne = any
  403904:	ldp	x19, x20, [sp, #16]
  403908:	ldp	x21, x22, [sp, #32]
  40390c:	ldr	x23, [sp, #48]
  403910:	ldp	x29, x30, [sp], #64
  403914:	b	40dcb8 <clear@@Base+0xa7f8>
  403918:	ldp	x19, x20, [sp, #16]
  40391c:	adrp	x0, 417000 <winch@@Base+0xc78>
  403920:	ldp	x21, x22, [sp, #32]
  403924:	add	x0, x0, #0x7e0
  403928:	ldp	x29, x30, [sp], #64
  40392c:	mov	x1, #0x0                   	// #0
  403930:	b	413498 <error@@Base>
  403934:	cbz	w21, 403954 <clear@@Base+0x494>
  403938:	ldp	x19, x20, [sp, #16]
  40393c:	adrp	x0, 417000 <winch@@Base+0xc78>
  403940:	ldp	x21, x22, [sp, #32]
  403944:	add	x0, x0, #0x7f8
  403948:	ldp	x29, x30, [sp], #64
  40394c:	mov	x1, #0x0                   	// #0
  403950:	b	413498 <error@@Base>
  403954:	ldp	x19, x20, [sp, #16]
  403958:	adrp	x0, 417000 <winch@@Base+0xc78>
  40395c:	ldp	x21, x22, [sp, #32]
  403960:	add	x0, x0, #0x810
  403964:	ldp	x29, x30, [sp], #64
  403968:	mov	x1, #0x0                   	// #0
  40396c:	b	413498 <error@@Base>
  403970:	add	w20, w20, #0x1
  403974:	b	4038d0 <clear@@Base+0x410>
  403978:	adrp	x23, 404000 <clear@@Base+0xb40>
  40397c:	bl	4044f8 <clear@@Base+0x1038>
  403980:	add	x23, x23, #0x4f8
  403984:	b	4038cc <clear@@Base+0x40c>
  403988:	ldp	x19, x20, [sp, #16]
  40398c:	adrp	x0, 417000 <winch@@Base+0xc78>
  403990:	ldp	x21, x22, [sp, #32]
  403994:	add	x0, x0, #0x830
  403998:	ldr	x23, [sp, #48]
  40399c:	mov	x1, #0x0                   	// #0
  4039a0:	ldp	x29, x30, [sp], #64
  4039a4:	b	413498 <error@@Base>
  4039a8:	stp	x29, x30, [sp, #-224]!
  4039ac:	mov	x29, sp
  4039b0:	stp	x25, x26, [sp, #64]
  4039b4:	adrp	x26, 436000 <winch@@Base+0x1fc78>
  4039b8:	stp	x21, x22, [sp, #32]
  4039bc:	ldr	x21, [x26, #3544]
  4039c0:	stp	x19, x20, [sp, #16]
  4039c4:	cbz	x21, 403ec8 <clear@@Base+0xa08>
  4039c8:	stp	x23, x24, [sp, #48]
  4039cc:	add	x23, x21, #0x8, lsl #12
  4039d0:	ldr	x3, [x21]
  4039d4:	stp	x27, x28, [sp, #80]
  4039d8:	cmp	x3, x21
  4039dc:	ldr	x28, [x23, #56]
  4039e0:	b.eq	4039f0 <clear@@Base+0x530>  // b.none
  4039e4:	ldr	x0, [x3, #32]
  4039e8:	cmp	x0, x28
  4039ec:	b.eq	403b88 <clear@@Base+0x6c8>  // b.none
  4039f0:	ubfiz	x0, x28, #5, #10
  4039f4:	and	x27, x28, #0x3ff
  4039f8:	add	x0, x21, x0
  4039fc:	add	x24, x27, #0x1
  403a00:	lsl	x24, x24, #5
  403a04:	ldr	x19, [x0, #48]
  403a08:	add	x1, x21, x24
  403a0c:	cmp	x1, x19
  403a10:	b.ne	403a24 <clear@@Base+0x564>  // b.any
  403a14:	b	403bc4 <clear@@Base+0x704>
  403a18:	ldr	x19, [x19, #16]
  403a1c:	cmp	x1, x19
  403a20:	b.eq	403bc4 <clear@@Base+0x704>  // b.none
  403a24:	ldr	x0, [x19, #32]
  403a28:	cmp	x0, x28
  403a2c:	b.ne	403a18 <clear@@Base+0x558>  // b.any
  403a30:	ldr	w2, [x19, #40]
  403a34:	ldr	w0, [x23, #64]
  403a38:	cmp	w0, w2
  403a3c:	b.cc	403d60 <clear@@Base+0x8a0>  // b.lo, b.ul, b.last
  403a40:	mov	w0, w2
  403a44:	mov	x22, x19
  403a48:	mov	w25, #0x0                   	// #0
  403a4c:	adrp	x3, 43b000 <PC+0x47b8>
  403a50:	add	x28, x0, x28, lsl #13
  403a54:	ldr	w0, [x3, #444]
  403a58:	cbnz	w0, 403a7c <clear@@Base+0x5bc>
  403a5c:	ldr	w0, [x23, #36]
  403a60:	tbnz	w0, #3, 403bac <clear@@Base+0x6ec>
  403a64:	tbnz	w0, #4, 403d58 <clear@@Base+0x898>
  403a68:	ldr	x0, [x23, #72]
  403a6c:	cmn	x0, #0x1
  403a70:	b.eq	403a7c <clear@@Base+0x5bc>  // b.none
  403a74:	cmp	x28, x0
  403a78:	b.ge	403ec0 <clear@@Base+0xa00>  // b.tcont
  403a7c:	ldr	x0, [x23, #40]
  403a80:	cmp	x0, x28
  403a84:	b.eq	403ab8 <clear@@Base+0x5f8>  // b.none
  403a88:	ldr	w0, [x23, #36]
  403a8c:	mov	w20, #0x3f                  	// #63
  403a90:	tbz	w0, #0, 403d38 <clear@@Base+0x878>
  403a94:	ldr	w0, [x23, #32]
  403a98:	mov	w2, #0x0                   	// #0
  403a9c:	mov	x1, x28
  403aa0:	bl	401850 <lseek@plt>
  403aa4:	mov	x2, x0
  403aa8:	cmn	x0, #0x1
  403aac:	b.eq	403ed0 <clear@@Base+0xa10>  // b.none
  403ab0:	ldr	w2, [x19, #40]
  403ab4:	str	x28, [x23, #40]
  403ab8:	adrp	x0, 433000 <winch@@Base+0x1cc78>
  403abc:	add	x0, x0, #0x274
  403ac0:	ldr	w20, [x0, #4]
  403ac4:	cmn	w20, #0x1
  403ac8:	b.eq	403cec <clear@@Base+0x82c>  // b.none
  403acc:	mov	w1, w2
  403ad0:	adrp	x3, 43b000 <PC+0x47b8>
  403ad4:	add	x4, x19, x1
  403ad8:	mov	w5, #0xffffffff            	// #-1
  403adc:	str	w5, [x0, #4]
  403ae0:	strb	w20, [x4, #44]
  403ae4:	ldr	w0, [x3, #340]
  403ae8:	cbz	w0, 403c80 <clear@@Base+0x7c0>
  403aec:	ldr	x3, [x23, #40]
  403af0:	add	x3, x3, #0x1
  403af4:	str	x3, [x23, #40]
  403af8:	add	w2, w2, #0x1
  403afc:	ldr	x3, [x21]
  403b00:	str	w2, [x19, #40]
  403b04:	ldr	w0, [x23, #64]
  403b08:	cmp	x22, x3
  403b0c:	b.eq	403b58 <clear@@Base+0x698>  // b.none
  403b10:	ldp	x6, x5, [x22]
  403b14:	add	x1, x21, x27, lsl #5
  403b18:	ldr	x4, [x22, #16]
  403b1c:	str	x5, [x6, #8]
  403b20:	add	x3, x21, x24
  403b24:	str	x6, [x5]
  403b28:	ldr	x6, [x22, #24]
  403b2c:	ldr	x5, [x21]
  403b30:	stp	x5, x21, [x22]
  403b34:	str	x22, [x5, #8]
  403b38:	str	x22, [x21]
  403b3c:	str	x6, [x4, #24]
  403b40:	ldr	x5, [x22, #24]
  403b44:	str	x4, [x5, #16]
  403b48:	ldr	x4, [x1, #48]
  403b4c:	stp	x4, x3, [x22, #16]
  403b50:	str	x22, [x4, #24]
  403b54:	str	x22, [x1, #48]
  403b58:	cmp	w2, w0
  403b5c:	b.ls	403bb8 <clear@@Base+0x6f8>  // b.plast
  403b60:	add	x19, x19, w0, uxtw
  403b64:	ldp	x23, x24, [sp, #48]
  403b68:	ldp	x27, x28, [sp, #80]
  403b6c:	ldrb	w20, [x19, #44]
  403b70:	mov	w0, w20
  403b74:	ldp	x19, x20, [sp, #16]
  403b78:	ldp	x21, x22, [sp, #32]
  403b7c:	ldp	x25, x26, [sp, #64]
  403b80:	ldp	x29, x30, [sp], #224
  403b84:	ret
  403b88:	ldr	w1, [x3, #40]
  403b8c:	ldr	w0, [x23, #64]
  403b90:	cmp	w0, w1
  403b94:	b.cs	4039f0 <clear@@Base+0x530>  // b.hs, b.nlast
  403b98:	add	x0, x3, w0, uxtw
  403b9c:	ldp	x23, x24, [sp, #48]
  403ba0:	ldrb	w20, [x0, #44]
  403ba4:	ldp	x27, x28, [sp, #80]
  403ba8:	b	403b70 <clear@@Base+0x6b0>
  403bac:	adrp	x0, 418000 <winch@@Base+0x1c78>
  403bb0:	ldrsw	x0, [x0, #1816]
  403bb4:	b	403a6c <clear@@Base+0x5ac>
  403bb8:	mov	w0, w2
  403bbc:	ldr	x28, [x23, #56]
  403bc0:	b	403a4c <clear@@Base+0x58c>
  403bc4:	ldr	x22, [x21, #8]
  403bc8:	cmp	x21, x22
  403bcc:	b.eq	403bdc <clear@@Base+0x71c>  // b.none
  403bd0:	ldr	x0, [x22, #32]
  403bd4:	cmn	x0, #0x1
  403bd8:	b.eq	403c40 <clear@@Base+0x780>  // b.none
  403bdc:	adrp	x25, 43b000 <PC+0x47b8>
  403be0:	ldr	w0, [x25, #592]
  403be4:	cbz	w0, 403cd0 <clear@@Base+0x810>
  403be8:	ldr	w0, [x23, #36]
  403bec:	tbnz	w0, #0, 403cd0 <clear@@Base+0x810>
  403bf0:	mov	x1, #0x2030                	// #8240
  403bf4:	mov	x0, #0x1                   	// #1
  403bf8:	bl	4019d0 <calloc@plt>
  403bfc:	cbz	x0, 403d6c <clear@@Base+0x8ac>
  403c00:	ldr	w1, [x23, #48]
  403c04:	mov	x4, #0xffffffffffffffff    	// #-1
  403c08:	ldr	x2, [x21, #48]
  403c0c:	add	w1, w1, #0x1
  403c10:	str	w1, [x23, #48]
  403c14:	add	x1, x21, #0x20
  403c18:	stp	x21, x22, [x0]
  403c1c:	mov	x22, x0
  403c20:	ldr	x3, [x21, #8]
  403c24:	str	x4, [x0, #32]
  403c28:	str	x0, [x3]
  403c2c:	str	x0, [x21, #8]
  403c30:	stp	x2, x1, [x0, #16]
  403c34:	ldr	x1, [x21, #48]
  403c38:	str	x0, [x1, #24]
  403c3c:	str	x0, [x21, #48]
  403c40:	ldp	x4, x3, [x22, #16]
  403c44:	add	x1, x21, x27, lsl #5
  403c48:	str	x3, [x4, #24]
  403c4c:	mov	x0, #0x0                   	// #0
  403c50:	mov	w2, #0x0                   	// #0
  403c54:	mov	w25, #0x0                   	// #0
  403c58:	str	x4, [x3, #16]
  403c5c:	ldr	x3, [x1, #48]
  403c60:	stp	x3, x19, [x22, #16]
  403c64:	mov	x19, x22
  403c68:	ldr	x3, [x1, #48]
  403c6c:	str	x28, [x22, #32]
  403c70:	str	wzr, [x22, #40]
  403c74:	str	x22, [x3, #24]
  403c78:	str	x22, [x1, #48]
  403c7c:	b	403a4c <clear@@Base+0x58c>
  403c80:	adrp	x0, 433000 <winch@@Base+0x1cc78>
  403c84:	ldr	w0, [x0, #600]
  403c88:	tbnz	w0, #31, 403aec <clear@@Base+0x62c>
  403c8c:	mov	x28, #0x1                   	// #1
  403c90:	mov	x2, x28
  403c94:	mov	w20, #0x1                   	// #1
  403c98:	add	x1, x1, #0x2c
  403c9c:	add	x1, x19, x1
  403ca0:	bl	401a40 <write@plt>
  403ca4:	ldr	x21, [x26, #3544]
  403ca8:	ldr	w2, [x19, #40]
  403cac:	add	x23, x21, #0x8, lsl #12
  403cb0:	ldr	x3, [x21]
  403cb4:	add	w2, w20, w2
  403cb8:	ldr	x1, [x23, #40]
  403cbc:	ldr	w0, [x23, #64]
  403cc0:	add	x28, x1, x28
  403cc4:	str	x28, [x23, #40]
  403cc8:	str	w2, [x19, #40]
  403ccc:	b	403b08 <clear@@Base+0x648>
  403cd0:	adrp	x0, 433000 <winch@@Base+0x1cc78>
  403cd4:	ldr	w0, [x0, #628]
  403cd8:	tbnz	w0, #31, 403bf0 <clear@@Base+0x730>
  403cdc:	ldr	w1, [x23, #48]
  403ce0:	cmp	w0, w1
  403ce4:	b.le	403c40 <clear@@Base+0x780>
  403ce8:	b	403bf0 <clear@@Base+0x730>
  403cec:	ldr	w0, [x23, #36]
  403cf0:	tbz	w0, #3, 403d74 <clear@@Base+0x8b4>
  403cf4:	ldr	x3, [x23, #40]
  403cf8:	mov	w1, w2
  403cfc:	adrp	x0, 418000 <winch@@Base+0x1c78>
  403d00:	add	x0, x0, #0x720
  403d04:	add	x5, x19, x1
  403d08:	adrp	x4, 43b000 <PC+0x47b8>
  403d0c:	ldrb	w0, [x0, x3]
  403d10:	strb	w0, [x5, #44]
  403d14:	ldr	w0, [x4, #340]
  403d18:	cbnz	w0, 403af0 <clear@@Base+0x630>
  403d1c:	adrp	x0, 433000 <winch@@Base+0x1cc78>
  403d20:	ldr	w0, [x0, #600]
  403d24:	tbnz	w0, #31, 403af0 <clear@@Base+0x630>
  403d28:	mov	x28, #0x1                   	// #1
  403d2c:	mov	w20, #0x1                   	// #1
  403d30:	mov	x2, x28
  403d34:	b	403c98 <clear@@Base+0x7d8>
  403d38:	mov	w0, w20
  403d3c:	ldp	x19, x20, [sp, #16]
  403d40:	ldp	x21, x22, [sp, #32]
  403d44:	ldp	x23, x24, [sp, #48]
  403d48:	ldp	x25, x26, [sp, #64]
  403d4c:	ldp	x27, x28, [sp, #80]
  403d50:	ldp	x29, x30, [sp], #224
  403d54:	ret
  403d58:	mov	x0, #0x0                   	// #0
  403d5c:	b	403a74 <clear@@Base+0x5b4>
  403d60:	mov	x22, x19
  403d64:	mov	w25, #0x0                   	// #0
  403d68:	b	403b08 <clear@@Base+0x648>
  403d6c:	str	wzr, [x25, #592]
  403d70:	b	403c40 <clear@@Base+0x780>
  403d74:	ldr	w0, [x23, #32]
  403d78:	mov	w1, w2
  403d7c:	mov	w4, #0x2000                	// #8192
  403d80:	add	x1, x1, #0x2c
  403d84:	add	x1, x19, x1
  403d88:	sub	w2, w4, w2
  403d8c:	bl	412d08 <clear@@Base+0xf848>
  403d90:	mov	w1, w0
  403d94:	cmn	w0, #0x2
  403d98:	b.eq	403ec0 <clear@@Base+0xa00>  // b.none
  403d9c:	adrp	x3, 43b000 <PC+0x47b8>
  403da0:	tbz	w0, #31, 403ef4 <clear@@Base+0xa34>
  403da4:	adrp	x0, 417000 <winch@@Base+0xc78>
  403da8:	add	x0, x0, #0x858
  403dac:	mov	x1, #0x0                   	// #0
  403db0:	bl	413498 <error@@Base>
  403db4:	bl	4034e0 <clear@@Base+0x20>
  403db8:	adrp	x3, 43b000 <PC+0x47b8>
  403dbc:	ldr	x21, [x26, #3544]
  403dc0:	add	x23, x21, #0x8, lsl #12
  403dc4:	ldr	w0, [x3, #444]
  403dc8:	str	x28, [x23, #72]
  403dcc:	cbz	w0, 403df0 <clear@@Base+0x930>
  403dd0:	cbz	w25, 403ea0 <clear@@Base+0x9e0>
  403dd4:	mov	w0, #0x1                   	// #1
  403dd8:	bl	4019a0 <sleep@plt>
  403ddc:	adrp	x0, 43b000 <PC+0x47b8>
  403de0:	ldr	w25, [x0, #644]
  403de4:	cmp	w25, #0x1
  403de8:	b.eq	403e14 <clear@@Base+0x954>  // b.none
  403dec:	mov	w25, #0x1                   	// #1
  403df0:	adrp	x0, 43b000 <PC+0x47b8>
  403df4:	ldr	w0, [x0, #696]
  403df8:	cbnz	w0, 403ec0 <clear@@Base+0xa00>
  403dfc:	ldr	x21, [x26, #3544]
  403e00:	ldr	w2, [x19, #40]
  403e04:	add	x23, x21, #0x8, lsl #12
  403e08:	ldr	w0, [x23, #64]
  403e0c:	ldr	x3, [x21]
  403e10:	b	403b08 <clear@@Base+0x648>
  403e14:	ldr	x0, [x26, #3544]
  403e18:	cbz	x0, 403f4c <clear@@Base+0xa8c>
  403e1c:	add	x0, x0, #0x8, lsl #12
  403e20:	ldr	x21, [x0, #56]
  403e24:	ldr	w0, [x0, #64]
  403e28:	add	x21, x0, x21, lsl #13
  403e2c:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  403e30:	ldr	x0, [x0, #2160]
  403e34:	bl	40d0d8 <clear@@Base+0x9c18>
  403e38:	mov	x1, x0
  403e3c:	add	x2, sp, #0x60
  403e40:	mov	w0, #0x0                   	// #0
  403e44:	bl	401bc0 <__xstat@plt>
  403e48:	cbnz	w0, 403df0 <clear@@Base+0x930>
  403e4c:	adrp	x0, 43b000 <PC+0x47b8>
  403e50:	ldr	x1, [sp, #104]
  403e54:	ldr	x0, [x0, #448]
  403e58:	cmp	x1, x0
  403e5c:	b.ne	403e88 <clear@@Base+0x9c8>  // b.any
  403e60:	adrp	x0, 43b000 <PC+0x47b8>
  403e64:	ldr	x1, [sp, #96]
  403e68:	ldr	x0, [x0, #456]
  403e6c:	cmp	x1, x0
  403e70:	b.ne	403e88 <clear@@Base+0x9c8>  // b.any
  403e74:	cmn	x21, #0x1
  403e78:	b.eq	403df0 <clear@@Base+0x930>  // b.none
  403e7c:	ldr	x0, [sp, #144]
  403e80:	cmp	x0, x21
  403e84:	b.ge	403df0 <clear@@Base+0x930>  // b.tcont
  403e88:	adrp	x0, 43b000 <PC+0x47b8>
  403e8c:	mov	w1, #0x2                   	// #2
  403e90:	ldp	x23, x24, [sp, #48]
  403e94:	str	w1, [x0, #468]
  403e98:	ldp	x27, x28, [sp, #80]
  403e9c:	b	403b70 <clear@@Base+0x6b0>
  403ea0:	bl	414900 <error@@Base+0x1468>
  403ea4:	mov	x2, x0
  403ea8:	add	x1, sp, #0x60
  403eac:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  403eb0:	add	x0, x0, #0xdf0
  403eb4:	str	x2, [sp, #96]
  403eb8:	bl	4135c8 <error@@Base+0x130>
  403ebc:	b	403dd4 <clear@@Base+0x914>
  403ec0:	ldp	x23, x24, [sp, #48]
  403ec4:	ldp	x27, x28, [sp, #80]
  403ec8:	mov	w20, #0xffffffff            	// #-1
  403ecc:	b	403b70 <clear@@Base+0x6b0>
  403ed0:	adrp	x0, 417000 <winch@@Base+0xc78>
  403ed4:	add	x0, x0, #0x848
  403ed8:	mov	x1, #0x0                   	// #0
  403edc:	mov	w20, w2
  403ee0:	bl	413498 <error@@Base>
  403ee4:	bl	4034e0 <clear@@Base+0x20>
  403ee8:	ldp	x23, x24, [sp, #48]
  403eec:	ldp	x27, x28, [sp, #80]
  403ef0:	b	403b70 <clear@@Base+0x6b0>
  403ef4:	adrp	x0, 43b000 <PC+0x47b8>
  403ef8:	ldr	w0, [x0, #340]
  403efc:	cbnz	w0, 403f24 <clear@@Base+0xa64>
  403f00:	adrp	x0, 433000 <winch@@Base+0x1cc78>
  403f04:	ldr	w0, [x0, #600]
  403f08:	tbnz	w0, #31, 403f24 <clear@@Base+0xa64>
  403f0c:	cbz	w1, 403dbc <clear@@Base+0x8fc>
  403f10:	sxtw	x2, w1
  403f14:	mov	w20, w1
  403f18:	mov	x28, x2
  403f1c:	ldr	w1, [x19, #40]
  403f20:	b	403c98 <clear@@Base+0x7d8>
  403f24:	ldr	x21, [x26, #3544]
  403f28:	ldr	w2, [x19, #40]
  403f2c:	add	x23, x21, #0x8, lsl #12
  403f30:	add	w2, w1, w2
  403f34:	ldr	x0, [x23, #40]
  403f38:	add	x0, x0, w1, sxtw
  403f3c:	str	x0, [x23, #40]
  403f40:	str	w2, [x19, #40]
  403f44:	cbz	w1, 403dc4 <clear@@Base+0x904>
  403f48:	b	403e08 <clear@@Base+0x948>
  403f4c:	mov	x21, #0xffffffffffffffff    	// #-1
  403f50:	b	403e2c <clear@@Base+0x96c>
  403f54:	nop
  403f58:	stp	x29, x30, [sp, #-32]!
  403f5c:	cmn	w0, #0x1
  403f60:	mov	x29, sp
  403f64:	stp	x19, x20, [sp, #16]
  403f68:	adrp	x20, 433000 <winch@@Base+0x1cc78>
  403f6c:	mov	w19, w0
  403f70:	add	x20, x20, #0x274
  403f74:	b.eq	403f84 <clear@@Base+0xac4>  // b.none
  403f78:	ldr	w0, [x20, #4]
  403f7c:	cmn	w0, #0x1
  403f80:	b.ne	403f94 <clear@@Base+0xad4>  // b.any
  403f84:	str	w19, [x20, #4]
  403f88:	ldp	x19, x20, [sp, #16]
  403f8c:	ldp	x29, x30, [sp], #32
  403f90:	ret
  403f94:	mov	x1, #0x0                   	// #0
  403f98:	adrp	x0, 417000 <winch@@Base+0xc78>
  403f9c:	add	x0, x0, #0x868
  403fa0:	bl	413498 <error@@Base>
  403fa4:	str	w19, [x20, #4]
  403fa8:	ldp	x19, x20, [sp, #16]
  403fac:	ldp	x29, x30, [sp], #32
  403fb0:	ret
  403fb4:	nop
  403fb8:	stp	x29, x30, [sp, #-64]!
  403fbc:	mov	x0, #0x1fff                	// #8191
  403fc0:	mov	x29, sp
  403fc4:	stp	x21, x22, [sp, #32]
  403fc8:	adrp	x22, 436000 <winch@@Base+0x1fc78>
  403fcc:	ldr	x2, [x22, #3544]
  403fd0:	stp	x19, x20, [sp, #16]
  403fd4:	add	x1, x2, #0x8, lsl #12
  403fd8:	ldr	x3, [x1, #40]
  403fdc:	adds	x1, x3, x0
  403fe0:	add	x20, x1, x0
  403fe4:	csel	x20, x20, x1, mi  // mi = first
  403fe8:	cmp	x3, #0x0
  403fec:	b.le	40408c <clear@@Base+0xbcc>
  403ff0:	ldr	x1, [x2]
  403ff4:	stp	x23, x24, [sp, #48]
  403ff8:	asr	x20, x20, #13
  403ffc:	adrp	x23, 433000 <winch@@Base+0x1cc78>
  404000:	adrp	x24, 417000 <winch@@Base+0xc78>
  404004:	add	x23, x23, #0x258
  404008:	add	x24, x24, #0x880
  40400c:	cmp	x1, x2
  404010:	mov	x19, #0x0                   	// #0
  404014:	mov	w21, #0x0                   	// #0
  404018:	b.ne	40402c <clear@@Base+0xb6c>  // b.any
  40401c:	b	404068 <clear@@Base+0xba8>
  404020:	ldr	x1, [x1]
  404024:	cmp	x1, x2
  404028:	b.eq	404068 <clear@@Base+0xba8>  // b.none
  40402c:	ldr	x0, [x1, #32]
  404030:	cmp	x0, x19
  404034:	b.ne	404020 <clear@@Base+0xb60>  // b.any
  404038:	ldr	w2, [x1, #40]
  40403c:	add	x1, x1, #0x2c
  404040:	ldr	w0, [x23]
  404044:	bl	401a40 <write@plt>
  404048:	add	x19, x19, #0x1
  40404c:	cmp	x20, x19
  404050:	b.le	404088 <clear@@Base+0xbc8>
  404054:	ldr	x2, [x22, #3544]
  404058:	ldr	x1, [x2]
  40405c:	cmp	x1, x2
  404060:	b.ne	40402c <clear@@Base+0xb6c>  // b.any
  404064:	nop
  404068:	cbnz	w21, 404048 <clear@@Base+0xb88>
  40406c:	mov	x0, x24
  404070:	add	x19, x19, #0x1
  404074:	mov	x1, #0x0                   	// #0
  404078:	bl	413498 <error@@Base>
  40407c:	cmp	x20, x19
  404080:	mov	w21, #0x1                   	// #1
  404084:	b.gt	404054 <clear@@Base+0xb94>
  404088:	ldp	x23, x24, [sp, #48]
  40408c:	ldp	x19, x20, [sp, #16]
  404090:	ldp	x21, x22, [sp, #32]
  404094:	ldp	x29, x30, [sp], #64
  404098:	ret
  40409c:	nop
  4040a0:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4040a4:	ldr	x0, [x0, #3544]
  4040a8:	cbz	x0, 4040e0 <clear@@Base+0xc20>
  4040ac:	adrp	x1, 43b000 <PC+0x47b8>
  4040b0:	ldr	w1, [x1, #444]
  4040b4:	cbnz	w1, 4040e0 <clear@@Base+0xc20>
  4040b8:	add	x1, x0, #0x8, lsl #12
  4040bc:	ldr	w2, [x1, #36]
  4040c0:	tbnz	w2, #3, 4040d4 <clear@@Base+0xc14>
  4040c4:	mov	x0, #0x0                   	// #0
  4040c8:	tbnz	w2, #4, 4040d0 <clear@@Base+0xc10>
  4040cc:	ldr	x0, [x1, #72]
  4040d0:	ret
  4040d4:	adrp	x0, 418000 <winch@@Base+0x1c78>
  4040d8:	ldrsw	x0, [x0, #1816]
  4040dc:	ret
  4040e0:	mov	x0, #0xffffffffffffffff    	// #-1
  4040e4:	ret
  4040e8:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4040ec:	ldr	x0, [x0, #3544]
  4040f0:	cbz	x0, 404108 <clear@@Base+0xc48>
  4040f4:	add	x0, x0, #0x8, lsl #12
  4040f8:	ldr	x1, [x0, #56]
  4040fc:	ldr	w0, [x0, #64]
  404100:	add	x0, x0, x1, lsl #13
  404104:	ret
  404108:	mov	x0, #0xffffffffffffffff    	// #-1
  40410c:	ret
  404110:	stp	x29, x30, [sp, #-32]!
  404114:	mov	x29, sp
  404118:	str	x19, [sp, #16]
  40411c:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  404120:	ldr	x0, [x19, #3544]
  404124:	cbz	x0, 40417c <clear@@Base+0xcbc>
  404128:	bl	4039a8 <clear@@Base+0x4e8>
  40412c:	cmn	w0, #0x1
  404130:	b.eq	40417c <clear@@Base+0xcbc>  // b.none
  404134:	ldr	x1, [x19, #3544]
  404138:	mov	w3, #0x1ffe                	// #8190
  40413c:	add	x1, x1, #0x8, lsl #12
  404140:	ldr	w2, [x1, #64]
  404144:	cmp	w2, w3
  404148:	b.ls	404168 <clear@@Base+0xca8>  // b.plast
  40414c:	ldr	x2, [x1, #56]
  404150:	str	wzr, [x1, #64]
  404154:	add	x2, x2, #0x1
  404158:	str	x2, [x1, #56]
  40415c:	ldr	x19, [sp, #16]
  404160:	ldp	x29, x30, [sp], #32
  404164:	ret
  404168:	add	w2, w2, #0x1
  40416c:	str	w2, [x1, #64]
  404170:	ldr	x19, [sp, #16]
  404174:	ldp	x29, x30, [sp], #32
  404178:	ret
  40417c:	mov	w0, #0xffffffff            	// #-1
  404180:	b	40415c <clear@@Base+0xc9c>
  404184:	nop
  404188:	stp	x29, x30, [sp, #-32]!
  40418c:	mov	x29, sp
  404190:	stp	x19, x20, [sp, #16]
  404194:	adrp	x19, 433000 <winch@@Base+0x1cc78>
  404198:	ldr	w0, [x19, #600]
  40419c:	tbnz	w0, #31, 4041c4 <clear@@Base+0xd04>
  4041a0:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  4041a4:	add	x2, x1, #0xdd8
  4041a8:	ldr	w3, [x2, #8]
  4041ac:	cbz	w3, 4041d0 <clear@@Base+0xd10>
  4041b0:	bl	401a20 <close@plt>
  4041b4:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4041b8:	mov	w1, #0xffffffff            	// #-1
  4041bc:	str	w1, [x19, #600]
  4041c0:	str	xzr, [x0, #2136]
  4041c4:	ldp	x19, x20, [sp, #16]
  4041c8:	ldp	x29, x30, [sp], #32
  4041cc:	ret
  4041d0:	ldr	x1, [x1, #3544]
  4041d4:	add	x1, x1, #0x8, lsl #12
  4041d8:	ldr	x1, [x1, #72]
  4041dc:	cmn	x1, #0x1
  4041e0:	b.ne	4041b0 <clear@@Base+0xcf0>  // b.any
  4041e4:	mov	w3, #0x1                   	// #1
  4041e8:	adrp	x0, 417000 <winch@@Base+0xc78>
  4041ec:	mov	x1, #0x0                   	// #0
  4041f0:	add	x0, x0, #0x8a0
  4041f4:	adrp	x20, 43b000 <PC+0x47b8>
  4041f8:	add	x20, x20, #0x2b8
  4041fc:	str	w3, [x2, #8]
  404200:	bl	4135c8 <error@@Base+0x130>
  404204:	b	404214 <clear@@Base+0xd54>
  404208:	ldr	w0, [x20]
  40420c:	tst	x0, #0x3
  404210:	b.ne	404220 <clear@@Base+0xd60>  // b.any
  404214:	bl	404110 <clear@@Base+0xc50>
  404218:	cmn	w0, #0x1
  40421c:	b.ne	404208 <clear@@Base+0xd48>  // b.any
  404220:	ldr	w0, [x19, #600]
  404224:	b	4041b0 <clear@@Base+0xcf0>
  404228:	stp	x29, x30, [sp, #-48]!
  40422c:	mov	x29, sp
  404230:	stp	x19, x20, [sp, #16]
  404234:	adrp	x20, 436000 <winch@@Base+0x1fc78>
  404238:	mov	x19, x0
  40423c:	ldr	x0, [x20, #3544]
  404240:	cbz	x0, 40434c <clear@@Base+0xe8c>
  404244:	adrp	x1, 43b000 <PC+0x47b8>
  404248:	ldr	w1, [x1, #444]
  40424c:	cbnz	w1, 40435c <clear@@Base+0xe9c>
  404250:	add	x2, x0, #0x8, lsl #12
  404254:	ldr	w1, [x2, #36]
  404258:	tbnz	w1, #3, 4042f8 <clear@@Base+0xe38>
  40425c:	mov	x3, #0x0                   	// #0
  404260:	tbnz	w1, #4, 404268 <clear@@Base+0xda8>
  404264:	ldr	x3, [x2, #72]
  404268:	tbnz	x19, #63, 4042e8 <clear@@Base+0xe28>
  40426c:	cmp	x19, x3
  404270:	ccmn	x3, #0x1, #0x4, gt
  404274:	b.ne	4042e8 <clear@@Base+0xe28>  // b.any
  404278:	asr	x4, x19, #13
  40427c:	tbnz	w1, #0, 4042c8 <clear@@Base+0xe08>
  404280:	ldr	x5, [x2, #40]
  404284:	cmp	x5, x19
  404288:	b.eq	4042c8 <clear@@Base+0xe08>  // b.none
  40428c:	ubfiz	x3, x4, #5, #10
  404290:	mov	x1, x3
  404294:	add	x3, x0, x3
  404298:	add	x1, x1, #0x20
  40429c:	add	x1, x0, x1
  4042a0:	ldr	x0, [x3, #48]
  4042a4:	cmp	x0, x1
  4042a8:	b.ne	4042bc <clear@@Base+0xdfc>  // b.any
  4042ac:	b	404304 <clear@@Base+0xe44>
  4042b0:	ldr	x0, [x0, #16]
  4042b4:	cmp	x0, x1
  4042b8:	b.eq	404304 <clear@@Base+0xe44>  // b.none
  4042bc:	ldr	x3, [x0, #32]
  4042c0:	cmp	x4, x3
  4042c4:	b.ne	4042b0 <clear@@Base+0xdf0>  // b.any
  4042c8:	and	x19, x19, #0x1fff
  4042cc:	str	x4, [x2, #56]
  4042d0:	str	w19, [x2, #64]
  4042d4:	mov	w0, #0x0                   	// #0
  4042d8:	ldp	x19, x20, [sp, #16]
  4042dc:	ldp	x29, x30, [sp], #48
  4042e0:	ret
  4042e4:	ldr	x21, [sp, #32]
  4042e8:	mov	w0, #0x1                   	// #1
  4042ec:	ldp	x19, x20, [sp, #16]
  4042f0:	ldp	x29, x30, [sp], #48
  4042f4:	ret
  4042f8:	adrp	x3, 418000 <winch@@Base+0x1c78>
  4042fc:	ldrsw	x3, [x3, #1816]
  404300:	b	404268 <clear@@Base+0xda8>
  404304:	cmp	x5, x19
  404308:	b.gt	4042e8 <clear@@Base+0xe28>
  40430c:	str	x21, [sp, #32]
  404310:	adrp	x21, 43b000 <PC+0x47b8>
  404314:	add	x21, x21, #0x2b8
  404318:	b	404340 <clear@@Base+0xe80>
  40431c:	bl	404110 <clear@@Base+0xc50>
  404320:	cmn	w0, #0x1
  404324:	b.eq	4042e4 <clear@@Base+0xe24>  // b.none
  404328:	ldr	w0, [x21]
  40432c:	tst	x0, #0x3
  404330:	b.ne	4042e4 <clear@@Base+0xe24>  // b.any
  404334:	ldr	x0, [x20, #3544]
  404338:	add	x0, x0, #0x8, lsl #12
  40433c:	ldr	x5, [x0, #40]
  404340:	cmp	x19, x5
  404344:	b.gt	40431c <clear@@Base+0xe5c>
  404348:	ldr	x21, [sp, #32]
  40434c:	mov	w0, #0x0                   	// #0
  404350:	ldp	x19, x20, [sp, #16]
  404354:	ldp	x29, x30, [sp], #48
  404358:	ret
  40435c:	tbnz	x19, #63, 4042e8 <clear@@Base+0xe28>
  404360:	add	x2, x0, #0x8, lsl #12
  404364:	ldr	w1, [x2, #36]
  404368:	b	404278 <clear@@Base+0xdb8>
  40436c:	nop
  404370:	stp	x29, x30, [sp, #-16]!
  404374:	mov	x0, #0x0                   	// #0
  404378:	mov	x29, sp
  40437c:	bl	404228 <clear@@Base+0xd68>
  404380:	cbz	w0, 4043cc <clear@@Base+0xf0c>
  404384:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  404388:	ldr	x3, [x0, #3544]
  40438c:	ldr	x0, [x3]
  404390:	cmp	x3, x0
  404394:	b.eq	4043d4 <clear@@Base+0xf14>  // b.none
  404398:	ldr	x1, [x0, #32]
  40439c:	mov	x2, x1
  4043a0:	b	4043a8 <clear@@Base+0xee8>
  4043a4:	ldr	x2, [x0, #32]
  4043a8:	cmp	x1, x2
  4043ac:	ldr	x0, [x0]
  4043b0:	csel	x1, x1, x2, le
  4043b4:	cmp	x3, x0
  4043b8:	b.ne	4043a4 <clear@@Base+0xee4>  // b.any
  4043bc:	add	x3, x3, #0x8, lsl #12
  4043c0:	mov	w0, #0x0                   	// #0
  4043c4:	str	x1, [x3, #56]
  4043c8:	str	wzr, [x3, #64]
  4043cc:	ldp	x29, x30, [sp], #16
  4043d0:	ret
  4043d4:	mov	w0, #0x1                   	// #1
  4043d8:	ldp	x29, x30, [sp], #16
  4043dc:	ret
  4043e0:	stp	x29, x30, [sp, #-32]!
  4043e4:	mov	x29, sp
  4043e8:	stp	x19, x20, [sp, #16]
  4043ec:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  4043f0:	ldr	x1, [x19, #3544]
  4043f4:	cbz	x1, 404450 <clear@@Base+0xf90>
  4043f8:	add	x20, x1, #0x8, lsl #12
  4043fc:	ldr	w0, [x20, #36]
  404400:	tbnz	w0, #0, 40447c <clear@@Base+0xfbc>
  404404:	adrp	x0, 43b000 <PC+0x47b8>
  404408:	ldr	w0, [x0, #444]
  40440c:	cbnz	w0, 40442c <clear@@Base+0xf6c>
  404410:	add	x1, x1, #0x8, lsl #12
  404414:	ldr	w0, [x1, #36]
  404418:	tbnz	w0, #3, 404470 <clear@@Base+0xfb0>
  40441c:	tbnz	w0, #4, 404460 <clear@@Base+0xfa0>
  404420:	ldr	x0, [x1, #72]
  404424:	cmn	x0, #0x1
  404428:	b.ne	404464 <clear@@Base+0xfa4>  // b.any
  40442c:	adrp	x19, 43b000 <PC+0x47b8>
  404430:	add	x19, x19, #0x2b8
  404434:	b	404444 <clear@@Base+0xf84>
  404438:	ldr	w0, [x19]
  40443c:	tst	x0, #0x3
  404440:	b.ne	404494 <clear@@Base+0xfd4>  // b.any
  404444:	bl	404110 <clear@@Base+0xc50>
  404448:	cmn	w0, #0x1
  40444c:	b.ne	404438 <clear@@Base+0xf78>  // b.any
  404450:	mov	w0, #0x0                   	// #0
  404454:	ldp	x19, x20, [sp, #16]
  404458:	ldp	x29, x30, [sp], #32
  40445c:	ret
  404460:	mov	x0, #0x0                   	// #0
  404464:	ldp	x19, x20, [sp, #16]
  404468:	ldp	x29, x30, [sp], #32
  40446c:	b	404228 <clear@@Base+0xd68>
  404470:	adrp	x0, 418000 <winch@@Base+0x1c78>
  404474:	ldrsw	x0, [x0, #1816]
  404478:	b	404424 <clear@@Base+0xf64>
  40447c:	ldr	w0, [x20, #32]
  404480:	bl	40c4f0 <clear@@Base+0x9030>
  404484:	str	x0, [x20, #72]
  404488:	ldr	x1, [x19, #3544]
  40448c:	cbnz	x1, 404404 <clear@@Base+0xf44>
  404490:	b	40442c <clear@@Base+0xf6c>
  404494:	mov	w0, #0x1                   	// #1
  404498:	ldp	x19, x20, [sp, #16]
  40449c:	ldp	x29, x30, [sp], #32
  4044a0:	ret
  4044a4:	nop
  4044a8:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4044ac:	ldr	x4, [x0, #3544]
  4044b0:	cbz	x4, 4044f4 <clear@@Base+0x1034>
  4044b4:	add	x0, x4, #0x8, lsl #12
  4044b8:	ldr	w0, [x0, #36]
  4044bc:	tbnz	w0, #0, 4044f4 <clear@@Base+0x1034>
  4044c0:	ldr	x1, [x4]
  4044c4:	mov	x0, #0x0                   	// #0
  4044c8:	cmp	x1, x4
  4044cc:	b.eq	4044f0 <clear@@Base+0x1030>  // b.none
  4044d0:	ldr	x2, [x1, #32]
  4044d4:	ldr	w3, [x1, #40]
  4044d8:	ldr	x1, [x1]
  4044dc:	add	x2, x3, x2, lsl #13
  4044e0:	cmp	x0, x2
  4044e4:	csel	x0, x0, x2, ge  // ge = tcont
  4044e8:	cmp	x1, x4
  4044ec:	b.ne	4044d0 <clear@@Base+0x1010>  // b.any
  4044f0:	b	404228 <clear@@Base+0xd68>
  4044f4:	b	4043e0 <clear@@Base+0xf20>
  4044f8:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4044fc:	ldr	x0, [x0, #3544]
  404500:	cbz	x0, 404580 <clear@@Base+0x10c0>
  404504:	add	x3, x0, #0x8, lsl #12
  404508:	ldr	w1, [x3, #64]
  40450c:	cbnz	w1, 404574 <clear@@Base+0x10b4>
  404510:	ldr	x2, [x3, #56]
  404514:	cmp	x2, #0x0
  404518:	b.le	404580 <clear@@Base+0x10c0>
  40451c:	ldr	w1, [x3, #36]
  404520:	sub	x2, x2, #0x1
  404524:	tbnz	w1, #0, 404564 <clear@@Base+0x10a4>
  404528:	ubfiz	x4, x2, #5, #10
  40452c:	mov	x1, x4
  404530:	add	x4, x0, x4
  404534:	add	x1, x1, #0x20
  404538:	add	x1, x0, x1
  40453c:	ldr	x0, [x4, #48]
  404540:	cmp	x0, x1
  404544:	b.ne	404558 <clear@@Base+0x1098>  // b.any
  404548:	b	404580 <clear@@Base+0x10c0>
  40454c:	ldr	x0, [x0, #16]
  404550:	cmp	x0, x1
  404554:	b.eq	404580 <clear@@Base+0x10c0>  // b.none
  404558:	ldr	x4, [x0, #32]
  40455c:	cmp	x4, x2
  404560:	b.ne	40454c <clear@@Base+0x108c>  // b.any
  404564:	mov	w0, #0x1fff                	// #8191
  404568:	str	x2, [x3, #56]
  40456c:	str	w0, [x3, #64]
  404570:	b	4039a8 <clear@@Base+0x4e8>
  404574:	sub	w1, w1, #0x1
  404578:	str	w1, [x3, #64]
  40457c:	b	4039a8 <clear@@Base+0x4e8>
  404580:	mov	w0, #0xffffffff            	// #-1
  404584:	ret
  404588:	tbnz	w0, #31, 4045c0 <clear@@Base+0x1100>
  40458c:	lsl	w0, w0, #10
  404590:	mov	w1, #0x1fff                	// #8191
  404594:	add	w0, w0, w1
  404598:	cmp	wzr, w0, asr #13
  40459c:	asr	w0, w0, #13
  4045a0:	b.ne	4045b4 <clear@@Base+0x10f4>  // b.any
  4045a4:	adrp	x0, 433000 <winch@@Base+0x1cc78>
  4045a8:	mov	w1, #0x1                   	// #1
  4045ac:	str	w1, [x0, #628]
  4045b0:	ret
  4045b4:	adrp	x1, 433000 <winch@@Base+0x1cc78>
  4045b8:	str	w0, [x1, #628]
  4045bc:	ret
  4045c0:	adrp	x0, 433000 <winch@@Base+0x1cc78>
  4045c4:	mov	w1, #0xffffffff            	// #-1
  4045c8:	str	w1, [x0, #628]
  4045cc:	ret
  4045d0:	stp	x29, x30, [sp, #-32]!
  4045d4:	mov	x29, sp
  4045d8:	stp	x19, x20, [sp, #16]
  4045dc:	adrp	x20, 436000 <winch@@Base+0x1fc78>
  4045e0:	ldr	x1, [x20, #3544]
  4045e4:	cbz	x1, 40466c <clear@@Base+0x11ac>
  4045e8:	add	x19, x1, #0x8, lsl #12
  4045ec:	ldr	w0, [x19, #36]
  4045f0:	tbz	w0, #0, 404678 <clear@@Base+0x11b8>
  4045f4:	ldr	x0, [x1]
  4045f8:	cmp	x0, x1
  4045fc:	b.eq	404618 <clear@@Base+0x1158>  // b.none
  404600:	mov	x2, #0xffffffffffffffff    	// #-1
  404604:	nop
  404608:	str	x2, [x0, #32]
  40460c:	ldr	x0, [x0]
  404610:	cmp	x0, x1
  404614:	b.ne	404608 <clear@@Base+0x1148>  // b.any
  404618:	ldr	w0, [x19, #32]
  40461c:	bl	40c4f0 <clear@@Base+0x9030>
  404620:	str	x0, [x19, #72]
  404624:	ldr	x1, [x20, #3544]
  404628:	add	x0, x1, #0x8, lsl #12
  40462c:	ldr	x1, [x0, #72]
  404630:	str	xzr, [x0, #40]
  404634:	str	xzr, [x0, #56]
  404638:	str	wzr, [x0, #64]
  40463c:	cbnz	x1, 404654 <clear@@Base+0x1194>
  404640:	ldr	w1, [x0, #36]
  404644:	mov	x2, #0xffffffffffffffff    	// #-1
  404648:	str	x2, [x0, #72]
  40464c:	and	w1, w1, #0xfffffffe
  404650:	str	w1, [x0, #36]
  404654:	ldr	w0, [x0, #32]
  404658:	mov	w2, #0x0                   	// #0
  40465c:	mov	x1, #0x0                   	// #0
  404660:	bl	401850 <lseek@plt>
  404664:	cmn	x0, #0x1
  404668:	b.eq	40468c <clear@@Base+0x11cc>  // b.none
  40466c:	ldp	x19, x20, [sp, #16]
  404670:	ldp	x29, x30, [sp], #32
  404674:	ret
  404678:	mov	x0, #0xffffffffffffffff    	// #-1
  40467c:	str	x0, [x19, #72]
  404680:	ldp	x19, x20, [sp, #16]
  404684:	ldp	x29, x30, [sp], #32
  404688:	ret
  40468c:	ldp	x19, x20, [sp, #16]
  404690:	adrp	x0, 417000 <winch@@Base+0xc78>
  404694:	ldp	x29, x30, [sp], #32
  404698:	add	x0, x0, #0x8b8
  40469c:	mov	x1, #0x0                   	// #0
  4046a0:	b	413498 <error@@Base>
  4046a4:	nop
  4046a8:	stp	x29, x30, [sp, #-16]!
  4046ac:	mov	w2, #0x0                   	// #0
  4046b0:	mov	x1, #0x1                   	// #1
  4046b4:	mov	x29, sp
  4046b8:	bl	401850 <lseek@plt>
  4046bc:	cmn	x0, #0x1
  4046c0:	cset	w0, ne  // ne = any
  4046c4:	ldp	x29, x30, [sp], #16
  4046c8:	ret
  4046cc:	nop
  4046d0:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4046d4:	ldr	x0, [x0, #3544]
  4046d8:	add	x0, x0, #0x8, lsl #12
  4046dc:	ldr	x1, [x0, #40]
  4046e0:	str	x1, [x0, #72]
  4046e4:	ret
  4046e8:	stp	x29, x30, [sp, #-64]!
  4046ec:	mov	x29, sp
  4046f0:	stp	x21, x22, [sp, #32]
  4046f4:	adrp	x22, 436000 <winch@@Base+0x1fc78>
  4046f8:	adrp	x21, 436000 <winch@@Base+0x1fc78>
  4046fc:	stp	x19, x20, [sp, #16]
  404700:	mov	w19, w0
  404704:	ldr	x0, [x22, #2160]
  404708:	stp	x23, x24, [sp, #48]
  40470c:	mov	w23, w1
  404710:	bl	40d148 <clear@@Base+0x9c88>
  404714:	str	x0, [x21, #3544]
  404718:	cbz	x0, 404744 <clear@@Base+0x1284>
  40471c:	add	x1, x0, #0x8, lsl #12
  404720:	ldr	w0, [x1, #32]
  404724:	cmn	w0, #0x1
  404728:	b.ne	404730 <clear@@Base+0x1270>  // b.any
  40472c:	str	w19, [x1, #32]
  404730:	ldp	x19, x20, [sp, #16]
  404734:	ldp	x21, x22, [sp, #32]
  404738:	ldp	x23, x24, [sp, #48]
  40473c:	ldp	x29, x30, [sp], #64
  404740:	b	4045d0 <clear@@Base+0x1110>
  404744:	mov	x1, #0x8050                	// #32848
  404748:	mov	x0, #0x1                   	// #1
  40474c:	bl	4019d0 <calloc@plt>
  404750:	mov	x20, x0
  404754:	add	x24, x0, #0x8, lsl #12
  404758:	add	x2, x0, #0x20
  40475c:	mov	x0, #0x8020                	// #32800
  404760:	mov	w1, #0xffffffff            	// #-1
  404764:	stp	x20, x20, [x20]
  404768:	add	x3, x20, x0
  40476c:	mov	x0, #0xffffffffffffffff    	// #-1
  404770:	str	x20, [x21, #3544]
  404774:	stp	w1, w23, [x24, #32]
  404778:	str	xzr, [x24, #40]
  40477c:	str	wzr, [x24, #48]
  404780:	str	xzr, [x24, #56]
  404784:	str	wzr, [x24, #64]
  404788:	str	x0, [x24, #72]
  40478c:	nop
  404790:	stp	x2, x2, [x2, #16]
  404794:	add	x2, x2, #0x20
  404798:	cmp	x2, x3
  40479c:	b.ne	404790 <clear@@Base+0x12d0>  // b.any
  4047a0:	tbnz	w23, #0, 4047b8 <clear@@Base+0x12f8>
  4047a4:	ldr	x0, [x22, #2160]
  4047a8:	mov	x1, x20
  4047ac:	bl	40d150 <clear@@Base+0x9c90>
  4047b0:	ldr	x0, [x21, #3544]
  4047b4:	b	40471c <clear@@Base+0x125c>
  4047b8:	mov	w0, w19
  4047bc:	mov	w2, #0x0                   	// #0
  4047c0:	mov	x1, #0x1                   	// #1
  4047c4:	bl	401850 <lseek@plt>
  4047c8:	cmn	x0, #0x1
  4047cc:	b.ne	4047a4 <clear@@Base+0x12e4>  // b.any
  4047d0:	ldr	w0, [x24, #36]
  4047d4:	and	w0, w0, #0xfffffffe
  4047d8:	str	w0, [x24, #36]
  4047dc:	b	4047a4 <clear@@Base+0x12e4>
  4047e0:	stp	x29, x30, [sp, #-48]!
  4047e4:	mov	x29, sp
  4047e8:	stp	x19, x20, [sp, #16]
  4047ec:	adrp	x20, 436000 <winch@@Base+0x1fc78>
  4047f0:	ldr	x19, [x20, #3544]
  4047f4:	cbz	x19, 40481c <clear@@Base+0x135c>
  4047f8:	stp	x21, x22, [sp, #32]
  4047fc:	add	x21, x19, #0x8, lsl #12
  404800:	mov	w0, #0xd                   	// #13
  404804:	ldr	w1, [x21, #36]
  404808:	tst	w1, w0
  40480c:	and	w0, w1, #0x2
  404810:	b.eq	404828 <clear@@Base+0x1368>  // b.none
  404814:	cbz	w0, 404858 <clear@@Base+0x1398>
  404818:	ldp	x21, x22, [sp, #32]
  40481c:	ldp	x19, x20, [sp, #16]
  404820:	ldp	x29, x30, [sp], #48
  404824:	ret
  404828:	mov	w22, #0x1                   	// #1
  40482c:	cbnz	w0, 404818 <clear@@Base+0x1358>
  404830:	tst	w1, #0xc
  404834:	b.eq	4048bc <clear@@Base+0x13fc>  // b.none
  404838:	cbz	w22, 4048cc <clear@@Base+0x140c>
  40483c:	add	x19, x19, #0x8, lsl #12
  404840:	mov	w0, #0xffffffff            	// #-1
  404844:	ldp	x21, x22, [sp, #32]
  404848:	str	w0, [x19, #32]
  40484c:	ldp	x19, x20, [sp, #16]
  404850:	ldp	x29, x30, [sp], #48
  404854:	ret
  404858:	ldr	x0, [x19]
  40485c:	cmp	x0, x19
  404860:	b.eq	4048f4 <clear@@Base+0x1434>  // b.none
  404864:	nop
  404868:	ldp	x2, x1, [x0]
  40486c:	str	x1, [x2, #8]
  404870:	str	x2, [x1]
  404874:	bl	401a90 <free@plt>
  404878:	ldr	x0, [x19]
  40487c:	cmp	x0, x19
  404880:	b.ne	404868 <clear@@Base+0x13a8>  // b.any
  404884:	ldr	w1, [x21, #36]
  404888:	and	w2, w1, #0x2
  40488c:	mov	x3, #0x8020                	// #32800
  404890:	add	x0, x19, #0x20
  404894:	add	x3, x19, x3
  404898:	str	wzr, [x21, #48]
  40489c:	nop
  4048a0:	stp	x0, x0, [x0, #16]
  4048a4:	add	x0, x0, #0x20
  4048a8:	cmp	x0, x3
  4048ac:	b.ne	4048a0 <clear@@Base+0x13e0>  // b.any
  4048b0:	mov	w0, w2
  4048b4:	mov	w22, #0x0                   	// #0
  4048b8:	b	40482c <clear@@Base+0x136c>
  4048bc:	ldr	w0, [x21, #32]
  4048c0:	bl	401a20 <close@plt>
  4048c4:	ldr	x19, [x20, #3544]
  4048c8:	cbnz	w22, 40483c <clear@@Base+0x137c>
  4048cc:	mov	x0, x19
  4048d0:	bl	401a90 <free@plt>
  4048d4:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4048d8:	str	xzr, [x20, #3544]
  4048dc:	ldp	x19, x20, [sp, #16]
  4048e0:	mov	x1, #0x0                   	// #0
  4048e4:	ldp	x21, x22, [sp, #32]
  4048e8:	ldp	x29, x30, [sp], #48
  4048ec:	ldr	x0, [x0, #2160]
  4048f0:	b	40d150 <clear@@Base+0x9c90>
  4048f4:	mov	w2, #0x0                   	// #0
  4048f8:	b	40488c <clear@@Base+0x13cc>
  4048fc:	nop
  404900:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  404904:	ldr	x0, [x0, #3544]
  404908:	cbz	x0, 404918 <clear@@Base+0x1458>
  40490c:	add	x0, x0, #0x8, lsl #12
  404910:	ldr	w0, [x0, #36]
  404914:	ret
  404918:	mov	w0, #0x0                   	// #0
  40491c:	ret
  404920:	stp	x29, x30, [sp, #-96]!
  404924:	mov	x29, sp
  404928:	stp	x21, x22, [sp, #32]
  40492c:	mov	x21, x0
  404930:	stp	x23, x24, [sp, #48]
  404934:	stp	x25, x26, [sp, #64]
  404938:	stp	x27, x28, [sp, #80]
  40493c:	ldrb	w0, [x0]
  404940:	cbz	w0, 404a90 <clear@@Base+0x15d0>
  404944:	adrp	x23, 436000 <winch@@Base+0x1fc78>
  404948:	add	x23, x23, #0xde8
  40494c:	adrp	x22, 417000 <winch@@Base+0xc78>
  404950:	adrp	x24, 417000 <winch@@Base+0xc78>
  404954:	mov	x28, x23
  404958:	add	x22, x22, #0x8d8
  40495c:	add	x24, x24, #0x8c8
  404960:	mov	w25, #0x0                   	// #0
  404964:	stp	x19, x20, [sp, #16]
  404968:	mov	w20, #0x0                   	// #0
  40496c:	nop
  404970:	add	x21, x21, #0x1
  404974:	cmp	w0, #0x62
  404978:	b.eq	404a70 <clear@@Base+0x15b0>  // b.none
  40497c:	b.hi	404a78 <clear@@Base+0x15b8>  // b.pmore
  404980:	cmp	w0, #0x2e
  404984:	b.eq	404a88 <clear@@Base+0x15c8>  // b.none
  404988:	sub	w0, w0, #0x30
  40498c:	and	w1, w0, #0xff
  404990:	cmp	w1, #0x9
  404994:	b.ls	404a54 <clear@@Base+0x1594>  // b.plast
  404998:	mov	x1, #0x0                   	// #0
  40499c:	mov	x0, x24
  4049a0:	bl	413498 <error@@Base>
  4049a4:	mov	w0, #0x1                   	// #1
  4049a8:	bl	402170 <setlocale@plt+0x550>
  4049ac:	nop
  4049b0:	mov	x19, x28
  4049b4:	add	w27, w20, w28
  4049b8:	add	x26, x23, #0x100
  4049bc:	b	4049d0 <clear@@Base+0x1510>
  4049c0:	strb	w25, [x19], #1
  4049c4:	sub	w1, w27, w19
  4049c8:	cmp	w1, #0x0
  4049cc:	b.le	4049fc <clear@@Base+0x153c>
  4049d0:	cmp	x19, x26
  4049d4:	b.cc	4049c0 <clear@@Base+0x1500>  // b.lo, b.ul, b.last
  4049d8:	mov	x1, #0x0                   	// #0
  4049dc:	mov	x0, x22
  4049e0:	bl	413498 <error@@Base>
  4049e4:	mov	w0, #0x1                   	// #1
  4049e8:	bl	402170 <setlocale@plt+0x550>
  4049ec:	strb	w25, [x19], #1
  4049f0:	sub	w1, w27, w19
  4049f4:	cmp	w1, #0x0
  4049f8:	b.gt	4049d0 <clear@@Base+0x1510>
  4049fc:	cmp	w20, #0x0
  404a00:	mov	x0, #0x1                   	// #1
  404a04:	sub	w20, w20, #0x1
  404a08:	csinc	x20, x0, x20, le
  404a0c:	ldrb	w0, [x21]
  404a10:	add	x28, x28, x20
  404a14:	mov	w20, #0x0                   	// #0
  404a18:	cbnz	w0, 404970 <clear@@Base+0x14b0>
  404a1c:	add	x0, x23, #0x100
  404a20:	cmp	x28, x0
  404a24:	ldp	x19, x20, [sp, #16]
  404a28:	b.cs	404a3c <clear@@Base+0x157c>  // b.hs, b.nlast
  404a2c:	add	x23, x23, #0x100
  404a30:	strb	w25, [x28], #1
  404a34:	cmp	x28, x23
  404a38:	b.cc	404a30 <clear@@Base+0x1570>  // b.lo, b.ul, b.last
  404a3c:	ldp	x21, x22, [sp, #32]
  404a40:	ldp	x23, x24, [sp, #48]
  404a44:	ldp	x25, x26, [sp, #64]
  404a48:	ldp	x27, x28, [sp, #80]
  404a4c:	ldp	x29, x30, [sp], #96
  404a50:	ret
  404a54:	add	w20, w20, w20, lsl #2
  404a58:	add	w20, w0, w20, lsl #1
  404a5c:	ldrb	w0, [x21]
  404a60:	cbz	w0, 404a1c <clear@@Base+0x155c>
  404a64:	add	x21, x21, #0x1
  404a68:	cmp	w0, #0x62
  404a6c:	b.ne	40497c <clear@@Base+0x14bc>  // b.any
  404a70:	mov	w25, #0x3                   	// #3
  404a74:	b	4049b0 <clear@@Base+0x14f0>
  404a78:	cmp	w0, #0x63
  404a7c:	b.ne	404998 <clear@@Base+0x14d8>  // b.any
  404a80:	mov	w25, #0x2                   	// #2
  404a84:	b	4049b0 <clear@@Base+0x14f0>
  404a88:	mov	w25, #0x0                   	// #0
  404a8c:	b	4049b0 <clear@@Base+0x14f0>
  404a90:	adrp	x23, 436000 <winch@@Base+0x1fc78>
  404a94:	add	x23, x23, #0xde8
  404a98:	mov	x28, x23
  404a9c:	mov	w25, #0x0                   	// #0
  404aa0:	b	404a2c <clear@@Base+0x156c>
  404aa4:	nop
  404aa8:	stp	x29, x30, [sp, #-48]!
  404aac:	mov	x29, sp
  404ab0:	stp	x21, x22, [sp, #32]
  404ab4:	cbz	x0, 404b8c <clear@@Base+0x16cc>
  404ab8:	stp	x19, x20, [sp, #16]
  404abc:	mov	x19, x0
  404ac0:	mov	w21, #0x0                   	// #0
  404ac4:	ldrb	w0, [x0]
  404ac8:	cbz	w0, 404b58 <clear@@Base+0x1698>
  404acc:	adrp	x0, 433000 <winch@@Base+0x1cc78>
  404ad0:	mov	w22, w1
  404ad4:	add	x20, x0, #0x280
  404ad8:	ldr	x1, [x0, #640]
  404adc:	cbz	x1, 404b00 <clear@@Base+0x1640>
  404ae0:	mov	x21, x20
  404ae4:	b	404af0 <clear@@Base+0x1630>
  404ae8:	ldr	x1, [x21, #16]!
  404aec:	cbz	x1, 404b00 <clear@@Base+0x1640>
  404af0:	mov	x0, x19
  404af4:	bl	401a60 <strcmp@plt>
  404af8:	cbnz	w0, 404ae8 <clear@@Base+0x1628>
  404afc:	ldr	x19, [x21, #8]
  404b00:	add	x20, x20, #0x2b0
  404b04:	ldr	x1, [x20]
  404b08:	cbnz	x1, 404b18 <clear@@Base+0x1658>
  404b0c:	b	404b50 <clear@@Base+0x1690>
  404b10:	ldr	x1, [x20, #24]!
  404b14:	cbz	x1, 404b50 <clear@@Base+0x1690>
  404b18:	mov	x0, x19
  404b1c:	bl	401a60 <strcmp@plt>
  404b20:	cbnz	w0, 404b10 <clear@@Base+0x1650>
  404b24:	ldr	x0, [x20, #16]
  404b28:	mov	w21, #0x1                   	// #1
  404b2c:	bl	404920 <clear@@Base+0x1460>
  404b30:	ldr	x0, [x20, #8]
  404b34:	cbz	x0, 404b58 <clear@@Base+0x1698>
  404b38:	ldp	x19, x20, [sp, #16]
  404b3c:	str	w21, [x0]
  404b40:	mov	w0, w21
  404b44:	ldp	x21, x22, [sp, #32]
  404b48:	ldp	x29, x30, [sp], #48
  404b4c:	ret
  404b50:	mov	w21, #0x0                   	// #0
  404b54:	cbz	w22, 404b6c <clear@@Base+0x16ac>
  404b58:	ldp	x19, x20, [sp, #16]
  404b5c:	mov	w0, w21
  404b60:	ldp	x21, x22, [sp, #32]
  404b64:	ldp	x29, x30, [sp], #48
  404b68:	ret
  404b6c:	mov	x1, #0x0                   	// #0
  404b70:	adrp	x0, 417000 <winch@@Base+0xc78>
  404b74:	add	x0, x0, #0x8f0
  404b78:	bl	413498 <error@@Base>
  404b7c:	mov	w0, #0x1                   	// #1
  404b80:	bl	402170 <setlocale@plt+0x550>
  404b84:	ldp	x19, x20, [sp, #16]
  404b88:	b	404b5c <clear@@Base+0x169c>
  404b8c:	mov	w21, #0x0                   	// #0
  404b90:	mov	w0, w21
  404b94:	ldp	x21, x22, [sp, #32]
  404b98:	ldp	x29, x30, [sp], #48
  404b9c:	ret
  404ba0:	stp	x29, x30, [sp, #-64]!
  404ba4:	mov	x29, sp
  404ba8:	stp	x19, x20, [sp, #16]
  404bac:	mov	x19, x3
  404bb0:	stp	x21, x22, [sp, #32]
  404bb4:	mov	x21, x1
  404bb8:	str	x23, [sp, #48]
  404bbc:	mov	x23, x2
  404bc0:	cbz	x0, 404c00 <clear@@Base+0x1740>
  404bc4:	mov	x20, x0
  404bc8:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  404bcc:	ldr	w0, [x0, #3816]
  404bd0:	ldrb	w1, [x20]
  404bd4:	cbz	w0, 404c24 <clear@@Base+0x1764>
  404bd8:	cbz	w1, 404c00 <clear@@Base+0x1740>
  404bdc:	mov	x5, x20
  404be0:	mov	w4, w1
  404be4:	b	404bf0 <clear@@Base+0x1730>
  404be8:	ldrb	w4, [x5, #1]!
  404bec:	cbz	w4, 404c28 <clear@@Base+0x1768>
  404bf0:	sub	w4, w4, #0x20
  404bf4:	and	w4, w4, #0xff
  404bf8:	cmp	w4, #0x5e
  404bfc:	b.ls	404be8 <clear@@Base+0x1728>  // b.plast
  404c00:	ldrb	w0, [x19]
  404c04:	cmp	w0, #0x2a
  404c08:	b.eq	404c48 <clear@@Base+0x1788>  // b.none
  404c0c:	ldr	x23, [sp, #48]
  404c10:	str	x19, [x21]
  404c14:	ldp	x19, x20, [sp, #16]
  404c18:	ldp	x21, x22, [sp, #32]
  404c1c:	ldp	x29, x30, [sp], #64
  404c20:	ret
  404c24:	cbz	w1, 404c00 <clear@@Base+0x1740>
  404c28:	cmp	w1, #0x2a
  404c2c:	b.eq	404c90 <clear@@Base+0x17d0>  // b.none
  404c30:	mov	x0, x20
  404c34:	mov	w1, #0x6e                  	// #110
  404c38:	bl	401aa0 <strchr@plt>
  404c3c:	cbnz	x0, 404c00 <clear@@Base+0x1740>
  404c40:	mov	x19, x20
  404c44:	b	404c0c <clear@@Base+0x174c>
  404c48:	ldrb	w22, [x19, #1]
  404c4c:	cbz	w22, 404c0c <clear@@Base+0x174c>
  404c50:	cmp	w22, #0x73
  404c54:	b.eq	404cec <clear@@Base+0x182c>  // b.none
  404c58:	b.hi	404cb8 <clear@@Base+0x17f8>  // b.pmore
  404c5c:	cmp	w22, #0x64
  404c60:	b.eq	404cd0 <clear@@Base+0x1810>  // b.none
  404c64:	cmp	w22, #0x6b
  404c68:	b.ne	404ce0 <clear@@Base+0x1820>  // b.any
  404c6c:	add	x19, x19, #0x2
  404c70:	mov	w0, #0x4                   	// #4
  404c74:	str	w0, [x23]
  404c78:	ldr	x23, [sp, #48]
  404c7c:	str	x19, [x21]
  404c80:	ldp	x19, x20, [sp, #16]
  404c84:	ldp	x21, x22, [sp, #32]
  404c88:	ldp	x29, x30, [sp], #64
  404c8c:	ret
  404c90:	ldrb	w22, [x20, #1]
  404c94:	cbz	w22, 404c00 <clear@@Base+0x1740>
  404c98:	ldrb	w0, [x20, #2]
  404c9c:	cbz	w0, 404c00 <clear@@Base+0x1740>
  404ca0:	add	x0, x20, #0x2
  404ca4:	mov	w1, #0x6e                  	// #110
  404ca8:	bl	401aa0 <strchr@plt>
  404cac:	cbnz	x0, 404c00 <clear@@Base+0x1740>
  404cb0:	mov	x19, x20
  404cb4:	b	404c50 <clear@@Base+0x1790>
  404cb8:	cmp	w22, #0x75
  404cbc:	b.ne	404ce0 <clear@@Base+0x1820>  // b.any
  404cc0:	mov	w0, #0x1                   	// #1
  404cc4:	add	x19, x19, #0x2
  404cc8:	str	w0, [x23]
  404ccc:	b	404c78 <clear@@Base+0x17b8>
  404cd0:	mov	w0, #0x2                   	// #2
  404cd4:	add	x19, x19, #0x2
  404cd8:	str	w0, [x23]
  404cdc:	b	404c78 <clear@@Base+0x17b8>
  404ce0:	add	x19, x19, #0x2
  404ce4:	str	wzr, [x23]
  404ce8:	b	404c78 <clear@@Base+0x17b8>
  404cec:	mov	w0, #0x8                   	// #8
  404cf0:	add	x19, x19, #0x2
  404cf4:	str	w0, [x23]
  404cf8:	b	404c78 <clear@@Base+0x17b8>
  404cfc:	nop
  404d00:	stp	x29, x30, [sp, #-32]!
  404d04:	adrp	x1, 41b000 <winch@@Base+0x4c78>
  404d08:	add	x1, x1, #0xc40
  404d0c:	mov	x29, sp
  404d10:	mov	w0, #0x6                   	// #6
  404d14:	stp	x19, x20, [sp, #16]
  404d18:	bl	401c20 <setlocale@plt>
  404d1c:	adrp	x0, 417000 <winch@@Base+0xc78>
  404d20:	add	x0, x0, #0x908
  404d24:	bl	40a208 <clear@@Base+0x6d48>
  404d28:	mov	w1, #0x0                   	// #0
  404d2c:	bl	404aa8 <clear@@Base+0x15e8>
  404d30:	cbz	w0, 404d90 <clear@@Base+0x18d0>
  404d34:	adrp	x20, 436000 <winch@@Base+0x1fc78>
  404d38:	add	x20, x20, #0xde8
  404d3c:	adrp	x19, 433000 <winch@@Base+0x1cc78>
  404d40:	add	x19, x19, #0x280
  404d44:	add	x19, x19, #0x4a8
  404d48:	adrp	x0, 417000 <winch@@Base+0xc78>
  404d4c:	add	x0, x0, #0x968
  404d50:	bl	40a208 <clear@@Base+0x6d48>
  404d54:	mov	x2, x19
  404d58:	add	x1, x20, #0x108
  404d5c:	adrp	x3, 417000 <winch@@Base+0xc78>
  404d60:	add	x3, x3, #0x978
  404d64:	bl	404ba0 <clear@@Base+0x16e0>
  404d68:	adrp	x0, 417000 <winch@@Base+0xc78>
  404d6c:	add	x0, x0, #0x988
  404d70:	bl	40a208 <clear@@Base+0x6d48>
  404d74:	mov	x2, x19
  404d78:	add	x1, x20, #0x110
  404d7c:	ldp	x19, x20, [sp, #16]
  404d80:	adrp	x3, 417000 <winch@@Base+0xc78>
  404d84:	ldp	x29, x30, [sp], #32
  404d88:	add	x3, x3, #0x998
  404d8c:	b	404ba0 <clear@@Base+0x16e0>
  404d90:	adrp	x0, 417000 <winch@@Base+0xc78>
  404d94:	add	x0, x0, #0x918
  404d98:	bl	40a208 <clear@@Base+0x6d48>
  404d9c:	mov	x19, x0
  404da0:	bl	40a288 <clear@@Base+0x6dc8>
  404da4:	cbz	w0, 404e50 <clear@@Base+0x1990>
  404da8:	mov	w0, #0xe                   	// #14
  404dac:	bl	401900 <nl_langinfo@plt>
  404db0:	mov	w1, #0x1                   	// #1
  404db4:	bl	404aa8 <clear@@Base+0x15e8>
  404db8:	cbnz	w0, 404d34 <clear@@Base+0x1874>
  404dbc:	adrp	x0, 417000 <winch@@Base+0xc78>
  404dc0:	add	x0, x0, #0x928
  404dc4:	bl	40a208 <clear@@Base+0x6d48>
  404dc8:	mov	x19, x0
  404dcc:	cbz	x0, 404ea0 <clear@@Base+0x19e0>
  404dd0:	mov	x0, x19
  404dd4:	adrp	x1, 417000 <winch@@Base+0xc78>
  404dd8:	adrp	x20, 417000 <winch@@Base+0xc78>
  404ddc:	add	x1, x1, #0x948
  404de0:	add	x20, x20, #0x950
  404de4:	bl	401b30 <strstr@plt>
  404de8:	cbz	x0, 404e64 <clear@@Base+0x19a4>
  404dec:	mov	x0, x20
  404df0:	mov	w1, #0x1                   	// #1
  404df4:	bl	404aa8 <clear@@Base+0x15e8>
  404df8:	cbnz	w0, 404d34 <clear@@Base+0x1874>
  404dfc:	bl	401a70 <__ctype_b_loc@plt>
  404e00:	adrp	x20, 436000 <winch@@Base+0x1fc78>
  404e04:	add	x20, x20, #0xde8
  404e08:	mov	x2, #0x0                   	// #0
  404e0c:	mov	x1, x20
  404e10:	mov	w5, #0x3                   	// #3
  404e14:	mov	w4, #0x2                   	// #2
  404e18:	b	404e30 <clear@@Base+0x1970>
  404e1c:	strb	wzr, [x1]
  404e20:	add	x2, x2, #0x2
  404e24:	add	x1, x1, #0x1
  404e28:	cmp	x2, #0x200
  404e2c:	b.eq	404d3c <clear@@Base+0x187c>  // b.none
  404e30:	ldr	x3, [x0]
  404e34:	ldrh	w3, [x3, x2]
  404e38:	tbnz	w3, #14, 404e1c <clear@@Base+0x195c>
  404e3c:	tbz	w3, #1, 404e48 <clear@@Base+0x1988>
  404e40:	strb	w4, [x1]
  404e44:	b	404e20 <clear@@Base+0x1960>
  404e48:	strb	w5, [x1]
  404e4c:	b	404e20 <clear@@Base+0x1960>
  404e50:	mov	x0, x19
  404e54:	adrp	x20, 436000 <winch@@Base+0x1fc78>
  404e58:	bl	404920 <clear@@Base+0x1460>
  404e5c:	add	x20, x20, #0xde8
  404e60:	b	404d3c <clear@@Base+0x187c>
  404e64:	mov	x1, x20
  404e68:	mov	x0, x19
  404e6c:	bl	401b30 <strstr@plt>
  404e70:	cbnz	x0, 404dec <clear@@Base+0x192c>
  404e74:	adrp	x1, 417000 <winch@@Base+0xc78>
  404e78:	mov	x0, x19
  404e7c:	add	x1, x1, #0x958
  404e80:	bl	401b30 <strstr@plt>
  404e84:	cbnz	x0, 404dec <clear@@Base+0x192c>
  404e88:	adrp	x1, 417000 <winch@@Base+0xc78>
  404e8c:	mov	x0, x19
  404e90:	add	x1, x1, #0x960
  404e94:	bl	401b30 <strstr@plt>
  404e98:	cbnz	x0, 404dec <clear@@Base+0x192c>
  404e9c:	b	404dfc <clear@@Base+0x193c>
  404ea0:	adrp	x0, 417000 <winch@@Base+0xc78>
  404ea4:	add	x0, x0, #0x930
  404ea8:	bl	40a208 <clear@@Base+0x6d48>
  404eac:	mov	x19, x0
  404eb0:	cbnz	x0, 404dd0 <clear@@Base+0x1910>
  404eb4:	adrp	x0, 417000 <winch@@Base+0xc78>
  404eb8:	add	x0, x0, #0x940
  404ebc:	bl	40a208 <clear@@Base+0x6d48>
  404ec0:	mov	x19, x0
  404ec4:	cbnz	x0, 404dd0 <clear@@Base+0x1910>
  404ec8:	b	404dfc <clear@@Base+0x193c>
  404ecc:	nop
  404ed0:	and	x0, x0, #0xff
  404ed4:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  404ed8:	add	x1, x1, #0xde8
  404edc:	ldrb	w0, [x1, x0]
  404ee0:	and	w0, w0, #0x2
  404ee4:	ret
  404ee8:	stp	x29, x30, [sp, #-32]!
  404eec:	and	x3, x0, #0xff
  404ef0:	and	x1, x0, #0x80
  404ef4:	mov	x29, sp
  404ef8:	str	x19, [sp, #16]
  404efc:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  404f00:	add	x19, x19, #0xde8
  404f04:	tbz	w0, #7, 404f10 <clear@@Base+0x1a50>
  404f08:	ldr	w0, [x19, #256]
  404f0c:	cbnz	w0, 404f50 <clear@@Base+0x1a90>
  404f10:	ldrb	w0, [x19, x3]
  404f14:	tbz	w0, #1, 404f74 <clear@@Base+0x1ab4>
  404f18:	cmp	x3, #0x1b
  404f1c:	b.eq	404f58 <clear@@Base+0x1a98>  // b.none
  404f20:	cbnz	x1, 404f30 <clear@@Base+0x1a70>
  404f24:	eor	x0, x3, #0x40
  404f28:	ldrb	w0, [x19, x0]
  404f2c:	tbz	w0, #1, 404f98 <clear@@Base+0x1ad8>
  404f30:	ldr	x2, [x19, #264]
  404f34:	add	x0, x19, #0x118
  404f38:	mov	x1, #0x20                  	// #32
  404f3c:	bl	401870 <snprintf@plt>
  404f40:	add	x0, x19, #0x118
  404f44:	ldr	x19, [sp, #16]
  404f48:	ldp	x29, x30, [sp], #32
  404f4c:	ret
  404f50:	cmp	x3, #0x1b
  404f54:	b.ne	404f30 <clear@@Base+0x1a70>  // b.any
  404f58:	mov	w0, #0x5345                	// #21317
  404f5c:	movk	w0, #0x43, lsl #16
  404f60:	str	w0, [x19, #280]
  404f64:	add	x0, x19, #0x118
  404f68:	ldr	x19, [sp, #16]
  404f6c:	ldp	x29, x30, [sp], #32
  404f70:	ret
  404f74:	add	x0, x19, #0x118
  404f78:	mov	x1, #0x20                  	// #32
  404f7c:	adrp	x2, 417000 <winch@@Base+0xc78>
  404f80:	add	x2, x2, #0x9a8
  404f84:	bl	401870 <snprintf@plt>
  404f88:	add	x0, x19, #0x118
  404f8c:	ldr	x19, [sp, #16]
  404f90:	ldp	x29, x30, [sp], #32
  404f94:	ret
  404f98:	eor	w3, w3, #0x40
  404f9c:	add	x0, x19, #0x118
  404fa0:	mov	x1, #0x20                  	// #32
  404fa4:	adrp	x2, 417000 <winch@@Base+0xc78>
  404fa8:	add	x2, x2, #0x9b0
  404fac:	bl	401870 <snprintf@plt>
  404fb0:	add	x0, x19, #0x118
  404fb4:	ldr	x19, [sp, #16]
  404fb8:	ldp	x29, x30, [sp], #32
  404fbc:	ret
  404fc0:	tst	w0, #0x80
  404fc4:	and	w0, w0, #0xff
  404fc8:	b.eq	405010 <clear@@Base+0x1b50>  // b.none
  404fcc:	and	w1, w0, #0xe0
  404fd0:	cmp	w1, #0xc0
  404fd4:	b.eq	405020 <clear@@Base+0x1b60>  // b.none
  404fd8:	and	w1, w0, #0xf0
  404fdc:	cmp	w1, #0xe0
  404fe0:	b.eq	405018 <clear@@Base+0x1b58>  // b.none
  404fe4:	and	w1, w0, #0xf8
  404fe8:	cmp	w1, #0xf0
  404fec:	b.eq	405028 <clear@@Base+0x1b68>  // b.none
  404ff0:	and	w1, w0, #0xfc
  404ff4:	cmp	w1, #0xf8
  404ff8:	b.eq	405030 <clear@@Base+0x1b70>  // b.none
  404ffc:	and	w0, w0, #0xfe
  405000:	mov	w1, #0x6                   	// #6
  405004:	cmp	w0, #0xfc
  405008:	csinc	w0, w1, wzr, eq  // eq = none
  40500c:	ret
  405010:	mov	w0, #0x1                   	// #1
  405014:	ret
  405018:	mov	w0, #0x3                   	// #3
  40501c:	ret
  405020:	mov	w0, #0x2                   	// #2
  405024:	ret
  405028:	mov	w0, #0x4                   	// #4
  40502c:	ret
  405030:	mov	w0, #0x5                   	// #5
  405034:	ret
  405038:	ldrb	w4, [x0]
  40503c:	mov	x3, x0
  405040:	and	w0, w4, #0xfe
  405044:	cmp	w0, #0xfe
  405048:	b.eq	4050c8 <clear@@Base+0x1c08>  // b.none
  40504c:	mov	w2, w1
  405050:	stp	x29, x30, [sp, #-16]!
  405054:	mov	w0, w4
  405058:	mov	x29, sp
  40505c:	bl	404fc0 <clear@@Base+0x1b00>
  405060:	cmp	w0, w2
  405064:	b.gt	4050bc <clear@@Base+0x1bfc>
  405068:	cmp	w0, #0x1
  40506c:	b.eq	4050c0 <clear@@Base+0x1c00>  // b.none
  405070:	cmp	w0, #0x2
  405074:	b.eq	4050f0 <clear@@Base+0x1c30>  // b.none
  405078:	mov	w1, #0x8                   	// #8
  40507c:	sub	w2, w1, w0
  405080:	mov	w1, #0xffffffff            	// #-1
  405084:	lsl	w1, w1, w2
  405088:	cmp	w4, w1, uxtb
  40508c:	b.eq	4050d0 <clear@@Base+0x1c10>  // b.none
  405090:	cmp	w0, #0x1
  405094:	b.le	4050e4 <clear@@Base+0x1c24>
  405098:	mov	x1, #0x1                   	// #1
  40509c:	b	4050a8 <clear@@Base+0x1be8>
  4050a0:	cmp	w0, w1
  4050a4:	b.le	4050e4 <clear@@Base+0x1c24>
  4050a8:	ldrb	w2, [x3, x1]
  4050ac:	add	x1, x1, #0x1
  4050b0:	and	w2, w2, #0xc0
  4050b4:	cmp	w2, #0x80
  4050b8:	b.eq	4050a0 <clear@@Base+0x1be0>  // b.none
  4050bc:	mov	w0, #0x0                   	// #0
  4050c0:	ldp	x29, x30, [sp], #16
  4050c4:	ret
  4050c8:	mov	w0, #0x0                   	// #0
  4050cc:	ret
  4050d0:	ldrb	w1, [x3, #1]
  4050d4:	and	w4, w4, w1
  4050d8:	cmp	w4, #0x80
  4050dc:	b.ne	405090 <clear@@Base+0x1bd0>  // b.any
  4050e0:	b	4050bc <clear@@Base+0x1bfc>
  4050e4:	mov	w0, #0x1                   	// #1
  4050e8:	ldp	x29, x30, [sp], #16
  4050ec:	ret
  4050f0:	cmp	w4, #0xc1
  4050f4:	b.hi	405098 <clear@@Base+0x1bd8>  // b.pmore
  4050f8:	mov	w0, #0x0                   	// #0
  4050fc:	b	4050c0 <clear@@Base+0x1c00>
  405100:	ldr	x2, [x0]
  405104:	nop
  405108:	add	x2, x2, #0x1
  40510c:	str	x2, [x0]
  405110:	cmp	x2, x1
  405114:	b.cs	40512c <clear@@Base+0x1c6c>  // b.hs, b.nlast
  405118:	ldrb	w3, [x2]
  40511c:	and	w4, w3, #0xc0
  405120:	cmp	w4, #0xc0
  405124:	b.eq	405130 <clear@@Base+0x1c70>  // b.none
  405128:	tbnz	w3, #7, 405108 <clear@@Base+0x1c48>
  40512c:	ret
  405130:	and	w3, w3, #0xfe
  405134:	cmp	w3, #0xfe
  405138:	b.eq	405108 <clear@@Base+0x1c48>  // b.none
  40513c:	ret
  405140:	stp	x29, x30, [sp, #-16]!
  405144:	mov	x2, x0
  405148:	mov	x29, sp
  40514c:	ldrb	w3, [x0]
  405150:	mov	w0, w3
  405154:	bl	404fc0 <clear@@Base+0x1b00>
  405158:	cmp	w0, #0x4
  40515c:	b.eq	405220 <clear@@Base+0x1d60>  // b.none
  405160:	b.le	4051c0 <clear@@Base+0x1d00>
  405164:	cmp	w0, #0x5
  405168:	b.eq	405250 <clear@@Base+0x1d90>  // b.none
  40516c:	cmp	w0, #0x6
  405170:	b.ne	4051f8 <clear@@Base+0x1d38>  // b.any
  405174:	ldrb	w0, [x2, #1]
  405178:	ubfiz	w3, w3, #30, #1
  40517c:	ldrb	w1, [x2, #2]
  405180:	ldrb	w5, [x2, #3]
  405184:	ldrb	w4, [x2, #4]
  405188:	ubfiz	w0, w0, #24, #6
  40518c:	ldrb	w2, [x2, #5]
  405190:	ubfiz	w1, w1, #18, #6
  405194:	ubfiz	w5, w5, #12, #6
  405198:	orr	w3, w0, w3
  40519c:	and	w2, w2, #0x3f
  4051a0:	orr	w0, w1, w5
  4051a4:	ubfiz	w1, w4, #6, #6
  4051a8:	orr	w0, w0, w3
  4051ac:	orr	w1, w1, w2
  4051b0:	orr	w0, w0, w1
  4051b4:	sxtw	x0, w0
  4051b8:	ldp	x29, x30, [sp], #16
  4051bc:	ret
  4051c0:	cmp	w0, #0x2
  4051c4:	b.eq	405204 <clear@@Base+0x1d44>  // b.none
  4051c8:	cmp	w0, #0x3
  4051cc:	b.ne	4051f8 <clear@@Base+0x1d38>  // b.any
  4051d0:	ldrb	w1, [x2, #1]
  4051d4:	ubfiz	w3, w3, #12, #4
  4051d8:	ldrb	w2, [x2, #2]
  4051dc:	ldp	x29, x30, [sp], #16
  4051e0:	ubfiz	w0, w1, #6, #6
  4051e4:	orr	w0, w0, w3
  4051e8:	and	w1, w2, #0x3f
  4051ec:	orr	w0, w0, w1
  4051f0:	sxtw	x0, w0
  4051f4:	ret
  4051f8:	and	x0, x3, #0xff
  4051fc:	ldp	x29, x30, [sp], #16
  405200:	ret
  405204:	ldrb	w1, [x2, #1]
  405208:	ubfiz	w0, w3, #6, #5
  40520c:	ldp	x29, x30, [sp], #16
  405210:	and	w3, w1, #0x3f
  405214:	orr	w0, w0, w3
  405218:	sxtw	x0, w0
  40521c:	ret
  405220:	ldrb	w1, [x2, #1]
  405224:	ubfiz	w3, w3, #18, #3
  405228:	ldrb	w4, [x2, #2]
  40522c:	ldrb	w2, [x2, #3]
  405230:	ubfiz	w0, w1, #12, #6
  405234:	and	w2, w2, #0x3f
  405238:	ubfiz	w1, w4, #6, #6
  40523c:	orr	w0, w0, w3
  405240:	orr	w1, w1, w2
  405244:	orr	w0, w0, w1
  405248:	sxtw	x0, w0
  40524c:	b	4051b8 <clear@@Base+0x1cf8>
  405250:	ldrb	w4, [x2, #1]
  405254:	ubfiz	w0, w3, #24, #2
  405258:	ldrb	w1, [x2, #2]
  40525c:	ldrb	w5, [x2, #3]
  405260:	ubfiz	w3, w4, #18, #6
  405264:	ldrb	w2, [x2, #4]
  405268:	orr	w3, w3, w0
  40526c:	ubfiz	w1, w1, #12, #6
  405270:	ubfiz	w0, w5, #6, #6
  405274:	and	w2, w2, #0x3f
  405278:	orr	w0, w1, w0
  40527c:	orr	w0, w0, w3
  405280:	orr	w0, w0, w2
  405284:	ldp	x29, x30, [sp], #16
  405288:	sxtw	x0, w0
  40528c:	ret
  405290:	adrp	x2, 436000 <winch@@Base+0x1fc78>
  405294:	cmp	x1, #0x7f
  405298:	and	w3, w1, #0xff
  40529c:	ldr	w4, [x2, #3816]
  4052a0:	ldr	x2, [x0]
  4052a4:	ccmp	w4, #0x0, #0x4, hi  // hi = pmore
  4052a8:	add	x4, x2, #0x1
  4052ac:	b.ne	4052bc <clear@@Base+0x1dfc>  // b.any
  4052b0:	str	x4, [x0]
  4052b4:	strb	w3, [x2]
  4052b8:	ret
  4052bc:	and	w3, w3, #0x3f
  4052c0:	cmp	x1, #0x7ff
  4052c4:	orr	w3, w3, #0x80
  4052c8:	ubfx	w5, w1, #6, #8
  4052cc:	b.ls	405318 <clear@@Base+0x1e58>  // b.plast
  4052d0:	mov	x6, #0xffff                	// #65535
  4052d4:	and	w5, w5, #0x3f
  4052d8:	cmp	x1, x6
  4052dc:	orr	w5, w5, #0x80
  4052e0:	ubfx	w6, w1, #12, #8
  4052e4:	b.hi	405338 <clear@@Base+0x1e78>  // b.pmore
  4052e8:	str	x4, [x0]
  4052ec:	orr	w6, w6, #0xffffffe0
  4052f0:	strb	w6, [x2]
  4052f4:	ldr	x1, [x0]
  4052f8:	add	x2, x1, #0x1
  4052fc:	str	x2, [x0]
  405300:	strb	w5, [x1]
  405304:	ldr	x1, [x0]
  405308:	add	x2, x1, #0x1
  40530c:	str	x2, [x0]
  405310:	strb	w3, [x1]
  405314:	ret
  405318:	str	x4, [x0]
  40531c:	orr	w5, w5, #0xffffffc0
  405320:	strb	w5, [x2]
  405324:	ldr	x1, [x0]
  405328:	add	x2, x1, #0x1
  40532c:	str	x2, [x0]
  405330:	strb	w3, [x1]
  405334:	ret
  405338:	mov	x7, #0x1fffff              	// #2097151
  40533c:	and	w6, w6, #0x3f
  405340:	cmp	x1, x7
  405344:	orr	w6, w6, #0x80
  405348:	ubfx	w7, w1, #18, #8
  40534c:	b.ls	405398 <clear@@Base+0x1ed8>  // b.plast
  405350:	mov	x8, #0x3ffffff             	// #67108863
  405354:	and	w7, w7, #0x3f
  405358:	cmp	x1, x8
  40535c:	orr	w7, w7, #0x80
  405360:	lsr	w8, w1, #24
  405364:	b.hi	4053a8 <clear@@Base+0x1ee8>  // b.pmore
  405368:	str	x4, [x0]
  40536c:	orr	w8, w8, #0xfffffff0
  405370:	strb	w8, [x2]
  405374:	ldr	x1, [x0]
  405378:	add	x2, x1, #0x1
  40537c:	str	x2, [x0]
  405380:	strb	w7, [x1]
  405384:	ldr	x1, [x0]
  405388:	add	x2, x1, #0x1
  40538c:	str	x2, [x0]
  405390:	strb	w6, [x1]
  405394:	b	4052f4 <clear@@Base+0x1e34>
  405398:	str	x4, [x0]
  40539c:	orr	w7, w7, #0xfffffff0
  4053a0:	strb	w7, [x2]
  4053a4:	b	405384 <clear@@Base+0x1ec4>
  4053a8:	ubfx	w1, w1, #30, #1
  4053ac:	str	x4, [x0]
  4053b0:	orr	w1, w1, #0xfffffff0
  4053b4:	strb	w1, [x2]
  4053b8:	and	w1, w8, #0x3f
  4053bc:	ldr	x2, [x0]
  4053c0:	orr	w1, w1, #0xffffff80
  4053c4:	add	x4, x2, #0x1
  4053c8:	str	x4, [x0]
  4053cc:	strb	w1, [x2]
  4053d0:	b	405374 <clear@@Base+0x1eb4>
  4053d4:	nop
  4053d8:	adrp	x3, 436000 <winch@@Base+0x1fc78>
  4053dc:	mov	x7, x0
  4053e0:	ldr	w0, [x3, #3816]
  4053e4:	ldr	x6, [x7]
  4053e8:	cbnz	w0, 40540c <clear@@Base+0x1f4c>
  4053ec:	cmp	w1, #0x0
  4053f0:	b.le	405448 <clear@@Base+0x1f88>
  4053f4:	cmp	x6, x2
  4053f8:	mov	x0, #0x0                   	// #0
  4053fc:	b.cs	405404 <clear@@Base+0x1f44>  // b.hs, b.nlast
  405400:	ldrb	w0, [x6], #1
  405404:	str	x6, [x7]
  405408:	ret
  40540c:	stp	x29, x30, [sp, #-16]!
  405410:	cmp	w1, #0x0
  405414:	mov	x29, sp
  405418:	b.le	405464 <clear@@Base+0x1fa4>
  40541c:	ldrb	w0, [x6]
  405420:	bl	404fc0 <clear@@Base+0x1b00>
  405424:	add	x8, x6, w0, sxtw
  405428:	cmp	x8, x2
  40542c:	b.hi	4054b8 <clear@@Base+0x1ff8>  // b.pmore
  405430:	mov	x0, x6
  405434:	bl	405140 <clear@@Base+0x1c80>
  405438:	mov	x6, x8
  40543c:	str	x6, [x7]
  405440:	ldp	x29, x30, [sp], #16
  405444:	ret
  405448:	cmp	x6, x2
  40544c:	mov	x0, #0x0                   	// #0
  405450:	b.ls	405404 <clear@@Base+0x1f44>  // b.plast
  405454:	ldurb	w0, [x6, #-1]
  405458:	sub	x6, x6, #0x1
  40545c:	str	x6, [x7]
  405460:	ret
  405464:	cmp	x6, x2
  405468:	b.hi	405488 <clear@@Base+0x1fc8>  // b.pmore
  40546c:	str	x6, [x7]
  405470:	mov	x0, #0x0                   	// #0
  405474:	ldp	x29, x30, [sp], #16
  405478:	ret
  40547c:	sub	x6, x6, #0x1
  405480:	cmp	x2, x6
  405484:	b.eq	40546c <clear@@Base+0x1fac>  // b.none
  405488:	ldurb	w1, [x6, #-1]
  40548c:	and	w1, w1, #0xc0
  405490:	cmp	w1, #0x80
  405494:	b.eq	40547c <clear@@Base+0x1fbc>  // b.none
  405498:	cmp	x6, x2
  40549c:	b.ls	40546c <clear@@Base+0x1fac>  // b.plast
  4054a0:	sub	x6, x6, #0x1
  4054a4:	mov	x0, x6
  4054a8:	bl	405140 <clear@@Base+0x1c80>
  4054ac:	str	x6, [x7]
  4054b0:	ldp	x29, x30, [sp], #16
  4054b4:	ret
  4054b8:	mov	x6, x2
  4054bc:	str	x6, [x7]
  4054c0:	mov	x0, #0x0                   	// #0
  4054c4:	ldp	x29, x30, [sp], #16
  4054c8:	ret
  4054cc:	nop
  4054d0:	adrp	x7, 433000 <winch@@Base+0x1cc78>
  4054d4:	add	x7, x7, #0x280
  4054d8:	mov	x3, x0
  4054dc:	ldr	x6, [x7, #1200]
  4054e0:	ldr	x0, [x6]
  4054e4:	cmp	x3, x0
  4054e8:	b.cc	405540 <clear@@Base+0x2080>  // b.lo, b.ul, b.last
  4054ec:	ldr	w2, [x7, #1208]
  4054f0:	subs	w2, w2, #0x1
  4054f4:	b.mi	405540 <clear@@Base+0x2080>  // b.first
  4054f8:	mov	w0, #0x0                   	// #0
  4054fc:	b	40550c <clear@@Base+0x204c>
  405500:	add	w0, w1, #0x1
  405504:	cmp	w0, w2
  405508:	b.gt	405540 <clear@@Base+0x2080>
  40550c:	add	w1, w0, w2
  405510:	asr	w1, w1, #1
  405514:	sbfiz	x4, x1, #4, #32
  405518:	add	x5, x6, x4
  40551c:	ldr	x5, [x5, #8]
  405520:	cmp	x3, x5
  405524:	b.hi	405500 <clear@@Base+0x2040>  // b.pmore
  405528:	sub	w2, w1, #0x1
  40552c:	ldr	x1, [x6, x4]
  405530:	cmp	x3, x1
  405534:	b.cc	405504 <clear@@Base+0x2044>  // b.lo, b.ul, b.last
  405538:	mov	w0, #0x1                   	// #1
  40553c:	ret
  405540:	adrp	x1, 43b000 <PC+0x47b8>
  405544:	mov	w0, #0x0                   	// #0
  405548:	ldr	w1, [x1, #596]
  40554c:	cmp	w1, #0x2
  405550:	b.eq	40553c <clear@@Base+0x207c>  // b.none
  405554:	ldr	x6, [x7, #1216]
  405558:	add	x7, x7, #0x400
  40555c:	ldr	x1, [x6]
  405560:	cmp	x3, x1
  405564:	b.cc	40553c <clear@@Base+0x207c>  // b.lo, b.ul, b.last
  405568:	ldr	w1, [x7, #200]
  40556c:	subs	w1, w1, #0x1
  405570:	b.mi	40553c <clear@@Base+0x207c>  // b.first
  405574:	mov	w2, #0x0                   	// #0
  405578:	b	405588 <clear@@Base+0x20c8>
  40557c:	add	w2, w0, #0x1
  405580:	cmp	w2, w1
  405584:	b.gt	4055bc <clear@@Base+0x20fc>
  405588:	add	w0, w2, w1
  40558c:	asr	w0, w0, #1
  405590:	sbfiz	x4, x0, #4, #32
  405594:	add	x5, x6, x4
  405598:	ldr	x5, [x5, #8]
  40559c:	cmp	x3, x5
  4055a0:	b.hi	40557c <clear@@Base+0x20bc>  // b.pmore
  4055a4:	sub	w1, w0, #0x1
  4055a8:	ldr	x0, [x6, x4]
  4055ac:	cmp	x3, x0
  4055b0:	b.cs	405538 <clear@@Base+0x2078>  // b.hs, b.nlast
  4055b4:	cmp	w2, w1
  4055b8:	b.le	405588 <clear@@Base+0x20c8>
  4055bc:	mov	w0, #0x0                   	// #0
  4055c0:	ret
  4055c4:	nop
  4055c8:	adrp	x7, 433000 <winch@@Base+0x1cc78>
  4055cc:	add	x7, x7, #0x280
  4055d0:	mov	x5, x0
  4055d4:	ldr	x6, [x7, #1232]
  4055d8:	ldr	x0, [x6]
  4055dc:	cmp	x5, x0
  4055e0:	b.cc	405638 <clear@@Base+0x2178>  // b.lo, b.ul, b.last
  4055e4:	ldr	w2, [x7, #1240]
  4055e8:	subs	w2, w2, #0x1
  4055ec:	b.mi	405638 <clear@@Base+0x2178>  // b.first
  4055f0:	mov	w3, #0x0                   	// #0
  4055f4:	b	405604 <clear@@Base+0x2144>
  4055f8:	add	w3, w1, #0x1
  4055fc:	cmp	w3, w2
  405600:	b.gt	405638 <clear@@Base+0x2178>
  405604:	add	w1, w3, w2
  405608:	asr	w1, w1, #1
  40560c:	sbfiz	x4, x1, #4, #32
  405610:	add	x0, x6, x4
  405614:	ldr	x0, [x0, #8]
  405618:	cmp	x5, x0
  40561c:	b.hi	4055f8 <clear@@Base+0x2138>  // b.pmore
  405620:	ldr	x0, [x6, x4]
  405624:	sub	w2, w1, #0x1
  405628:	cmp	x5, x0
  40562c:	b.cc	4055fc <clear@@Base+0x213c>  // b.lo, b.ul, b.last
  405630:	mov	w0, #0x1                   	// #1
  405634:	ret
  405638:	adrp	x1, 43b000 <PC+0x47b8>
  40563c:	mov	w0, #0x0                   	// #0
  405640:	ldr	w1, [x1, #596]
  405644:	cmp	w1, #0x2
  405648:	b.ne	405634 <clear@@Base+0x2174>  // b.any
  40564c:	ldr	x6, [x7, #1216]
  405650:	add	x7, x7, #0x400
  405654:	ldr	x1, [x6]
  405658:	cmp	x5, x1
  40565c:	b.cc	405634 <clear@@Base+0x2174>  // b.lo, b.ul, b.last
  405660:	ldr	w1, [x7, #200]
  405664:	subs	w1, w1, #0x1
  405668:	b.mi	405634 <clear@@Base+0x2174>  // b.first
  40566c:	mov	w2, #0x0                   	// #0
  405670:	b	405680 <clear@@Base+0x21c0>
  405674:	add	w2, w0, #0x1
  405678:	cmp	w1, w2
  40567c:	b.lt	4056b4 <clear@@Base+0x21f4>  // b.tstop
  405680:	add	w0, w2, w1
  405684:	asr	w0, w0, #1
  405688:	sbfiz	x3, x0, #4, #32
  40568c:	add	x4, x6, x3
  405690:	ldr	x4, [x4, #8]
  405694:	cmp	x5, x4
  405698:	b.hi	405674 <clear@@Base+0x21b4>  // b.pmore
  40569c:	sub	w1, w0, #0x1
  4056a0:	ldr	x0, [x6, x3]
  4056a4:	cmp	x5, x0
  4056a8:	b.cc	405678 <clear@@Base+0x21b8>  // b.lo, b.ul, b.last
  4056ac:	mov	w0, #0x1                   	// #1
  4056b0:	b	405634 <clear@@Base+0x2174>
  4056b4:	mov	w0, #0x0                   	// #0
  4056b8:	ret
  4056bc:	nop
  4056c0:	adrp	x2, 436000 <winch@@Base+0x1fc78>
  4056c4:	add	x2, x2, #0xde8
  4056c8:	ldr	w3, [x2, #256]
  4056cc:	cbnz	w3, 4056e0 <clear@@Base+0x2220>
  4056d0:	and	x0, x0, #0xff
  4056d4:	ldrb	w0, [x2, x0]
  4056d8:	and	w0, w0, #0x1
  4056dc:	ret
  4056e0:	b	4055c8 <clear@@Base+0x2108>
  4056e4:	nop
  4056e8:	stp	x29, x30, [sp, #-48]!
  4056ec:	cmp	x0, #0x1b
  4056f0:	mov	x29, sp
  4056f4:	str	x19, [sp, #16]
  4056f8:	b.eq	4057a8 <clear@@Base+0x22e8>  // b.none
  4056fc:	mov	x8, x0
  405700:	cmp	x0, #0x7f
  405704:	b.hi	405784 <clear@@Base+0x22c4>  // b.pmore
  405708:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  40570c:	add	x19, x19, #0xde8
  405710:	ldrb	w1, [x19, x0]
  405714:	tbz	w1, #1, 405750 <clear@@Base+0x2290>
  405718:	eor	x0, x0, #0x40
  40571c:	ldrb	w0, [x19, x0]
  405720:	tbnz	w0, #1, 4057cc <clear@@Base+0x230c>
  405724:	eor	w3, w8, #0x40
  405728:	add	x0, x19, #0x138
  40572c:	and	w3, w3, #0xff
  405730:	mov	x1, #0x20                  	// #32
  405734:	adrp	x2, 417000 <winch@@Base+0xc78>
  405738:	add	x2, x2, #0x9b0
  40573c:	bl	401870 <snprintf@plt>
  405740:	add	x0, x19, #0x138
  405744:	ldr	x19, [sp, #16]
  405748:	ldp	x29, x30, [sp], #48
  40574c:	ret
  405750:	bl	4055c8 <clear@@Base+0x2108>
  405754:	cbnz	w0, 4057f8 <clear@@Base+0x2338>
  405758:	add	x0, x19, #0x138
  40575c:	mov	x1, x8
  405760:	str	x0, [sp, #40]
  405764:	add	x0, sp, #0x28
  405768:	bl	405290 <clear@@Base+0x1dd0>
  40576c:	ldr	x0, [sp, #40]
  405770:	strb	wzr, [x0]
  405774:	add	x0, x19, #0x138
  405778:	ldr	x19, [sp, #16]
  40577c:	ldp	x29, x30, [sp], #48
  405780:	ret
  405784:	bl	4055c8 <clear@@Base+0x2108>
  405788:	cbnz	w0, 4057f0 <clear@@Base+0x2330>
  40578c:	mov	x0, #0x7fffffff            	// #2147483647
  405790:	cmp	x8, x0
  405794:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  405798:	mov	x0, #0xfffd                	// #65533
  40579c:	add	x19, x19, #0xde8
  4057a0:	csel	x8, x8, x0, ls  // ls = plast
  4057a4:	b	405758 <clear@@Base+0x2298>
  4057a8:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  4057ac:	add	x19, x19, #0xde8
  4057b0:	mov	w0, #0x5345                	// #21317
  4057b4:	movk	w0, #0x43, lsl #16
  4057b8:	str	w0, [x19, #312]
  4057bc:	add	x0, x19, #0x138
  4057c0:	ldr	x19, [sp, #16]
  4057c4:	ldp	x29, x30, [sp], #48
  4057c8:	ret
  4057cc:	ldr	x2, [x19, #264]
  4057d0:	mov	w3, w8
  4057d4:	add	x0, x19, #0x138
  4057d8:	mov	x1, #0x20                  	// #32
  4057dc:	bl	401870 <snprintf@plt>
  4057e0:	add	x0, x19, #0x138
  4057e4:	ldr	x19, [sp, #16]
  4057e8:	ldp	x29, x30, [sp], #48
  4057ec:	ret
  4057f0:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  4057f4:	add	x19, x19, #0xde8
  4057f8:	ldr	x2, [x19, #272]
  4057fc:	mov	x3, x8
  405800:	add	x0, x19, #0x138
  405804:	mov	x1, #0x20                  	// #32
  405808:	bl	401870 <snprintf@plt>
  40580c:	add	x0, x19, #0x138
  405810:	ldr	x19, [sp, #16]
  405814:	ldp	x29, x30, [sp], #48
  405818:	ret
  40581c:	nop
  405820:	adrp	x1, 433000 <winch@@Base+0x1cc78>
  405824:	add	x1, x1, #0x280
  405828:	add	x1, x1, #0x400
  40582c:	ldr	x6, [x1, #224]
  405830:	ldr	x2, [x6]
  405834:	cmp	x0, x2
  405838:	b.cc	405890 <clear@@Base+0x23d0>  // b.lo, b.ul, b.last
  40583c:	ldr	w2, [x1, #232]
  405840:	subs	w2, w2, #0x1
  405844:	b.mi	405890 <clear@@Base+0x23d0>  // b.first
  405848:	mov	w3, #0x0                   	// #0
  40584c:	b	40585c <clear@@Base+0x239c>
  405850:	add	w3, w1, #0x1
  405854:	cmp	w3, w2
  405858:	b.gt	405890 <clear@@Base+0x23d0>
  40585c:	add	w1, w3, w2
  405860:	asr	w1, w1, #1
  405864:	sbfiz	x4, x1, #4, #32
  405868:	add	x5, x6, x4
  40586c:	ldr	x5, [x5, #8]
  405870:	cmp	x0, x5
  405874:	b.hi	405850 <clear@@Base+0x2390>  // b.pmore
  405878:	sub	w2, w1, #0x1
  40587c:	ldr	x1, [x6, x4]
  405880:	cmp	x0, x1
  405884:	b.cc	405854 <clear@@Base+0x2394>  // b.lo, b.ul, b.last
  405888:	mov	w0, #0x1                   	// #1
  40588c:	ret
  405890:	mov	w0, #0x0                   	// #0
  405894:	ret
  405898:	cmp	x0, #0x644
  40589c:	b.eq	4058a8 <clear@@Base+0x23e8>  // b.none
  4058a0:	mov	w0, #0x0                   	// #0
  4058a4:	ret
  4058a8:	and	x0, x1, #0xfffffffffffffffd
  4058ac:	sub	x1, x1, #0x622
  4058b0:	cmp	x0, #0x625
  4058b4:	ccmp	x1, #0x1, #0x0, ne  // ne = any
  4058b8:	cset	w0, ls  // ls = plast
  4058bc:	ret
  4058c0:	stp	x29, x30, [sp, #-80]!
  4058c4:	cmp	w2, #0x1
  4058c8:	mov	x29, sp
  4058cc:	stp	x19, x20, [sp, #16]
  4058d0:	mov	x19, x1
  4058d4:	stp	x21, x22, [sp, #32]
  4058d8:	mov	x21, x4
  4058dc:	str	x23, [sp, #48]
  4058e0:	mov	x23, x3
  4058e4:	str	x0, [sp, #72]
  4058e8:	b.eq	40594c <clear@@Base+0x248c>  // b.none
  4058ec:	mov	x0, x1
  4058f0:	bl	4056e8 <clear@@Base+0x2228>
  4058f4:	mov	w20, #0x0                   	// #0
  4058f8:	mov	x22, x0
  4058fc:	mov	x0, x19
  405900:	bl	4054d0 <clear@@Base+0x2010>
  405904:	cbz	w0, 40592c <clear@@Base+0x246c>
  405908:	str	w20, [x23]
  40590c:	cbz	x21, 405914 <clear@@Base+0x2454>
  405910:	str	w20, [x21]
  405914:	mov	x0, x22
  405918:	ldp	x19, x20, [sp, #16]
  40591c:	ldp	x21, x22, [sp, #32]
  405920:	ldr	x23, [sp, #48]
  405924:	ldp	x29, x30, [sp], #80
  405928:	ret
  40592c:	mov	x0, x19
  405930:	bl	4055c8 <clear@@Base+0x2108>
  405934:	mov	w20, w0
  405938:	cbz	w0, 405964 <clear@@Base+0x24a4>
  40593c:	mov	x0, x22
  405940:	bl	4017b0 <strlen@plt>
  405944:	mov	w20, w0
  405948:	b	405908 <clear@@Base+0x2448>
  40594c:	sxtw	x0, w1
  405950:	bl	404ee8 <clear@@Base+0x1a28>
  405954:	mov	x22, x0
  405958:	bl	4017b0 <strlen@plt>
  40595c:	mov	w20, w0
  405960:	b	405908 <clear@@Base+0x2448>
  405964:	adrp	x2, 436000 <winch@@Base+0x1fc78>
  405968:	add	x2, x2, #0xf40
  40596c:	mov	w1, #0xffffffff            	// #-1
  405970:	add	x0, sp, #0x48
  405974:	bl	4053d8 <clear@@Base+0x1f18>
  405978:	mov	x1, x19
  40597c:	bl	405898 <clear@@Base+0x23d8>
  405980:	cbnz	w0, 405908 <clear@@Base+0x2448>
  405984:	mov	x0, x19
  405988:	bl	405820 <clear@@Base+0x2360>
  40598c:	cmp	w0, #0x0
  405990:	cset	w20, ne  // ne = any
  405994:	add	w20, w20, #0x1
  405998:	b	405908 <clear@@Base+0x2448>
  40599c:	nop
  4059a0:	stp	x29, x30, [sp, #-48]!
  4059a4:	mov	x29, sp
  4059a8:	stp	x19, x20, [sp, #16]
  4059ac:	mov	x19, x0
  4059b0:	mov	x20, x1
  4059b4:	mov	w1, #0xffffffff            	// #-1
  4059b8:	stp	x21, x22, [sp, #32]
  4059bc:	mov	x21, x2
  4059c0:	adrp	x2, 436000 <winch@@Base+0x1fc78>
  4059c4:	add	x2, x2, #0xf40
  4059c8:	ldr	x22, [x0]
  4059cc:	bl	4053d8 <clear@@Base+0x1f18>
  4059d0:	mov	x1, x0
  4059d4:	mov	x4, x21
  4059d8:	ldr	x0, [x19]
  4059dc:	mov	x3, x20
  4059e0:	ldp	x19, x20, [sp, #16]
  4059e4:	sub	x2, x22, x0
  4059e8:	ldp	x21, x22, [sp, #32]
  4059ec:	ldp	x29, x30, [sp], #48
  4059f0:	b	4058c0 <clear@@Base+0x2400>
  4059f4:	nop
  4059f8:	stp	x29, x30, [sp, #-48]!
  4059fc:	mov	x29, sp
  405a00:	stp	x19, x20, [sp, #16]
  405a04:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  405a08:	add	x19, x19, #0xf40
  405a0c:	ldr	w1, [x19, #2048]
  405a10:	ldr	w0, [x19, #2052]
  405a14:	cmp	w1, w0
  405a18:	b.le	405a68 <clear@@Base+0x25a8>
  405a1c:	add	x20, x19, #0x808
  405a20:	add	x2, sp, #0x2c
  405a24:	add	x1, sp, #0x28
  405a28:	mov	x0, x20
  405a2c:	bl	4059a0 <clear@@Base+0x24e0>
  405a30:	b	405a38 <clear@@Base+0x2578>
  405a34:	bl	4037f8 <clear@@Base+0x338>
  405a38:	ldr	w0, [sp, #44]
  405a3c:	sub	w1, w0, #0x1
  405a40:	str	w1, [sp, #44]
  405a44:	cmp	w0, #0x0
  405a48:	b.gt	405a34 <clear@@Base+0x2574>
  405a4c:	ldr	w0, [x19, #2048]
  405a50:	ldr	w2, [sp, #40]
  405a54:	ldr	w1, [x19, #2052]
  405a58:	sub	w0, w0, w2
  405a5c:	str	w0, [x19, #2048]
  405a60:	cmp	w0, w1
  405a64:	b.gt	405a20 <clear@@Base+0x2560>
  405a68:	ldrsw	x0, [x19, #2064]
  405a6c:	add	x0, x19, x0
  405a70:	str	x0, [x19, #2056]
  405a74:	ldp	x19, x20, [sp, #16]
  405a78:	ldp	x29, x30, [sp], #48
  405a7c:	ret
  405a80:	cmp	w0, #0x11
  405a84:	b.eq	405aac <clear@@Base+0x25ec>  // b.none
  405a88:	cmp	w0, #0x12
  405a8c:	b.ne	405aa0 <clear@@Base+0x25e0>  // b.any
  405a90:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  405a94:	add	x0, x0, #0xf40
  405a98:	add	x0, x0, #0x818
  405a9c:	b	40a7a8 <clear@@Base+0x72e8>
  405aa0:	adrp	x0, 417000 <winch@@Base+0xc78>
  405aa4:	add	x0, x0, #0xf38
  405aa8:	ret
  405aac:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  405ab0:	add	x0, x0, #0xf40
  405ab4:	add	x0, x0, #0x818
  405ab8:	b	40a730 <clear@@Base+0x7270>
  405abc:	nop
  405ac0:	stp	x29, x30, [sp, #-32]!
  405ac4:	adrp	x0, 417000 <winch@@Base+0xc78>
  405ac8:	add	x0, x0, #0xf40
  405acc:	mov	x29, sp
  405ad0:	stp	x19, x20, [sp, #16]
  405ad4:	bl	40a208 <clear@@Base+0x6d48>
  405ad8:	mov	x19, x0
  405adc:	bl	40a288 <clear@@Base+0x6dc8>
  405ae0:	cbnz	w0, 405b30 <clear@@Base+0x2670>
  405ae4:	ldrb	w0, [x19]
  405ae8:	cmp	w0, #0x2d
  405aec:	b.eq	405b14 <clear@@Base+0x2654>  // b.none
  405af0:	adrp	x1, 417000 <winch@@Base+0xc78>
  405af4:	mov	x0, x19
  405af8:	add	x1, x1, #0xf50
  405afc:	bl	401a60 <strcmp@plt>
  405b00:	cbz	w0, 405b1c <clear@@Base+0x265c>
  405b04:	mov	x0, x19
  405b08:	ldp	x19, x20, [sp, #16]
  405b0c:	ldp	x29, x30, [sp], #32
  405b10:	b	402220 <setlocale@plt+0x600>
  405b14:	ldrb	w0, [x19, #1]
  405b18:	cbnz	w0, 405af0 <clear@@Base+0x2630>
  405b1c:	mov	x19, #0x0                   	// #0
  405b20:	mov	x0, x19
  405b24:	ldp	x19, x20, [sp, #16]
  405b28:	ldp	x29, x30, [sp], #32
  405b2c:	ret
  405b30:	adrp	x0, 417000 <winch@@Base+0xc78>
  405b34:	add	x0, x0, #0xf60
  405b38:	bl	40a208 <clear@@Base+0x6d48>
  405b3c:	mov	x19, x0
  405b40:	bl	40a288 <clear@@Base+0x6dc8>
  405b44:	cbnz	w0, 405b1c <clear@@Base+0x265c>
  405b48:	mov	x0, x19
  405b4c:	bl	4017b0 <strlen@plt>
  405b50:	add	w20, w0, #0xa
  405b54:	mov	w1, #0x1                   	// #1
  405b58:	mov	w0, w20
  405b5c:	bl	4021e8 <setlocale@plt+0x5c8>
  405b60:	sxtw	x1, w20
  405b64:	mov	x3, x19
  405b68:	adrp	x4, 417000 <winch@@Base+0xc78>
  405b6c:	mov	x19, x0
  405b70:	add	x4, x4, #0xf68
  405b74:	adrp	x2, 417000 <winch@@Base+0xc78>
  405b78:	add	x2, x2, #0xf78
  405b7c:	bl	401870 <snprintf@plt>
  405b80:	mov	x0, x19
  405b84:	ldp	x19, x20, [sp, #16]
  405b88:	ldp	x29, x30, [sp], #32
  405b8c:	ret
  405b90:	sub	sp, sp, #0x870
  405b94:	stp	x29, x30, [sp]
  405b98:	mov	x29, sp
  405b9c:	stp	x19, x20, [sp, #16]
  405ba0:	mov	x20, x0
  405ba4:	stp	x21, x22, [sp, #32]
  405ba8:	mov	x21, x1
  405bac:	stp	w3, w2, [sp, #104]
  405bb0:	bl	405ac0 <clear@@Base+0x2600>
  405bb4:	cbz	x0, 405c10 <clear@@Base+0x2750>
  405bb8:	adrp	x1, 41c000 <winch@@Base+0x5c78>
  405bbc:	add	x1, x1, #0x908
  405bc0:	mov	x22, x0
  405bc4:	bl	401910 <fopen@plt>
  405bc8:	mov	x19, x0
  405bcc:	mov	x0, x22
  405bd0:	bl	401a90 <free@plt>
  405bd4:	cbz	x19, 405c10 <clear@@Base+0x2750>
  405bd8:	mov	x2, x19
  405bdc:	add	x0, sp, #0x70
  405be0:	mov	w1, #0x800                 	// #2048
  405be4:	bl	401bf0 <fgets@plt>
  405be8:	cbz	x0, 405c08 <clear@@Base+0x2748>
  405bec:	mov	x0, #0x6c2e                	// #27694
  405bf0:	ldr	x1, [sp, #112]
  405bf4:	movk	x0, #0x7365, lsl #16
  405bf8:	movk	x0, #0x2d73, lsl #32
  405bfc:	movk	x0, #0x6968, lsl #48
  405c00:	cmp	x1, x0
  405c04:	b.eq	405c24 <clear@@Base+0x2764>  // b.none
  405c08:	mov	x0, x19
  405c0c:	bl	4018d0 <fclose@plt>
  405c10:	ldp	x29, x30, [sp]
  405c14:	ldp	x19, x20, [sp, #16]
  405c18:	ldp	x21, x22, [sp, #32]
  405c1c:	add	sp, sp, #0x870
  405c20:	ret
  405c24:	mov	x0, #0x7473                	// #29811
  405c28:	ldr	x1, [sp, #120]
  405c2c:	movk	x0, #0x726f, lsl #16
  405c30:	movk	x0, #0x2d79, lsl #32
  405c34:	movk	x0, #0x6966, lsl #48
  405c38:	cmp	x1, x0
  405c3c:	b.ne	405c08 <clear@@Base+0x2748>  // b.any
  405c40:	ldrh	w1, [sp, #128]
  405c44:	mov	w0, #0x656c                	// #25964
  405c48:	cmp	w1, w0
  405c4c:	b.ne	405c08 <clear@@Base+0x2748>  // b.any
  405c50:	ldrb	w0, [sp, #130]
  405c54:	cmp	w0, #0x3a
  405c58:	b.ne	405c08 <clear@@Base+0x2748>  // b.any
  405c5c:	mov	x22, #0x732e                	// #29486
  405c60:	stp	x25, x26, [sp, #64]
  405c64:	movk	x22, #0x6165, lsl #16
  405c68:	adrp	x26, 435000 <winch@@Base+0x1ec78>
  405c6c:	add	x26, x26, #0x450
  405c70:	movk	x22, #0x6372, lsl #32
  405c74:	stp	x23, x24, [sp, #48]
  405c78:	mov	w23, #0x732e                	// #29486
  405c7c:	str	x27, [sp, #80]
  405c80:	add	x27, x26, #0x28
  405c84:	mov	x25, #0x0                   	// #0
  405c88:	mov	x24, #0x0                   	// #0
  405c8c:	movk	x22, #0x68, lsl #48
  405c90:	movk	w23, #0x6568, lsl #16
  405c94:	nop
  405c98:	mov	x2, x19
  405c9c:	add	x0, sp, #0x70
  405ca0:	mov	w1, #0x800                 	// #2048
  405ca4:	bl	401bf0 <fgets@plt>
  405ca8:	cbz	x0, 405d44 <clear@@Base+0x2884>
  405cac:	ldrb	w2, [sp, #112]
  405cb0:	add	x0, sp, #0x70
  405cb4:	cbnz	w2, 405cc4 <clear@@Base+0x2804>
  405cb8:	b	405cd4 <clear@@Base+0x2814>
  405cbc:	ldrb	w2, [x0, #1]!
  405cc0:	cbz	w2, 405cd4 <clear@@Base+0x2814>
  405cc4:	cmp	w2, #0xa
  405cc8:	ccmp	w2, #0xd, #0x4, ne  // ne = any
  405ccc:	b.ne	405cbc <clear@@Base+0x27fc>  // b.any
  405cd0:	strb	wzr, [x0]
  405cd4:	ldr	x0, [sp, #112]
  405cd8:	cmp	x0, x22
  405cdc:	b.eq	405d28 <clear@@Base+0x2868>  // b.none
  405ce0:	ldr	w0, [sp, #112]
  405ce4:	cmp	w0, w23
  405ce8:	b.eq	405d6c <clear@@Base+0x28ac>  // b.none
  405cec:	ldr	w1, [sp, #112]
  405cf0:	mov	w0, #0x6d2e                	// #27950
  405cf4:	movk	w0, #0x7261, lsl #16
  405cf8:	cmp	w1, w0
  405cfc:	b.eq	405d90 <clear@@Base+0x28d0>  // b.none
  405d00:	ldrb	w0, [sp, #112]
  405d04:	cmp	w0, #0x22
  405d08:	b.eq	405da4 <clear@@Base+0x28e4>  // b.none
  405d0c:	cmp	w0, #0x6d
  405d10:	b.ne	405c98 <clear@@Base+0x27d8>  // b.any
  405d14:	add	x2, sp, #0x70
  405d18:	mov	x0, x21
  405d1c:	mov	x1, #0x0                   	// #0
  405d20:	blr	x20
  405d24:	b	405c98 <clear@@Base+0x27d8>
  405d28:	add	x25, sp, #0x6c
  405d2c:	mov	x24, x26
  405d30:	mov	x2, x19
  405d34:	add	x0, sp, #0x70
  405d38:	mov	w1, #0x800                 	// #2048
  405d3c:	bl	401bf0 <fgets@plt>
  405d40:	cbnz	x0, 405cac <clear@@Base+0x27ec>
  405d44:	mov	x0, x19
  405d48:	bl	4018d0 <fclose@plt>
  405d4c:	ldp	x29, x30, [sp]
  405d50:	ldp	x19, x20, [sp, #16]
  405d54:	ldp	x21, x22, [sp, #32]
  405d58:	ldp	x23, x24, [sp, #48]
  405d5c:	ldp	x25, x26, [sp, #64]
  405d60:	ldr	x27, [sp, #80]
  405d64:	add	sp, sp, #0x870
  405d68:	ret
  405d6c:	ldrh	w1, [sp, #116]
  405d70:	mov	w0, #0x6c6c                	// #27756
  405d74:	cmp	w1, w0
  405d78:	b.ne	405cec <clear@@Base+0x282c>  // b.any
  405d7c:	ldrb	w0, [sp, #118]
  405d80:	cbnz	w0, 405cec <clear@@Base+0x282c>
  405d84:	add	x25, sp, #0x68
  405d88:	mov	x24, x27
  405d8c:	b	405c98 <clear@@Base+0x27d8>
  405d90:	ldrh	w0, [sp, #116]
  405d94:	cmp	w0, #0x6b
  405d98:	b.ne	405d00 <clear@@Base+0x2840>  // b.any
  405d9c:	mov	x24, #0x0                   	// #0
  405da0:	b	405c98 <clear@@Base+0x27d8>
  405da4:	cbz	x24, 405c98 <clear@@Base+0x27d8>
  405da8:	cbz	x25, 405dc4 <clear@@Base+0x2904>
  405dac:	ldr	w0, [x25]
  405db0:	cmp	w0, #0x0
  405db4:	b.le	405dc4 <clear@@Base+0x2904>
  405db8:	sub	w0, w0, #0x1
  405dbc:	str	w0, [x25]
  405dc0:	b	405c98 <clear@@Base+0x27d8>
  405dc4:	add	x2, sp, #0x71
  405dc8:	mov	x1, x24
  405dcc:	mov	x0, x21
  405dd0:	blr	x20
  405dd4:	b	405c98 <clear@@Base+0x27d8>
  405dd8:	stp	x29, x30, [sp, #-48]!
  405ddc:	mov	x29, sp
  405de0:	ldr	x2, [x0, #24]
  405de4:	stp	x19, x20, [sp, #16]
  405de8:	mov	x19, x0
  405dec:	cbz	x2, 405e28 <clear@@Base+0x2968>
  405df0:	mov	x20, x1
  405df4:	str	x21, [sp, #32]
  405df8:	adrp	x21, 417000 <winch@@Base+0xc78>
  405dfc:	add	x21, x21, #0xfb0
  405e00:	ldr	w3, [x19, #32]
  405e04:	mov	x1, x21
  405e08:	mov	x0, x20
  405e0c:	cbz	w3, 405e18 <clear@@Base+0x2958>
  405e10:	bl	401be0 <fprintf@plt>
  405e14:	str	wzr, [x19, #32]
  405e18:	ldr	x19, [x19]
  405e1c:	ldr	x2, [x19, #24]
  405e20:	cbnz	x2, 405e00 <clear@@Base+0x2940>
  405e24:	ldr	x21, [sp, #32]
  405e28:	str	wzr, [x19, #32]
  405e2c:	ldp	x19, x20, [sp, #16]
  405e30:	ldp	x29, x30, [sp], #48
  405e34:	ret
  405e38:	stp	x29, x30, [sp, #-48]!
  405e3c:	mov	x29, sp
  405e40:	stp	x19, x20, [sp, #16]
  405e44:	mov	x19, x0
  405e48:	ldr	x20, [x0]
  405e4c:	str	x21, [sp, #32]
  405e50:	mov	x21, x1
  405e54:	mov	x0, x20
  405e58:	bl	4017b0 <strlen@plt>
  405e5c:	mov	w1, #0x1                   	// #1
  405e60:	add	x2, x20, x0
  405e64:	mov	x0, x19
  405e68:	bl	4053d8 <clear@@Base+0x1f18>
  405e6c:	ldr	x2, [x19]
  405e70:	mov	x1, x0
  405e74:	mov	x3, x21
  405e78:	mov	x0, x20
  405e7c:	sub	x2, x2, x20
  405e80:	mov	x4, #0x0                   	// #0
  405e84:	ldp	x19, x20, [sp, #16]
  405e88:	ldr	x21, [sp, #32]
  405e8c:	ldp	x29, x30, [sp], #48
  405e90:	b	4058c0 <clear@@Base+0x2400>
  405e94:	nop
  405e98:	stp	x29, x30, [sp, #-64]!
  405e9c:	mov	x29, sp
  405ea0:	stp	x19, x20, [sp, #16]
  405ea4:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  405ea8:	add	x19, x19, #0xf40
  405eac:	mov	x20, x0
  405eb0:	bl	4034e0 <clear@@Base+0x20>
  405eb4:	ldr	x2, [x19, #2056]
  405eb8:	ldrb	w0, [x2]
  405ebc:	cbz	w0, 405f6c <clear@@Base+0x2aac>
  405ec0:	str	x21, [sp, #32]
  405ec4:	adrp	x21, 43b000 <PC+0x47b8>
  405ec8:	add	x21, x21, #0x18c
  405ecc:	b	405ef8 <clear@@Base+0x2a38>
  405ed0:	ldr	x1, [sp, #56]
  405ed4:	str	x1, [x19, #2056]
  405ed8:	bl	413140 <clear@@Base+0xfc80>
  405edc:	ldr	x2, [x19, #2056]
  405ee0:	ldr	w1, [x19, #2048]
  405ee4:	ldr	w3, [sp, #52]
  405ee8:	ldrb	w0, [x2]
  405eec:	add	w1, w1, w3
  405ef0:	str	w1, [x19, #2048]
  405ef4:	cbz	w0, 405f94 <clear@@Base+0x2ad4>
  405ef8:	add	x1, sp, #0x34
  405efc:	add	x0, sp, #0x38
  405f00:	str	x2, [sp, #56]
  405f04:	bl	405e38 <clear@@Base+0x2978>
  405f08:	ldr	w1, [x19, #2048]
  405f0c:	ldr	w3, [sp, #52]
  405f10:	ldr	w2, [x21]
  405f14:	add	w1, w1, w3
  405f18:	cmp	w1, w2
  405f1c:	b.lt	405ed0 <clear@@Base+0x2a10>  // b.tstop
  405f20:	ldr	x2, [x19, #2056]
  405f24:	ldrb	w0, [x2]
  405f28:	cbnz	w0, 405f48 <clear@@Base+0x2a88>
  405f2c:	b	405f94 <clear@@Base+0x2ad4>
  405f30:	ldr	x1, [sp, #56]
  405f34:	str	x1, [x19, #2056]
  405f38:	bl	413140 <clear@@Base+0xfc80>
  405f3c:	ldr	x2, [x19, #2056]
  405f40:	ldrb	w0, [x2]
  405f44:	cbz	w0, 405f94 <clear@@Base+0x2ad4>
  405f48:	add	x1, sp, #0x34
  405f4c:	add	x0, sp, #0x38
  405f50:	str	x2, [sp, #56]
  405f54:	bl	405e38 <clear@@Base+0x2978>
  405f58:	ldr	w1, [sp, #52]
  405f5c:	cmp	w1, #0x0
  405f60:	b.le	405f30 <clear@@Base+0x2a70>
  405f64:	ldr	x21, [sp, #32]
  405f68:	ldr	x2, [x19, #2056]
  405f6c:	cmp	x20, x2
  405f70:	b.cs	405f88 <clear@@Base+0x2ac8>  // b.hs, b.nlast
  405f74:	nop
  405f78:	bl	405fa0 <clear@@Base+0x2ae0>
  405f7c:	ldr	x0, [x19, #2056]
  405f80:	cmp	x0, x20
  405f84:	b.hi	405f78 <clear@@Base+0x2ab8>  // b.pmore
  405f88:	ldp	x19, x20, [sp, #16]
  405f8c:	ldp	x29, x30, [sp], #64
  405f90:	ret
  405f94:	ldr	x21, [sp, #32]
  405f98:	b	405f6c <clear@@Base+0x2aac>
  405f9c:	nop
  405fa0:	stp	x29, x30, [sp, #-80]!
  405fa4:	mov	x29, sp
  405fa8:	stp	x19, x20, [sp, #16]
  405fac:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  405fb0:	add	x19, x19, #0xf40
  405fb4:	stp	wzr, wzr, [sp, #52]
  405fb8:	ldr	x0, [x19, #2056]
  405fbc:	cmp	x0, x19
  405fc0:	b.ls	406040 <clear@@Base+0x2b80>  // b.plast
  405fc4:	str	x0, [sp, #64]
  405fc8:	add	x2, sp, #0x38
  405fcc:	add	x1, sp, #0x34
  405fd0:	add	x0, sp, #0x40
  405fd4:	bl	4059a0 <clear@@Base+0x24e0>
  405fd8:	ldr	w0, [sp, #52]
  405fdc:	cmp	w0, #0x0
  405fe0:	b.gt	405ff0 <clear@@Base+0x2b30>
  405fe4:	ldr	x1, [sp, #64]
  405fe8:	cmp	x1, x19
  405fec:	b.hi	405fc8 <clear@@Base+0x2b08>  // b.pmore
  405ff0:	ldr	w2, [x19, #2052]
  405ff4:	ldr	w1, [x19, #2048]
  405ff8:	add	w3, w0, w2
  405ffc:	cmp	w3, w1
  406000:	b.gt	406050 <clear@@Base+0x2b90>
  406004:	ldr	w2, [sp, #56]
  406008:	sub	w0, w1, w0
  40600c:	ldr	x1, [sp, #64]
  406010:	sub	w3, w2, #0x1
  406014:	str	w3, [sp, #56]
  406018:	cmp	w2, #0x0
  40601c:	str	w0, [x19, #2048]
  406020:	str	x1, [x19, #2056]
  406024:	b.le	406040 <clear@@Base+0x2b80>
  406028:	bl	4037f8 <clear@@Base+0x338>
  40602c:	ldr	w0, [sp, #56]
  406030:	sub	w1, w0, #0x1
  406034:	str	w1, [sp, #56]
  406038:	cmp	w0, #0x0
  40603c:	b.gt	406028 <clear@@Base+0x2b68>
  406040:	mov	w0, #0x0                   	// #0
  406044:	ldp	x19, x20, [sp, #16]
  406048:	ldp	x29, x30, [sp], #80
  40604c:	ret
  406050:	str	x21, [sp, #32]
  406054:	adrp	x21, 43b000 <PC+0x47b8>
  406058:	ldrsw	x3, [x19, #2064]
  40605c:	mov	w20, #0x0                   	// #0
  406060:	ldr	w0, [x21, #396]
  406064:	add	x3, x19, x3
  406068:	str	x3, [sp, #72]
  40606c:	sub	w2, w0, w2
  406070:	cmp	w2, #0x1
  406074:	b.le	4060bc <clear@@Base+0x2bfc>
  406078:	add	x21, x21, #0x18c
  40607c:	b	4060a8 <clear@@Base+0x2be8>
  406080:	bl	4059a0 <clear@@Base+0x24e0>
  406084:	ldr	w2, [x19, #2052]
  406088:	ldr	w0, [x21]
  40608c:	ldr	w1, [sp, #60]
  406090:	sub	w0, w0, w2
  406094:	add	w20, w20, w1
  406098:	add	w0, w0, w0, lsr #31
  40609c:	ldr	x3, [sp, #72]
  4060a0:	cmp	w20, w0, asr #1
  4060a4:	b.ge	4060bc <clear@@Base+0x2bfc>  // b.tcont
  4060a8:	add	x1, sp, #0x3c
  4060ac:	add	x0, sp, #0x48
  4060b0:	cmp	x3, x19
  4060b4:	mov	x2, #0x0                   	// #0
  4060b8:	b.hi	406080 <clear@@Base+0x2bc0>  // b.pmore
  4060bc:	sub	x3, x3, x19
  4060c0:	str	w3, [x19, #2064]
  4060c4:	ldr	x20, [x19, #2056]
  4060c8:	bl	4059f8 <clear@@Base+0x2538>
  4060cc:	mov	x0, x20
  4060d0:	bl	405e98 <clear@@Base+0x29d8>
  4060d4:	ldr	w1, [x19, #2048]
  4060d8:	ldr	w0, [sp, #52]
  4060dc:	ldr	x21, [sp, #32]
  4060e0:	b	406004 <clear@@Base+0x2b44>
  4060e4:	nop
  4060e8:	stp	x29, x30, [sp, #-80]!
  4060ec:	mov	x29, sp
  4060f0:	stp	x19, x20, [sp, #16]
  4060f4:	adrp	x20, 436000 <winch@@Base+0x1fc78>
  4060f8:	add	x20, x20, #0xf40
  4060fc:	str	x21, [sp, #32]
  406100:	adrp	x21, 43b000 <PC+0x47b8>
  406104:	ldrsw	x2, [x20, #2064]
  406108:	ldr	w1, [x20, #2052]
  40610c:	ldr	w0, [x21, #396]
  406110:	add	x2, x20, x2
  406114:	str	x2, [sp, #64]
  406118:	sub	w0, w0, w1
  40611c:	cmp	w0, #0x1
  406120:	b.le	406198 <clear@@Base+0x2cd8>
  406124:	add	x21, x21, #0x18c
  406128:	mov	w19, #0x0                   	// #0
  40612c:	b	406158 <clear@@Base+0x2c98>
  406130:	bl	405e38 <clear@@Base+0x2978>
  406134:	ldr	w2, [x20, #2052]
  406138:	ldr	w0, [x21]
  40613c:	ldr	w1, [sp, #72]
  406140:	sub	w0, w0, w2
  406144:	add	w19, w19, w1
  406148:	add	w0, w0, w0, lsr #31
  40614c:	ldr	x2, [sp, #64]
  406150:	cmp	w19, w0, asr #1
  406154:	b.ge	406198 <clear@@Base+0x2cd8>  // b.tcont
  406158:	ldrb	w3, [x2]
  40615c:	add	x1, sp, #0x48
  406160:	add	x0, sp, #0x40
  406164:	cbnz	w3, 406130 <clear@@Base+0x2c70>
  406168:	sub	x2, x2, x20
  40616c:	str	w2, [x20, #2064]
  406170:	ldr	x19, [x20, #2056]
  406174:	bl	4059f8 <clear@@Base+0x2538>
  406178:	mov	x0, x19
  40617c:	bl	405e98 <clear@@Base+0x29d8>
  406180:	ldp	x19, x20, [sp, #16]
  406184:	ldr	x21, [sp, #32]
  406188:	ldp	x29, x30, [sp], #80
  40618c:	ret
  406190:	ldr	x2, [sp, #72]
  406194:	str	x2, [sp, #64]
  406198:	ldrb	w0, [x2]
  40619c:	cbz	w0, 406168 <clear@@Base+0x2ca8>
  4061a0:	add	x1, sp, #0x3c
  4061a4:	add	x0, sp, #0x48
  4061a8:	str	x2, [sp, #72]
  4061ac:	bl	405e38 <clear@@Base+0x2978>
  4061b0:	ldr	w0, [sp, #60]
  4061b4:	cmp	w0, #0x0
  4061b8:	b.le	406190 <clear@@Base+0x2cd0>
  4061bc:	ldr	x2, [sp, #64]
  4061c0:	b	406168 <clear@@Base+0x2ca8>
  4061c4:	nop
  4061c8:	stp	x29, x30, [sp, #-48]!
  4061cc:	mov	x29, sp
  4061d0:	stp	x19, x20, [sp, #16]
  4061d4:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  4061d8:	add	x19, x19, #0xf40
  4061dc:	ldr	x2, [x19, #2056]
  4061e0:	ldrb	w0, [x2]
  4061e4:	cbnz	w0, 4061f8 <clear@@Base+0x2d38>
  4061e8:	mov	w0, #0x0                   	// #0
  4061ec:	ldp	x19, x20, [sp, #16]
  4061f0:	ldp	x29, x30, [sp], #48
  4061f4:	ret
  4061f8:	add	x1, sp, #0x24
  4061fc:	add	x0, sp, #0x28
  406200:	str	x2, [sp, #40]
  406204:	bl	405e38 <clear@@Base+0x2978>
  406208:	adrp	x3, 43b000 <PC+0x47b8>
  40620c:	ldr	w1, [x19, #2048]
  406210:	ldr	w2, [sp, #36]
  406214:	mov	x20, x0
  406218:	ldr	w0, [x3, #396]
  40621c:	add	w1, w1, w2
  406220:	cmp	w1, w0
  406224:	b.ge	4062a0 <clear@@Base+0x2de0>  // b.tcont
  406228:	sub	w0, w0, #0x1
  40622c:	cmp	w1, w0
  406230:	b.eq	406294 <clear@@Base+0x2dd4>  // b.none
  406234:	ldr	x2, [sp, #40]
  406238:	mov	x0, x20
  40623c:	str	w1, [x19, #2048]
  406240:	str	x2, [x19, #2056]
  406244:	bl	413140 <clear@@Base+0xfc80>
  406248:	ldr	x0, [x19, #2056]
  40624c:	ldrb	w0, [x0]
  406250:	cbnz	w0, 40626c <clear@@Base+0x2dac>
  406254:	b	4061e8 <clear@@Base+0x2d28>
  406258:	bl	413140 <clear@@Base+0xfc80>
  40625c:	ldr	x0, [sp, #40]
  406260:	str	x0, [x19, #2056]
  406264:	ldrb	w0, [x0]
  406268:	cbz	w0, 4061e8 <clear@@Base+0x2d28>
  40626c:	add	x1, sp, #0x24
  406270:	add	x0, sp, #0x28
  406274:	bl	405e38 <clear@@Base+0x2978>
  406278:	ldr	w1, [sp, #36]
  40627c:	cmp	w1, #0x0
  406280:	b.le	406258 <clear@@Base+0x2d98>
  406284:	mov	w0, #0x0                   	// #0
  406288:	ldp	x19, x20, [sp, #16]
  40628c:	ldp	x29, x30, [sp], #48
  406290:	ret
  406294:	ldr	x0, [x19, #2056]
  406298:	ldrb	w0, [x0, #1]
  40629c:	cbz	w0, 406234 <clear@@Base+0x2d74>
  4062a0:	bl	4060e8 <clear@@Base+0x2c28>
  4062a4:	ldr	w1, [x19, #2048]
  4062a8:	ldr	w0, [sp, #36]
  4062ac:	add	w1, w1, w0
  4062b0:	b	406234 <clear@@Base+0x2d74>
  4062b4:	nop
  4062b8:	stp	x29, x30, [sp, #-32]!
  4062bc:	mov	w0, #0x1                   	// #1
  4062c0:	mov	x29, sp
  4062c4:	stp	x19, x20, [sp, #16]
  4062c8:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  4062cc:	add	x19, x19, #0xf40
  4062d0:	ldr	x20, [x19, #2056]
  4062d4:	cmp	x20, x19
  4062d8:	b.eq	40633c <clear@@Base+0x2e7c>  // b.none
  4062dc:	bl	405fa0 <clear@@Base+0x2ae0>
  4062e0:	ldr	x0, [x19, #2056]
  4062e4:	sub	x20, x20, x0
  4062e8:	sxtw	x2, w20
  4062ec:	ldrb	w1, [x0, w20, sxtw]
  4062f0:	strb	w1, [x0]
  4062f4:	cbz	w1, 40630c <clear@@Base+0x2e4c>
  4062f8:	add	x2, x2, #0x1
  4062fc:	nop
  406300:	ldrb	w1, [x0, x2]
  406304:	strb	w1, [x0, #1]!
  406308:	cbnz	w1, 406300 <clear@@Base+0x2e40>
  40630c:	ldr	x0, [x19, #2056]
  406310:	adrp	x1, 435000 <winch@@Base+0x1ec78>
  406314:	mov	w2, #0xffffffff            	// #-1
  406318:	str	w2, [x1, #1184]
  40631c:	bl	405e98 <clear@@Base+0x29d8>
  406320:	ldr	w1, [x19, #2088]
  406324:	and	w0, w1, #0x1
  406328:	tbz	w1, #0, 40633c <clear@@Base+0x2e7c>
  40632c:	ldr	x1, [x19, #2056]
  406330:	mov	w0, #0x0                   	// #0
  406334:	cmp	x1, x19
  406338:	b.eq	406348 <clear@@Base+0x2e88>  // b.none
  40633c:	ldp	x19, x20, [sp, #16]
  406340:	ldp	x29, x30, [sp], #32
  406344:	ret
  406348:	ldrb	w0, [x19]
  40634c:	ldp	x19, x20, [sp, #16]
  406350:	cmp	w0, #0x0
  406354:	cset	w0, eq  // eq = none
  406358:	ldp	x29, x30, [sp], #32
  40635c:	ret
  406360:	adrp	x0, 437000 <PC+0x7b8>
  406364:	ldr	x0, [x0, #1864]
  406368:	ldrb	w0, [x0]
  40636c:	cbnz	w0, 406378 <clear@@Base+0x2eb8>
  406370:	mov	w0, #0x0                   	// #0
  406374:	ret
  406378:	stp	x29, x30, [sp, #-16]!
  40637c:	mov	x29, sp
  406380:	bl	4061c8 <clear@@Base+0x2d08>
  406384:	bl	4062b8 <clear@@Base+0x2df8>
  406388:	mov	w0, #0x0                   	// #0
  40638c:	ldp	x29, x30, [sp], #16
  406390:	ret
  406394:	nop
  406398:	stp	x29, x30, [sp, #-32]!
  40639c:	mov	x29, sp
  4063a0:	str	x19, [sp, #16]
  4063a4:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  4063a8:	add	x19, x19, #0xf40
  4063ac:	str	wzr, [x19, #2064]
  4063b0:	bl	4059f8 <clear@@Base+0x2538>
  4063b4:	ldr	x1, [x19, #2056]
  4063b8:	adrp	x0, 435000 <winch@@Base+0x1ec78>
  4063bc:	mov	w2, #0xffffffff            	// #-1
  4063c0:	str	w2, [x0, #1184]
  4063c4:	strb	wzr, [x1]
  4063c8:	ldr	x0, [x19, #2056]
  4063cc:	bl	405e98 <clear@@Base+0x29d8>
  4063d0:	ldr	w0, [x19, #2088]
  4063d4:	ldr	x19, [sp, #16]
  4063d8:	and	w0, w0, #0x1
  4063dc:	ldp	x29, x30, [sp], #32
  4063e0:	ret
  4063e4:	nop
  4063e8:	stp	x29, x30, [sp, #-48]!
  4063ec:	mov	x29, sp
  4063f0:	stp	x19, x20, [sp, #16]
  4063f4:	mov	w20, w1
  4063f8:	mov	x19, x0
  4063fc:	str	x21, [sp, #32]
  406400:	adrp	x21, 436000 <winch@@Base+0x1fc78>
  406404:	add	x21, x21, #0xf40
  406408:	mov	x0, x21
  40640c:	bl	4017b0 <strlen@plt>
  406410:	sxtw	x3, w20
  406414:	add	x1, x0, x3
  406418:	cmp	x1, #0x7fe
  40641c:	b.hi	4064a0 <clear@@Base+0x2fe0>  // b.pmore
  406420:	ldr	x2, [x21, #2056]
  406424:	add	x1, x21, x0
  406428:	cmp	x1, x2
  40642c:	b.cc	406454 <clear@@Base+0x2f94>  // b.lo, b.ul, b.last
  406430:	sub	x1, x1, #0x1
  406434:	sub	x5, x2, #0x2
  406438:	add	x4, x3, #0x1
  40643c:	nop
  406440:	ldrb	w0, [x1, #1]
  406444:	strb	w0, [x1, x4]
  406448:	sub	x1, x1, #0x1
  40644c:	cmp	x5, x1
  406450:	b.ne	406440 <clear@@Base+0x2f80>  // b.any
  406454:	add	x0, x2, x3
  406458:	cmp	x2, x0
  40645c:	b.cs	4064b8 <clear@@Base+0x2ff8>  // b.hs, b.nlast
  406460:	ldrb	w0, [x19], #1
  406464:	strb	w0, [x2], #1
  406468:	ldr	x0, [x21, #2056]
  40646c:	add	x1, x0, x3
  406470:	cmp	x2, x1
  406474:	b.cc	406460 <clear@@Base+0x2fa0>  // b.lo, b.ul, b.last
  406478:	adrp	x1, 435000 <winch@@Base+0x1ec78>
  40647c:	mov	w2, #0xffffffff            	// #-1
  406480:	str	w2, [x1, #1184]
  406484:	bl	405e98 <clear@@Base+0x29d8>
  406488:	bl	4061c8 <clear@@Base+0x2d08>
  40648c:	mov	w0, #0x0                   	// #0
  406490:	ldp	x19, x20, [sp, #16]
  406494:	ldr	x21, [sp, #32]
  406498:	ldp	x29, x30, [sp], #48
  40649c:	ret
  4064a0:	bl	4034a0 <setlocale@plt+0x1880>
  4064a4:	mov	w0, #0x2                   	// #2
  4064a8:	ldp	x19, x20, [sp, #16]
  4064ac:	ldr	x21, [sp, #32]
  4064b0:	ldp	x29, x30, [sp], #48
  4064b4:	ret
  4064b8:	mov	x0, x2
  4064bc:	b	406478 <clear@@Base+0x2fb8>
  4064c0:	stp	x29, x30, [sp, #-64]!
  4064c4:	mov	x29, sp
  4064c8:	stp	x19, x20, [sp, #16]
  4064cc:	mov	x19, x0
  4064d0:	bl	4017b0 <strlen@plt>
  4064d4:	add	x20, x19, x0
  4064d8:	str	x19, [sp, #56]
  4064dc:	b	4064fc <clear@@Base+0x303c>
  4064e0:	bl	4053d8 <clear@@Base+0x1f18>
  4064e4:	ldr	x1, [sp, #56]
  4064e8:	mov	x0, x19
  4064ec:	sub	x1, x1, x19
  4064f0:	bl	4063e8 <clear@@Base+0x2f28>
  4064f4:	cbnz	w0, 406520 <clear@@Base+0x3060>
  4064f8:	ldr	x19, [sp, #56]
  4064fc:	mov	x2, x20
  406500:	ldrb	w3, [x19]
  406504:	add	x0, sp, #0x38
  406508:	mov	w1, #0x1                   	// #1
  40650c:	cbnz	w3, 4064e0 <clear@@Base+0x3020>
  406510:	mov	w0, #0x0                   	// #0
  406514:	ldp	x19, x20, [sp, #16]
  406518:	ldp	x29, x30, [sp], #64
  40651c:	ret
  406520:	str	w0, [sp, #44]
  406524:	bl	4034a0 <setlocale@plt+0x1880>
  406528:	ldr	w0, [sp, #44]
  40652c:	ldp	x19, x20, [sp, #16]
  406530:	ldp	x29, x30, [sp], #64
  406534:	ret
  406538:	stp	x29, x30, [sp, #-48]!
  40653c:	mov	x29, sp
  406540:	stp	x19, x20, [sp, #16]
  406544:	mov	x19, x0
  406548:	str	x21, [sp, #32]
  40654c:	adrp	x21, 435000 <winch@@Base+0x1ec78>
  406550:	add	x20, x21, #0x450
  406554:	ldr	w0, [x20, #32]
  406558:	cbnz	w0, 406574 <clear@@Base+0x30b4>
  40655c:	ldr	w0, [x20, #72]
  406560:	cbnz	w0, 4065a0 <clear@@Base+0x30e0>
  406564:	ldp	x19, x20, [sp, #16]
  406568:	ldr	x21, [sp, #32]
  40656c:	ldp	x29, x30, [sp], #48
  406570:	ret
  406574:	ldr	x0, [x19, #8]
  406578:	adrp	x2, 417000 <winch@@Base+0xc78>
  40657c:	adrp	x1, 417000 <winch@@Base+0xc78>
  406580:	add	x2, x2, #0xf98
  406584:	add	x1, x1, #0xfb8
  406588:	bl	401be0 <fprintf@plt>
  40658c:	ldr	x0, [x21, #1104]
  406590:	ldr	x1, [x19, #8]
  406594:	bl	405dd8 <clear@@Base+0x2918>
  406598:	ldr	w0, [x20, #72]
  40659c:	cbz	w0, 406564 <clear@@Base+0x30a4>
  4065a0:	ldr	x0, [x19, #8]
  4065a4:	adrp	x2, 417000 <winch@@Base+0xc78>
  4065a8:	adrp	x1, 417000 <winch@@Base+0xc78>
  4065ac:	add	x2, x2, #0xfa0
  4065b0:	add	x1, x1, #0xfb8
  4065b4:	bl	401be0 <fprintf@plt>
  4065b8:	ldr	x1, [x19, #8]
  4065bc:	ldr	x21, [sp, #32]
  4065c0:	ldr	x0, [x20, #40]
  4065c4:	ldp	x19, x20, [sp, #16]
  4065c8:	ldp	x29, x30, [sp], #48
  4065cc:	b	405dd8 <clear@@Base+0x2918>
  4065d0:	stp	x29, x30, [sp, #-48]!
  4065d4:	mov	x29, sp
  4065d8:	stp	x19, x20, [sp, #16]
  4065dc:	mov	x20, x0
  4065e0:	str	x21, [sp, #32]
  4065e4:	mov	x21, x2
  4065e8:	cbz	x1, 406668 <clear@@Base+0x31a8>
  4065ec:	ldr	x0, [x0]
  4065f0:	mov	x19, x1
  4065f4:	cmp	x0, x1
  4065f8:	b.eq	406630 <clear@@Base+0x3170>  // b.none
  4065fc:	ldr	x1, [x20, #8]
  406600:	cbz	x0, 406610 <clear@@Base+0x3150>
  406604:	ldr	x0, [x0]
  406608:	bl	405dd8 <clear@@Base+0x2918>
  40660c:	ldr	x1, [x20, #8]
  406610:	str	x19, [x20]
  406614:	adrp	x0, 435000 <winch@@Base+0x1ec78>
  406618:	add	x0, x0, #0x450
  40661c:	cmp	x19, x0
  406620:	b.eq	40669c <clear@@Base+0x31dc>  // b.none
  406624:	add	x0, x0, #0x28
  406628:	cmp	x19, x0
  40662c:	b.eq	40667c <clear@@Base+0x31bc>  // b.none
  406630:	cbz	x21, 406654 <clear@@Base+0x3194>
  406634:	mov	x2, x21
  406638:	adrp	x1, 417000 <winch@@Base+0xc78>
  40663c:	ldr	x0, [x20, #8]
  406640:	add	x1, x1, #0xfb0
  406644:	ldp	x19, x20, [sp, #16]
  406648:	ldr	x21, [sp, #32]
  40664c:	ldp	x29, x30, [sp], #48
  406650:	b	401be0 <fprintf@plt>
  406654:	mov	x0, x20
  406658:	ldp	x19, x20, [sp, #16]
  40665c:	ldr	x21, [sp, #32]
  406660:	ldp	x29, x30, [sp], #48
  406664:	b	406538 <clear@@Base+0x3078>
  406668:	cbz	x2, 406654 <clear@@Base+0x3194>
  40666c:	ldp	x19, x20, [sp, #16]
  406670:	ldr	x21, [sp, #32]
  406674:	ldp	x29, x30, [sp], #48
  406678:	ret
  40667c:	mov	x0, x1
  406680:	adrp	x2, 417000 <winch@@Base+0xc78>
  406684:	adrp	x1, 417000 <winch@@Base+0xc78>
  406688:	add	x2, x2, #0xfa0
  40668c:	add	x1, x1, #0xfb8
  406690:	bl	401be0 <fprintf@plt>
  406694:	cbnz	x21, 406634 <clear@@Base+0x3174>
  406698:	b	406654 <clear@@Base+0x3194>
  40669c:	mov	x0, x1
  4066a0:	adrp	x2, 417000 <winch@@Base+0xc78>
  4066a4:	adrp	x1, 417000 <winch@@Base+0xc78>
  4066a8:	add	x2, x2, #0xf98
  4066ac:	add	x1, x1, #0xfb8
  4066b0:	bl	401be0 <fprintf@plt>
  4066b4:	cbnz	x21, 406634 <clear@@Base+0x3174>
  4066b8:	b	406654 <clear@@Base+0x3194>
  4066bc:	nop
  4066c0:	adrp	x2, 436000 <winch@@Base+0x1fc78>
  4066c4:	add	x0, x2, #0xf40
  4066c8:	adrp	x1, 435000 <winch@@Base+0x1ec78>
  4066cc:	mov	w3, #0xffffffff            	// #-1
  4066d0:	strb	wzr, [x2, #3904]
  4066d4:	str	w3, [x1, #1184]
  4066d8:	str	wzr, [x0, #2048]
  4066dc:	str	x0, [x0, #2056]
  4066e0:	str	wzr, [x0, #2064]
  4066e4:	str	wzr, [x0, #2092]
  4066e8:	str	wzr, [x0, #2096]
  4066ec:	ret
  4066f0:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4066f4:	add	x0, x0, #0xf40
  4066f8:	adrp	x1, 435000 <winch@@Base+0x1ec78>
  4066fc:	mov	w2, #0xffffffff            	// #-1
  406700:	str	w2, [x1, #1184]
  406704:	str	wzr, [x0, #2048]
  406708:	str	wzr, [x0, #2052]
  40670c:	str	wzr, [x0, #2096]
  406710:	ret
  406714:	nop
  406718:	stp	x29, x30, [sp, #-80]!
  40671c:	mov	x29, sp
  406720:	stp	x19, x20, [sp, #16]
  406724:	mov	x19, x0
  406728:	stp	x21, x22, [sp, #32]
  40672c:	bl	4017b0 <strlen@plt>
  406730:	add	x22, x19, x0
  406734:	ldrb	w0, [x19]
  406738:	cbz	w0, 4067c4 <clear@@Base+0x3304>
  40673c:	adrp	x20, 436000 <winch@@Base+0x1fc78>
  406740:	add	x20, x20, #0xf40
  406744:	stp	x23, x24, [sp, #48]
  406748:	adrp	x23, 436000 <winch@@Base+0x1fc78>
  40674c:	add	x23, x23, #0xee8
  406750:	mov	x21, #0x0                   	// #0
  406754:	nop
  406758:	mov	w1, #0x1                   	// #1
  40675c:	mov	x2, x22
  406760:	add	x0, sp, #0x48
  406764:	str	x19, [sp, #72]
  406768:	bl	4053d8 <clear@@Base+0x1f18>
  40676c:	mov	x24, x21
  406770:	ldr	x1, [sp, #72]
  406774:	mov	x21, x0
  406778:	cmp	x1, x19
  40677c:	b.ls	406794 <clear@@Base+0x32d4>  // b.plast
  406780:	ldrb	w0, [x19], #1
  406784:	bl	413000 <clear@@Base+0xfb40>
  406788:	ldr	x0, [sp, #72]
  40678c:	cmp	x0, x19
  406790:	b.hi	406780 <clear@@Base+0x32c0>  // b.pmore
  406794:	ldr	w0, [x23]
  406798:	cbnz	w0, 4067d4 <clear@@Base+0x3314>
  40679c:	mov	w2, #0x1                   	// #1
  4067a0:	ldr	w1, [x20, #2048]
  4067a4:	ldr	w0, [x20, #2052]
  4067a8:	ldrb	w3, [x19]
  4067ac:	add	w1, w1, w2
  4067b0:	add	w0, w0, w2
  4067b4:	str	w1, [x20, #2048]
  4067b8:	str	w0, [x20, #2052]
  4067bc:	cbnz	w3, 406758 <clear@@Base+0x3298>
  4067c0:	ldp	x23, x24, [sp, #48]
  4067c4:	ldp	x19, x20, [sp, #16]
  4067c8:	ldp	x21, x22, [sp, #32]
  4067cc:	ldp	x29, x30, [sp], #80
  4067d0:	ret
  4067d4:	mov	x0, x21
  4067d8:	bl	4054d0 <clear@@Base+0x2010>
  4067dc:	cbz	w0, 4067e8 <clear@@Base+0x3328>
  4067e0:	mov	w2, #0x0                   	// #0
  4067e4:	b	4067a0 <clear@@Base+0x32e0>
  4067e8:	mov	x0, x24
  4067ec:	mov	x1, x21
  4067f0:	bl	405898 <clear@@Base+0x23d8>
  4067f4:	cbnz	w0, 4067e0 <clear@@Base+0x3320>
  4067f8:	mov	x0, x21
  4067fc:	bl	405820 <clear@@Base+0x2360>
  406800:	mov	w2, #0x2                   	// #2
  406804:	cbnz	w0, 4067a0 <clear@@Base+0x32e0>
  406808:	b	40679c <clear@@Base+0x32dc>
  40680c:	nop
  406810:	stp	x29, x30, [sp, #-48]!
  406814:	mov	x29, sp
  406818:	stp	x19, x20, [sp, #16]
  40681c:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  406820:	add	x20, x19, #0xf40
  406824:	mov	x0, x20
  406828:	str	x20, [sp, #40]
  40682c:	bl	4017b0 <strlen@plt>
  406830:	add	x20, x20, x0
  406834:	ldrb	w1, [x19, #3904]
  406838:	mov	w19, #0x0                   	// #0
  40683c:	cbz	w1, 406860 <clear@@Base+0x33a0>
  406840:	mov	w1, #0x1                   	// #1
  406844:	mov	x2, x20
  406848:	add	x0, sp, #0x28
  40684c:	bl	4053d8 <clear@@Base+0x1f18>
  406850:	ldr	x1, [sp, #40]
  406854:	add	w19, w19, #0x1
  406858:	ldrb	w1, [x1]
  40685c:	cbnz	w1, 406840 <clear@@Base+0x3380>
  406860:	mov	w0, w19
  406864:	ldp	x19, x20, [sp, #16]
  406868:	ldp	x29, x30, [sp], #48
  40686c:	ret
  406870:	adrp	x2, 436000 <winch@@Base+0x1fc78>
  406874:	add	x2, x2, #0xf40
  406878:	str	w1, [x2, #2088]
  40687c:	str	x0, [x2, #2104]
  406880:	cbz	x0, 406888 <clear@@Base+0x33c8>
  406884:	str	x0, [x0, #16]
  406888:	ret
  40688c:	nop
  406890:	stp	x29, x30, [sp, #-64]!
  406894:	mov	x29, sp
  406898:	stp	x21, x22, [sp, #32]
  40689c:	mov	x22, x0
  4068a0:	ldrb	w0, [x1]
  4068a4:	cbz	w0, 40693c <clear@@Base+0x347c>
  4068a8:	adrp	x0, 43b000 <PC+0x47b8>
  4068ac:	stp	x19, x20, [sp, #16]
  4068b0:	mov	x21, x1
  4068b4:	ldr	w0, [x0, #584]
  4068b8:	stp	x23, x24, [sp, #48]
  4068bc:	mov	w24, w2
  4068c0:	cbz	w0, 406910 <clear@@Base+0x3450>
  4068c4:	ldr	x19, [x22]
  4068c8:	ldr	x20, [x19, #24]
  4068cc:	cbz	x20, 406910 <clear@@Base+0x3450>
  4068d0:	mov	x1, x21
  4068d4:	mov	x0, x20
  4068d8:	mov	x23, x19
  4068dc:	bl	401a60 <strcmp@plt>
  4068e0:	ldr	x19, [x19]
  4068e4:	cbnz	w0, 4068c8 <clear@@Base+0x3408>
  4068e8:	ldr	x1, [x23, #8]
  4068ec:	mov	x0, x20
  4068f0:	str	x19, [x1]
  4068f4:	str	x1, [x19, #8]
  4068f8:	bl	401a90 <free@plt>
  4068fc:	mov	x0, x23
  406900:	bl	401a90 <free@plt>
  406904:	ldr	x20, [x19, #24]
  406908:	cbnz	x20, 4068d0 <clear@@Base+0x3410>
  40690c:	nop
  406910:	ldr	x19, [x22, #8]
  406914:	cmp	x22, x19
  406918:	b.eq	406948 <clear@@Base+0x3488>  // b.none
  40691c:	ldr	x0, [x19, #24]
  406920:	mov	x1, x21
  406924:	bl	401a60 <strcmp@plt>
  406928:	cbnz	w0, 406948 <clear@@Base+0x3488>
  40692c:	ldr	x0, [x19]
  406930:	ldp	x19, x20, [sp, #16]
  406934:	ldp	x23, x24, [sp, #48]
  406938:	str	x0, [x22, #16]
  40693c:	ldp	x21, x22, [sp, #32]
  406940:	ldp	x29, x30, [sp], #64
  406944:	ret
  406948:	mov	w1, #0x28                  	// #40
  40694c:	mov	w0, #0x1                   	// #1
  406950:	bl	4021e8 <setlocale@plt+0x5c8>
  406954:	mov	x19, x0
  406958:	mov	x0, x21
  40695c:	bl	402220 <setlocale@plt+0x600>
  406960:	ldr	x1, [x22, #8]
  406964:	stp	x22, x1, [x19]
  406968:	ldr	x1, [x22, #8]
  40696c:	str	x0, [x19, #24]
  406970:	str	w24, [x19, #32]
  406974:	str	x19, [x1]
  406978:	str	x19, [x22, #8]
  40697c:	b	40692c <clear@@Base+0x346c>
  406980:	mov	x0, x1
  406984:	mov	x1, x2
  406988:	cbz	x0, 406994 <clear@@Base+0x34d4>
  40698c:	mov	w2, #0x0                   	// #0
  406990:	b	406890 <clear@@Base+0x33d0>
  406994:	cbz	x2, 4069a0 <clear@@Base+0x34e0>
  406998:	mov	x0, x2
  40699c:	b	410e50 <clear@@Base+0xd990>
  4069a0:	ret
  4069a4:	nop
  4069a8:	stp	x29, x30, [sp, #-32]!
  4069ac:	mov	x29, sp
  4069b0:	str	x19, [sp, #16]
  4069b4:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  4069b8:	add	x19, x19, #0xf40
  4069bc:	ldr	x0, [x19, #2104]
  4069c0:	cbz	x0, 4069ec <clear@@Base+0x352c>
  4069c4:	adrp	x1, 435000 <winch@@Base+0x1ec78>
  4069c8:	ldr	x1, [x1, #1192]
  4069cc:	cmp	x0, x1
  4069d0:	b.eq	4069ec <clear@@Base+0x352c>  // b.none
  4069d4:	mov	x1, x19
  4069d8:	mov	w2, #0x1                   	// #1
  4069dc:	bl	406890 <clear@@Base+0x33d0>
  4069e0:	ldr	x0, [x19, #2104]
  4069e4:	mov	w1, #0x1                   	// #1
  4069e8:	str	w1, [x0, #32]
  4069ec:	ldr	x19, [sp, #16]
  4069f0:	ldp	x29, x30, [sp], #32
  4069f4:	ret
  4069f8:	stp	x29, x30, [sp, #-128]!
  4069fc:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  406a00:	mov	x29, sp
  406a04:	stp	x19, x20, [sp, #16]
  406a08:	mov	w20, w0
  406a0c:	ldr	w0, [x1, #3816]
  406a10:	stp	x21, x22, [sp, #32]
  406a14:	adrp	x22, 436000 <winch@@Base+0x1fc78>
  406a18:	and	w21, w20, #0xff
  406a1c:	add	x19, x22, #0xf40
  406a20:	cbnz	w0, 406a94 <clear@@Base+0x35d4>
  406a24:	ldr	w0, [x19, #2092]
  406a28:	strb	w21, [x19, #2112]
  406a2c:	cbnz	w0, 406b60 <clear@@Base+0x36a0>
  406a30:	bl	407dc0 <clear@@Base+0x4900>
  406a34:	cbz	w0, 406b98 <clear@@Base+0x36d8>
  406a38:	ldr	x2, [x19, #2104]
  406a3c:	adrp	x21, 435000 <winch@@Base+0x1ec78>
  406a40:	add	x21, x21, #0x450
  406a44:	mov	w0, w20
  406a48:	cmp	x2, #0x0
  406a4c:	cset	w1, eq  // eq = none
  406a50:	ldr	x3, [x21, #96]
  406a54:	lsl	w1, w1, #1
  406a58:	cmp	x2, x3
  406a5c:	orr	w2, w1, #0x4
  406a60:	csel	w1, w2, w1, eq  // eq = none
  406a64:	bl	40a3c0 <clear@@Base+0x6f00>
  406a68:	mov	w20, w0
  406a6c:	sub	w0, w0, #0x1
  406a70:	cmp	w0, #0x64
  406a74:	b.ls	406b48 <clear@@Base+0x3688>  // b.plast
  406a78:	add	x0, x19, #0x840
  406a7c:	mov	w1, #0x1                   	// #1
  406a80:	str	wzr, [x19, #2124]
  406a84:	ldp	x19, x20, [sp, #16]
  406a88:	ldp	x21, x22, [sp, #32]
  406a8c:	ldp	x29, x30, [sp], #128
  406a90:	b	4063e8 <clear@@Base+0x2f28>
  406a94:	ldr	w2, [x19, #2096]
  406a98:	cbnz	w2, 406ae8 <clear@@Base+0x3628>
  406a9c:	mov	w1, #0x1                   	// #1
  406aa0:	strb	w21, [x19, #2112]
  406aa4:	str	w1, [x19, #2120]
  406aa8:	tbz	w20, #7, 406b1c <clear@@Base+0x365c>
  406aac:	and	w0, w20, #0xc0
  406ab0:	cmp	w0, #0xc0
  406ab4:	b.ne	406c00 <clear@@Base+0x3740>  // b.any
  406ab8:	and	w20, w20, #0xfe
  406abc:	cmp	w20, #0xfe
  406ac0:	b.eq	406c00 <clear@@Base+0x3740>  // b.none
  406ac4:	mov	w0, w21
  406ac8:	bl	404fc0 <clear@@Base+0x1b00>
  406acc:	mov	w1, w0
  406ad0:	mov	w0, #0x0                   	// #0
  406ad4:	str	w1, [x19, #2096]
  406ad8:	ldp	x19, x20, [sp, #16]
  406adc:	ldp	x21, x22, [sp, #32]
  406ae0:	ldp	x29, x30, [sp], #128
  406ae4:	ret
  406ae8:	and	w0, w20, #0xc0
  406aec:	cmp	w0, #0x80
  406af0:	b.ne	406b7c <clear@@Base+0x36bc>  // b.any
  406af4:	ldr	w3, [x19, #2120]
  406af8:	add	x0, x19, #0x840
  406afc:	add	w1, w3, #0x1
  406b00:	str	w1, [x19, #2120]
  406b04:	cmp	w2, w1
  406b08:	strb	w21, [x0, w3, sxtw]
  406b0c:	b.gt	406be8 <clear@@Base+0x3728>
  406b10:	bl	405038 <clear@@Base+0x1b78>
  406b14:	cbz	w0, 406bfc <clear@@Base+0x373c>
  406b18:	ldr	w1, [x19, #2096]
  406b1c:	ldr	w0, [x19, #2092]
  406b20:	str	wzr, [x19, #2096]
  406b24:	cbnz	w0, 406b64 <clear@@Base+0x36a4>
  406b28:	str	w1, [sp, #104]
  406b2c:	bl	407dc0 <clear@@Base+0x4900>
  406b30:	ldr	w1, [sp, #104]
  406b34:	cmp	w0, #0x0
  406b38:	ccmp	w1, #0x1, #0x0, ne  // ne = any
  406b3c:	b.eq	406a38 <clear@@Base+0x3578>  // b.none
  406b40:	add	x0, x19, #0x840
  406b44:	b	406a84 <clear@@Base+0x35c4>
  406b48:	adrp	x1, 417000 <winch@@Base+0xc78>
  406b4c:	add	x1, x1, #0xff0
  406b50:	ldrh	w0, [x1, w0, uxtw #1]
  406b54:	adr	x1, 406b60 <clear@@Base+0x36a0>
  406b58:	add	x0, x1, w0, sxth #2
  406b5c:	br	x0
  406b60:	mov	w1, #0x1                   	// #1
  406b64:	str	wzr, [x19, #2092]
  406b68:	add	x0, x19, #0x840
  406b6c:	ldp	x19, x20, [sp, #16]
  406b70:	ldp	x21, x22, [sp, #32]
  406b74:	ldp	x29, x30, [sp], #128
  406b78:	b	4063e8 <clear@@Base+0x2f28>
  406b7c:	str	wzr, [x19, #2096]
  406b80:	bl	4034a0 <setlocale@plt+0x1880>
  406b84:	b	406a9c <clear@@Base+0x35dc>
  406b88:	str	wzr, [x19, #2124]
  406b8c:	bl	405fa0 <clear@@Base+0x2ae0>
  406b90:	cmp	w0, #0x1
  406b94:	b.ls	406ad8 <clear@@Base+0x3618>  // b.plast
  406b98:	add	x0, x19, #0x840
  406b9c:	mov	w1, #0x1                   	// #1
  406ba0:	b	406a84 <clear@@Base+0x35c4>
  406ba4:	str	x21, [x24, #16]
  406ba8:	str	wzr, [x19, #2064]
  406bac:	bl	4059f8 <clear@@Base+0x2538>
  406bb0:	bl	4034e0 <clear@@Base+0x20>
  406bb4:	mov	x1, x22
  406bb8:	mov	x0, x19
  406bbc:	bl	401ac0 <strcpy@plt>
  406bc0:	str	x19, [x19, #2056]
  406bc4:	ldrb	w0, [x19]
  406bc8:	cbz	w0, 406be0 <clear@@Base+0x3720>
  406bcc:	nop
  406bd0:	bl	4061c8 <clear@@Base+0x2d08>
  406bd4:	ldr	x0, [x19, #2056]
  406bd8:	ldrb	w0, [x0]
  406bdc:	cbnz	w0, 406bd0 <clear@@Base+0x3710>
  406be0:	ldp	x23, x24, [sp, #48]
  406be4:	nop
  406be8:	mov	w0, #0x0                   	// #0
  406bec:	ldp	x19, x20, [sp, #16]
  406bf0:	ldp	x21, x22, [sp, #32]
  406bf4:	ldp	x29, x30, [sp], #128
  406bf8:	ret
  406bfc:	str	wzr, [x19, #2096]
  406c00:	bl	4034a0 <setlocale@plt+0x1880>
  406c04:	mov	w0, #0x2                   	// #2
  406c08:	b	406ad8 <clear@@Base+0x3618>
  406c0c:	ldr	w0, [x19, #2124]
  406c10:	cmp	w0, #0x0
  406c14:	ccmp	w20, #0xf, #0x4, ne  // ne = any
  406c18:	b.ne	4070fc <clear@@Base+0x3c3c>  // b.any
  406c1c:	ldr	x0, [x19, #2128]
  406c20:	stp	x23, x24, [sp, #48]
  406c24:	stp	x25, x26, [sp, #64]
  406c28:	cbz	x0, 406c34 <clear@@Base+0x3774>
  406c2c:	bl	401a90 <free@plt>
  406c30:	str	xzr, [x19, #2128]
  406c34:	bl	40b638 <clear@@Base+0x8178>
  406c38:	mov	x25, x0
  406c3c:	bl	4017b0 <strlen@plt>
  406c40:	mov	x26, x0
  406c44:	ldr	x23, [x19, #2056]
  406c48:	mov	w1, #0xdf                  	// #223
  406c4c:	ldrb	w0, [x23]
  406c50:	tst	w0, w1
  406c54:	b.ne	406e10 <clear@@Base+0x3950>  // b.any
  406c58:	cmp	x23, x19
  406c5c:	b.eq	40719c <clear@@Base+0x3cdc>  // b.none
  406c60:	b.ls	406d00 <clear@@Base+0x3840>  // b.plast
  406c64:	mov	x22, x19
  406c68:	b	406c78 <clear@@Base+0x37b8>
  406c6c:	add	x22, x22, #0x1
  406c70:	cmp	x23, x22
  406c74:	b.eq	406d00 <clear@@Base+0x3840>  // b.none
  406c78:	ldrb	w0, [x22]
  406c7c:	cmp	w0, #0x20
  406c80:	b.eq	406c6c <clear@@Base+0x37ac>  // b.none
  406c84:	cmp	x23, x22
  406c88:	b.ls	406d00 <clear@@Base+0x3840>  // b.plast
  406c8c:	stp	x27, x28, [sp, #80]
  406c90:	sxtw	x2, w26
  406c94:	mov	x24, x19
  406c98:	ldrb	w3, [x21, #104]
  406c9c:	sub	x4, x2, #0x1
  406ca0:	ldrb	w28, [x21, #105]
  406ca4:	mov	w27, #0x0                   	// #0
  406ca8:	cmp	w26, #0x0
  406cac:	b.le	4070c0 <clear@@Base+0x3c00>
  406cb0:	add	x0, x24, x2
  406cb4:	cmp	x23, x0
  406cb8:	b.ls	4070c0 <clear@@Base+0x3c00>  // b.plast
  406cbc:	mov	x1, x25
  406cc0:	mov	x0, x24
  406cc4:	str	x2, [sp, #104]
  406cc8:	str	w3, [sp, #116]
  406ccc:	str	x4, [sp, #120]
  406cd0:	bl	401960 <strncmp@plt>
  406cd4:	ldr	w3, [sp, #116]
  406cd8:	ldr	x2, [sp, #104]
  406cdc:	ldr	x4, [sp, #120]
  406ce0:	cbnz	w0, 4070c0 <clear@@Base+0x3c00>
  406ce4:	add	x24, x24, x4
  406ce8:	add	x24, x24, #0x2
  406cec:	cmp	x23, x24
  406cf0:	b.hi	406ca8 <clear@@Base+0x37e8>  // b.pmore
  406cf4:	cbz	x22, 407198 <clear@@Base+0x3cd8>
  406cf8:	ldp	x27, x28, [sp, #80]
  406cfc:	mov	x23, x22
  406d00:	ldr	x0, [x19, #2144]
  406d04:	str	x23, [x19, #2136]
  406d08:	cbz	x0, 406d10 <clear@@Base+0x3850>
  406d0c:	bl	401a90 <free@plt>
  406d10:	ldr	x0, [x19, #2056]
  406d14:	mov	w1, #0x1                   	// #1
  406d18:	sub	x0, x0, x23
  406d1c:	add	w0, w0, w1
  406d20:	bl	4021e8 <setlocale@plt+0x5c8>
  406d24:	ldr	x2, [x19, #2056]
  406d28:	mov	x1, x23
  406d2c:	str	x0, [x19, #2144]
  406d30:	sub	x2, x2, x23
  406d34:	bl	401b80 <strncpy@plt>
  406d38:	ldr	x0, [x19, #2056]
  406d3c:	ldrb	w24, [x0]
  406d40:	strb	wzr, [x0]
  406d44:	ldrb	w1, [x23]
  406d48:	ldrb	w0, [x21, #104]
  406d4c:	cmp	w1, w0
  406d50:	b.eq	40716c <clear@@Base+0x3cac>  // b.none
  406d54:	mov	x0, x23
  406d58:	bl	40bee8 <clear@@Base+0x8a28>
  406d5c:	mov	x22, x0
  406d60:	str	x0, [x19, #2128]
  406d64:	ldr	x0, [x19, #2056]
  406d68:	strb	w24, [x0]
  406d6c:	cbz	x22, 4071a4 <clear@@Base+0x3ce4>
  406d70:	cmp	w20, #0xf
  406d74:	b.ne	407110 <clear@@Base+0x3c50>  // b.any
  406d78:	ldr	x0, [x19, #2056]
  406d7c:	str	x22, [x19, #2152]
  406d80:	ldr	x1, [x19, #2136]
  406d84:	ldp	x23, x24, [sp, #48]
  406d88:	cmp	x1, x0
  406d8c:	ldp	x25, x26, [sp, #64]
  406d90:	b.cs	406db4 <clear@@Base+0x38f4>  // b.hs, b.nlast
  406d94:	nop
  406d98:	bl	4062b8 <clear@@Base+0x2df8>
  406d9c:	ldr	x1, [x19, #2056]
  406da0:	ldr	x0, [x19, #2136]
  406da4:	cmp	x1, x0
  406da8:	b.hi	406d98 <clear@@Base+0x38d8>  // b.pmore
  406dac:	ldr	x22, [x19, #2152]
  406db0:	cbz	x22, 407140 <clear@@Base+0x3c80>
  406db4:	mov	x0, x22
  406db8:	bl	4064c0 <clear@@Base+0x3000>
  406dbc:	cbnz	w0, 406e00 <clear@@Base+0x3940>
  406dc0:	ldr	x0, [x19, #2152]
  406dc4:	bl	40c3b0 <clear@@Base+0x8ef0>
  406dc8:	cbz	w0, 406be8 <clear@@Base+0x3728>
  406dcc:	ldr	x0, [x19, #2056]
  406dd0:	cmp	x0, x19
  406dd4:	b.ls	406de8 <clear@@Base+0x3928>  // b.plast
  406dd8:	ldurb	w1, [x0, #-1]
  406ddc:	ldrb	w0, [x21, #105]
  406de0:	cmp	w1, w0
  406de4:	b.eq	4071c4 <clear@@Base+0x3d04>  // b.none
  406de8:	adrp	x0, 417000 <winch@@Base+0xc78>
  406dec:	add	x0, x0, #0xfc8
  406df0:	bl	40a208 <clear@@Base+0x6d48>
  406df4:	cbz	x0, 4071ac <clear@@Base+0x3cec>
  406df8:	bl	4064c0 <clear@@Base+0x3000>
  406dfc:	cbz	w0, 406be8 <clear@@Base+0x3728>
  406e00:	str	wzr, [x19, #2124]
  406e04:	bl	4034a0 <setlocale@plt+0x1880>
  406e08:	mov	w0, #0x0                   	// #0
  406e0c:	b	406ad8 <clear@@Base+0x3618>
  406e10:	bl	4061c8 <clear@@Base+0x2d08>
  406e14:	ldr	x23, [x19, #2056]
  406e18:	mov	w0, #0xdf                  	// #223
  406e1c:	ldrb	w1, [x23]
  406e20:	tst	w1, w0
  406e24:	b.ne	406e10 <clear@@Base+0x3950>  // b.any
  406e28:	b	406c58 <clear@@Base+0x3798>
  406e2c:	stp	x23, x24, [sp, #48]
  406e30:	ldr	x24, [x19, #2104]
  406e34:	str	wzr, [x19, #2124]
  406e38:	cbz	x24, 406e88 <clear@@Base+0x39c8>
  406e3c:	ldr	w23, [x21, #80]
  406e40:	tbz	w23, #31, 406e50 <clear@@Base+0x3990>
  406e44:	ldr	x23, [x19, #2056]
  406e48:	sub	x23, x23, x19
  406e4c:	str	w23, [x21, #80]
  406e50:	sxtw	x23, w23
  406e54:	ldr	x21, [x24, #16]
  406e58:	b	406e74 <clear@@Base+0x39b4>
  406e5c:	ldr	x22, [x21, #24]
  406e60:	mov	x2, x23
  406e64:	mov	x0, x19
  406e68:	mov	x1, x22
  406e6c:	bl	401960 <strncmp@plt>
  406e70:	cbz	w0, 406ba4 <clear@@Base+0x36e4>
  406e74:	ldp	x0, x21, [x21]
  406e78:	cmp	w20, #0xd
  406e7c:	csel	x21, x21, x0, eq  // eq = none
  406e80:	cmp	x24, x21
  406e84:	b.ne	406e5c <clear@@Base+0x399c>  // b.any
  406e88:	bl	4034a0 <setlocale@plt+0x1880>
  406e8c:	mov	w0, #0x0                   	// #0
  406e90:	ldp	x23, x24, [sp, #48]
  406e94:	b	406ad8 <clear@@Base+0x3618>
  406e98:	ldrb	w0, [x22, #3904]
  406e9c:	str	wzr, [x19, #2124]
  406ea0:	cbz	w0, 406ea8 <clear@@Base+0x39e8>
  406ea4:	bl	406398 <clear@@Base+0x2ed8>
  406ea8:	mov	w0, #0x1                   	// #1
  406eac:	b	406ad8 <clear@@Base+0x3618>
  406eb0:	mov	w1, #0x1                   	// #1
  406eb4:	mov	w0, #0x0                   	// #0
  406eb8:	str	w1, [x19, #2092]
  406ebc:	b	406ad8 <clear@@Base+0x3618>
  406ec0:	ldr	x0, [x19, #2056]
  406ec4:	str	wzr, [x19, #2124]
  406ec8:	ldrb	w0, [x0]
  406ecc:	cmp	w0, #0x20
  406ed0:	b.eq	406ef8 <clear@@Base+0x3a38>  // b.none
  406ed4:	cbz	w0, 406be8 <clear@@Base+0x3728>
  406ed8:	bl	406360 <clear@@Base+0x2ea0>
  406edc:	ldr	x1, [x19, #2056]
  406ee0:	mov	w0, #0xdf                  	// #223
  406ee4:	ldrb	w1, [x1]
  406ee8:	tst	w1, w0
  406eec:	b.ne	406ed8 <clear@@Base+0x3a18>  // b.any
  406ef0:	mov	w0, #0x0                   	// #0
  406ef4:	b	406bec <clear@@Base+0x372c>
  406ef8:	bl	406360 <clear@@Base+0x2ea0>
  406efc:	ldr	x0, [x19, #2056]
  406f00:	ldrb	w0, [x0]
  406f04:	cmp	w0, #0x20
  406f08:	b.eq	406ef8 <clear@@Base+0x3a38>  // b.none
  406f0c:	b	406be8 <clear@@Base+0x3728>
  406f10:	ldr	x0, [x19, #2056]
  406f14:	str	wzr, [x19, #2124]
  406f18:	cmp	x0, x19
  406f1c:	b.ls	406be8 <clear@@Base+0x3728>  // b.plast
  406f20:	ldurb	w0, [x0, #-1]
  406f24:	cmp	w0, #0x20
  406f28:	b.eq	406f54 <clear@@Base+0x3a94>  // b.none
  406f2c:	nop
  406f30:	bl	4062b8 <clear@@Base+0x2df8>
  406f34:	ldr	x0, [x19, #2056]
  406f38:	cmp	x0, x19
  406f3c:	b.ls	406be8 <clear@@Base+0x3728>  // b.plast
  406f40:	ldurb	w0, [x0, #-1]
  406f44:	cmp	w0, #0x20
  406f48:	b.ne	406f30 <clear@@Base+0x3a70>  // b.any
  406f4c:	mov	w0, #0x0                   	// #0
  406f50:	b	406bec <clear@@Base+0x372c>
  406f54:	bl	4062b8 <clear@@Base+0x2df8>
  406f58:	ldr	x0, [x19, #2056]
  406f5c:	cmp	x0, x19
  406f60:	b.ls	406be8 <clear@@Base+0x3728>  // b.plast
  406f64:	ldurb	w0, [x0, #-1]
  406f68:	cmp	w0, #0x20
  406f6c:	b.eq	406f54 <clear@@Base+0x3a94>  // b.none
  406f70:	mov	w0, #0x0                   	// #0
  406f74:	b	406bec <clear@@Base+0x372c>
  406f78:	ldr	x0, [x19, #2056]
  406f7c:	str	wzr, [x19, #2124]
  406f80:	ldrb	w0, [x0]
  406f84:	cbz	w0, 406be8 <clear@@Base+0x3728>
  406f88:	bl	4061c8 <clear@@Base+0x2d08>
  406f8c:	ldr	x0, [x19, #2056]
  406f90:	ldrb	w0, [x0]
  406f94:	cbnz	w0, 406f88 <clear@@Base+0x3ac8>
  406f98:	mov	w0, #0x0                   	// #0
  406f9c:	b	406bec <clear@@Base+0x372c>
  406fa0:	str	wzr, [x19, #2064]
  406fa4:	str	wzr, [x19, #2124]
  406fa8:	bl	4059f8 <clear@@Base+0x2538>
  406fac:	ldr	x0, [x19, #2056]
  406fb0:	bl	405e98 <clear@@Base+0x29d8>
  406fb4:	mov	w0, #0x0                   	// #0
  406fb8:	b	406ad8 <clear@@Base+0x3618>
  406fbc:	ldr	x0, [x19, #2056]
  406fc0:	str	wzr, [x19, #2124]
  406fc4:	ldrb	w0, [x0]
  406fc8:	cbz	w0, 406be8 <clear@@Base+0x3728>
  406fcc:	bl	4061c8 <clear@@Base+0x2d08>
  406fd0:	bl	4062b8 <clear@@Base+0x2df8>
  406fd4:	mov	w0, #0x0                   	// #0
  406fd8:	b	406ad8 <clear@@Base+0x3618>
  406fdc:	mov	w0, #0x0                   	// #0
  406fe0:	str	wzr, [x19, #2124]
  406fe4:	b	406ad8 <clear@@Base+0x3618>
  406fe8:	ldr	x0, [x19, #2056]
  406fec:	str	wzr, [x19, #2124]
  406ff0:	ldrb	w0, [x0]
  406ff4:	and	w1, w0, #0xffffffdf
  406ff8:	cbz	w1, 407014 <clear@@Base+0x3b54>
  406ffc:	nop
  407000:	bl	4061c8 <clear@@Base+0x2d08>
  407004:	ldr	x0, [x19, #2056]
  407008:	ldrb	w0, [x0]
  40700c:	and	w1, w0, #0xffffffdf
  407010:	cbnz	w1, 407000 <clear@@Base+0x3b40>
  407014:	cmp	w0, #0x20
  407018:	b.ne	406be8 <clear@@Base+0x3728>  // b.any
  40701c:	nop
  407020:	bl	4061c8 <clear@@Base+0x2d08>
  407024:	ldr	x0, [x19, #2056]
  407028:	ldrb	w0, [x0]
  40702c:	cmp	w0, #0x20
  407030:	b.eq	407020 <clear@@Base+0x3b60>  // b.none
  407034:	mov	w0, #0x0                   	// #0
  407038:	b	406bec <clear@@Base+0x372c>
  40703c:	ldr	x0, [x19, #2056]
  407040:	str	wzr, [x19, #2124]
  407044:	cmp	x0, x19
  407048:	b.hi	407060 <clear@@Base+0x3ba0>  // b.pmore
  40704c:	b	406be8 <clear@@Base+0x3728>
  407050:	bl	405fa0 <clear@@Base+0x2ae0>
  407054:	ldr	x0, [x19, #2056]
  407058:	cmp	x0, x19
  40705c:	b.ls	406be8 <clear@@Base+0x3728>  // b.plast
  407060:	ldurb	w0, [x0, #-1]
  407064:	cmp	w0, #0x20
  407068:	b.eq	407050 <clear@@Base+0x3b90>  // b.none
  40706c:	b	407074 <clear@@Base+0x3bb4>
  407070:	bl	405fa0 <clear@@Base+0x2ae0>
  407074:	ldr	x0, [x19, #2056]
  407078:	cmp	x0, x19
  40707c:	b.ls	406be8 <clear@@Base+0x3728>  // b.plast
  407080:	ldurb	w0, [x0, #-1]
  407084:	cmp	w0, #0x20
  407088:	b.ne	407070 <clear@@Base+0x3bb0>  // b.any
  40708c:	mov	w0, #0x0                   	// #0
  407090:	b	406bec <clear@@Base+0x372c>
  407094:	str	wzr, [x19, #2124]
  407098:	bl	4061c8 <clear@@Base+0x2d08>
  40709c:	b	406b90 <clear@@Base+0x36d0>
  4070a0:	ldrb	w0, [x22, #3904]
  4070a4:	str	wzr, [x19, #2124]
  4070a8:	cbz	w0, 406ea8 <clear@@Base+0x39e8>
  4070ac:	bl	406398 <clear@@Base+0x2ed8>
  4070b0:	b	406b90 <clear@@Base+0x36d0>
  4070b4:	str	wzr, [x19, #2124]
  4070b8:	bl	4062b8 <clear@@Base+0x2df8>
  4070bc:	b	406b90 <clear@@Base+0x36d0>
  4070c0:	ldrb	w0, [x24], #1
  4070c4:	cbz	w27, 4070dc <clear@@Base+0x3c1c>
  4070c8:	cmp	w0, w28
  4070cc:	b.eq	40714c <clear@@Base+0x3c8c>  // b.none
  4070d0:	cmp	x23, x24
  4070d4:	b.hi	406ca8 <clear@@Base+0x37e8>  // b.pmore
  4070d8:	b	406cf4 <clear@@Base+0x3834>
  4070dc:	cmp	w0, w3
  4070e0:	b.eq	40715c <clear@@Base+0x3c9c>  // b.none
  4070e4:	cmp	w0, #0x20
  4070e8:	b.ne	4070d0 <clear@@Base+0x3c10>  // b.any
  4070ec:	cmp	x23, x24
  4070f0:	b.ls	4071b8 <clear@@Base+0x3cf8>  // b.plast
  4070f4:	mov	x22, x24
  4070f8:	b	406ca8 <clear@@Base+0x37e8>
  4070fc:	ldr	x1, [x19, #2152]
  407100:	mov	w0, w20
  407104:	bl	405a80 <clear@@Base+0x25c0>
  407108:	str	x0, [x19, #2152]
  40710c:	b	406d9c <clear@@Base+0x38dc>
  407110:	mov	w2, #0x1                   	// #1
  407114:	mov	x1, x22
  407118:	add	x0, x19, #0x818
  40711c:	str	w2, [x19, #2124]
  407120:	bl	40a5d0 <clear@@Base+0x7110>
  407124:	mov	w0, w20
  407128:	mov	x1, #0x0                   	// #0
  40712c:	bl	405a80 <clear@@Base+0x25c0>
  407130:	str	x0, [x19, #2152]
  407134:	ldp	x23, x24, [sp, #48]
  407138:	ldp	x25, x26, [sp, #64]
  40713c:	b	406d9c <clear@@Base+0x38dc>
  407140:	str	wzr, [x19, #2124]
  407144:	ldr	x0, [x19, #2144]
  407148:	b	406df8 <clear@@Base+0x3938>
  40714c:	cmp	x23, x24
  407150:	b.ls	406cf4 <clear@@Base+0x3834>  // b.plast
  407154:	mov	w27, #0x0                   	// #0
  407158:	b	406ca8 <clear@@Base+0x37e8>
  40715c:	cmp	x23, x24
  407160:	b.ls	406cf4 <clear@@Base+0x3834>  // b.plast
  407164:	mov	w27, #0x1                   	// #1
  407168:	b	406ca8 <clear@@Base+0x37e8>
  40716c:	add	x23, x23, #0x1
  407170:	mov	x0, x23
  407174:	bl	40b668 <clear@@Base+0x81a8>
  407178:	mov	x25, x0
  40717c:	cbz	x0, 406d54 <clear@@Base+0x3894>
  407180:	bl	40bee8 <clear@@Base+0x8a28>
  407184:	mov	x22, x0
  407188:	mov	x0, x25
  40718c:	str	x22, [x19, #2128]
  407190:	bl	401a90 <free@plt>
  407194:	b	406d64 <clear@@Base+0x38a4>
  407198:	ldp	x27, x28, [sp, #80]
  40719c:	ldr	x22, [x19, #2128]
  4071a0:	b	406d6c <clear@@Base+0x38ac>
  4071a4:	ldp	x25, x26, [sp, #64]
  4071a8:	b	406e88 <clear@@Base+0x39c8>
  4071ac:	adrp	x0, 417000 <winch@@Base+0xc78>
  4071b0:	add	x0, x0, #0xfc0
  4071b4:	b	406df8 <clear@@Base+0x3938>
  4071b8:	mov	x23, x24
  4071bc:	ldp	x27, x28, [sp, #80]
  4071c0:	b	406d00 <clear@@Base+0x3840>
  4071c4:	bl	4062b8 <clear@@Base+0x2df8>
  4071c8:	b	406de8 <clear@@Base+0x3928>
  4071cc:	nop
  4071d0:	stp	x29, x30, [sp, #-48]!
  4071d4:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  4071d8:	add	x2, x1, #0xf40
  4071dc:	mov	x29, sp
  4071e0:	ldrb	w3, [x1, #3904]
  4071e4:	stp	x19, x20, [sp, #16]
  4071e8:	mov	x20, x0
  4071ec:	sub	w1, w3, #0x30
  4071f0:	and	w0, w1, #0xff
  4071f4:	mov	x19, #0x0                   	// #0
  4071f8:	cmp	w0, #0x9
  4071fc:	b.hi	407220 <clear@@Base+0x3d60>  // b.pmore
  407200:	ldrb	w3, [x2, #1]!
  407204:	sxtw	x4, w1
  407208:	add	x19, x19, x19, lsl #2
  40720c:	sub	w1, w3, #0x30
  407210:	and	w3, w1, #0xff
  407214:	add	x19, x4, x19, lsl #1
  407218:	cmp	w3, #0x9
  40721c:	b.ls	407200 <clear@@Base+0x3d40>  // b.plast
  407220:	str	xzr, [x20]
  407224:	add	x0, x2, #0x1
  407228:	str	x0, [sp, #40]
  40722c:	ldrb	w0, [x2]
  407230:	cmp	w0, #0x2e
  407234:	b.eq	407248 <clear@@Base+0x3d88>  // b.none
  407238:	mov	x0, x19
  40723c:	ldp	x19, x20, [sp, #16]
  407240:	ldp	x29, x30, [sp], #48
  407244:	ret
  407248:	add	x2, sp, #0x24
  40724c:	add	x0, sp, #0x28
  407250:	mov	x1, #0x0                   	// #0
  407254:	bl	412940 <clear@@Base+0xf480>
  407258:	str	x0, [x20]
  40725c:	mov	x0, x19
  407260:	ldp	x19, x20, [sp, #16]
  407264:	ldp	x29, x30, [sp], #48
  407268:	ret
  40726c:	nop
  407270:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  407274:	add	x0, x0, #0xf40
  407278:	ret
  40727c:	nop
  407280:	adrp	x0, 437000 <PC+0x7b8>
  407284:	ldr	x0, [x0, #1912]
  407288:	cbz	x0, 407298 <clear@@Base+0x3dd8>
  40728c:	ldr	x0, [x0, #16]
  407290:	ldr	x0, [x0, #8]
  407294:	ldr	x0, [x0, #24]
  407298:	ret
  40729c:	nop
  4072a0:	adrp	x0, 406000 <clear@@Base+0x2b40>
  4072a4:	mov	w3, #0x0                   	// #0
  4072a8:	add	x0, x0, #0x980
  4072ac:	mov	w2, #0x0                   	// #0
  4072b0:	mov	x1, #0x0                   	// #0
  4072b4:	b	405b90 <clear@@Base+0x26d0>
  4072b8:	stp	x29, x30, [sp, #-192]!
  4072bc:	adrp	x1, 43a000 <PC+0x37b8>
  4072c0:	mov	x29, sp
  4072c4:	stp	x19, x20, [sp, #16]
  4072c8:	adrp	x19, 435000 <winch@@Base+0x1ec78>
  4072cc:	add	x20, x19, #0x450
  4072d0:	ldr	w1, [x1, #728]
  4072d4:	ldr	w0, [x20, #32]
  4072d8:	ldr	w2, [x20, #72]
  4072dc:	orr	w0, w0, w2
  4072e0:	orr	w0, w0, w1
  4072e4:	cbnz	w0, 4072f4 <clear@@Base+0x3e34>
  4072e8:	ldp	x19, x20, [sp, #16]
  4072ec:	ldp	x29, x30, [sp], #192
  4072f0:	ret
  4072f4:	stp	x21, x22, [sp, #32]
  4072f8:	bl	405ac0 <clear@@Base+0x2600>
  4072fc:	mov	x22, x0
  407300:	cbz	x0, 40747c <clear@@Base+0x3fbc>
  407304:	stp	x23, x24, [sp, #48]
  407308:	bl	4017b0 <strlen@plt>
  40730c:	add	w1, w0, #0x1
  407310:	mov	w0, #0x1                   	// #1
  407314:	bl	4021e8 <setlocale@plt+0x5c8>
  407318:	mov	x21, x0
  40731c:	mov	x1, x22
  407320:	bl	401890 <stpcpy@plt>
  407324:	sub	x2, x0, x21
  407328:	sub	x2, x2, #0x1
  40732c:	mov	w4, #0x51                  	// #81
  407330:	mov	w3, #0x5a                  	// #90
  407334:	mov	x0, x21
  407338:	adrp	x1, 417000 <winch@@Base+0xc78>
  40733c:	add	x1, x1, #0xfd8
  407340:	ldrb	w5, [x21, x2]
  407344:	cmp	w5, w4
  407348:	csel	w3, w3, w4, eq  // eq = none
  40734c:	strb	w3, [x21, x2]
  407350:	bl	401910 <fopen@plt>
  407354:	mov	x23, x0
  407358:	cbz	x0, 407458 <clear@@Base+0x3f98>
  40735c:	bl	4018a0 <fileno@plt>
  407360:	mov	w1, w0
  407364:	add	x2, sp, #0x40
  407368:	mov	w0, #0x0                   	// #0
  40736c:	bl	401b20 <__fxstat@plt>
  407370:	tbnz	w0, #31, 407384 <clear@@Base+0x3ec4>
  407374:	ldr	w0, [sp, #80]
  407378:	and	w0, w0, #0xf000
  40737c:	cmp	w0, #0x8, lsl #12
  407380:	b.eq	407494 <clear@@Base+0x3fd4>  // b.none
  407384:	adrp	x0, 417000 <winch@@Base+0xc78>
  407388:	add	x0, x0, #0xfe0
  40738c:	bl	40a208 <clear@@Base+0x6d48>
  407390:	cbz	x0, 40748c <clear@@Base+0x3fcc>
  407394:	mov	w2, #0xa                   	// #10
  407398:	mov	x1, #0x0                   	// #0
  40739c:	bl	401a80 <strtol@plt>
  4073a0:	mov	x24, x0
  4073a4:	cmp	w0, #0x0
  4073a8:	b.le	40748c <clear@@Base+0x3fcc>
  4073ac:	ldr	x1, [x19, #1104]
  4073b0:	mov	w2, #0x0                   	// #0
  4073b4:	ldr	x0, [x1, #24]
  4073b8:	cbz	x0, 4073d0 <clear@@Base+0x3f10>
  4073bc:	nop
  4073c0:	ldr	x1, [x1]
  4073c4:	add	w2, w2, #0x1
  4073c8:	ldr	x4, [x1, #24]
  4073cc:	cbnz	x4, 4073c0 <clear@@Base+0x3f00>
  4073d0:	ldr	x1, [x20, #40]
  4073d4:	sub	w19, w2, w24
  4073d8:	mov	w20, #0x0                   	// #0
  4073dc:	ldr	x0, [x1, #24]
  4073e0:	cbz	x0, 4073f8 <clear@@Base+0x3f38>
  4073e4:	nop
  4073e8:	ldr	x1, [x1]
  4073ec:	add	w20, w20, #0x1
  4073f0:	ldr	x2, [x1, #24]
  4073f4:	cbnz	x2, 4073e8 <clear@@Base+0x3f28>
  4073f8:	mov	x0, x23
  4073fc:	adrp	x2, 417000 <winch@@Base+0xc78>
  407400:	adrp	x1, 417000 <winch@@Base+0xc78>
  407404:	add	x2, x2, #0xf80
  407408:	add	x1, x1, #0xfb8
  40740c:	bl	401be0 <fprintf@plt>
  407410:	sub	w3, w20, w24
  407414:	mov	w2, w19
  407418:	add	x1, sp, #0x40
  40741c:	adrp	x0, 406000 <clear@@Base+0x2b40>
  407420:	add	x0, x0, #0x5d0
  407424:	stp	xzr, x23, [sp, #64]
  407428:	bl	405b90 <clear@@Base+0x26d0>
  40742c:	add	x0, sp, #0x40
  407430:	bl	406538 <clear@@Base+0x3078>
  407434:	adrp	x1, 417000 <winch@@Base+0xc78>
  407438:	add	x1, x1, #0xfa8
  40743c:	mov	x0, x23
  407440:	bl	410d70 <clear@@Base+0xd8b0>
  407444:	mov	x0, x23
  407448:	bl	4018d0 <fclose@plt>
  40744c:	mov	x1, x22
  407450:	mov	x0, x21
  407454:	bl	401ab0 <rename@plt>
  407458:	mov	x0, x21
  40745c:	bl	401a90 <free@plt>
  407460:	mov	x0, x22
  407464:	bl	401a90 <free@plt>
  407468:	ldp	x19, x20, [sp, #16]
  40746c:	ldp	x21, x22, [sp, #32]
  407470:	ldp	x23, x24, [sp, #48]
  407474:	ldp	x29, x30, [sp], #192
  407478:	ret
  40747c:	ldp	x19, x20, [sp, #16]
  407480:	ldp	x21, x22, [sp, #32]
  407484:	ldp	x29, x30, [sp], #192
  407488:	ret
  40748c:	mov	w24, #0x64                  	// #100
  407490:	b	4073ac <clear@@Base+0x3eec>
  407494:	mov	x0, x23
  407498:	bl	4018a0 <fileno@plt>
  40749c:	mov	w1, #0x180                 	// #384
  4074a0:	bl	4019b0 <fchmod@plt>
  4074a4:	b	407384 <clear@@Base+0x3ec4>
  4074a8:	stp	x29, x30, [sp, #-32]!
  4074ac:	adrp	x1, 437000 <PC+0x7b8>
  4074b0:	mov	x29, sp
  4074b4:	ldr	x0, [x1, #1968]
  4074b8:	stp	x19, x20, [sp, #16]
  4074bc:	cbz	x0, 407510 <clear@@Base+0x4050>
  4074c0:	ldp	x2, x19, [x0]
  4074c4:	add	x20, x1, #0x7b0
  4074c8:	str	x2, [x1, #1968]
  4074cc:	bl	401a90 <free@plt>
  4074d0:	mov	x0, #0x40000000            	// #1073741824
  4074d4:	cmp	x19, x0
  4074d8:	b.eq	4074ec <clear@@Base+0x402c>  // b.none
  4074dc:	mov	x0, x19
  4074e0:	ldp	x19, x20, [sp, #16]
  4074e4:	ldp	x29, x30, [sp], #32
  4074e8:	ret
  4074ec:	ldr	w0, [x20, #8]
  4074f0:	mov	x19, #0x67                  	// #103
  4074f4:	cmp	w0, #0x6
  4074f8:	b.eq	4074dc <clear@@Base+0x401c>  // b.none
  4074fc:	cmp	w0, #0xf
  407500:	mov	x19, #0xa                   	// #10
  407504:	b.eq	4074dc <clear@@Base+0x401c>  // b.none
  407508:	cmp	w0, #0x5
  40750c:	b.eq	4074dc <clear@@Base+0x401c>  // b.none
  407510:	bl	4173c0 <winch@@Base+0x1038>
  407514:	sxtw	x19, w0
  407518:	mov	x0, x19
  40751c:	ldp	x19, x20, [sp, #16]
  407520:	ldp	x29, x30, [sp], #32
  407524:	ret
  407528:	stp	x29, x30, [sp, #-32]!
  40752c:	mov	w1, #0x10                  	// #16
  407530:	mov	x29, sp
  407534:	str	x19, [sp, #16]
  407538:	mov	x19, x0
  40753c:	mov	w0, #0x1                   	// #1
  407540:	bl	4021e8 <setlocale@plt+0x5c8>
  407544:	adrp	x1, 437000 <PC+0x7b8>
  407548:	ldr	x2, [x1, #1968]
  40754c:	stp	x2, x19, [x0]
  407550:	str	x0, [x1, #1968]
  407554:	ldr	x19, [sp, #16]
  407558:	ldp	x29, x30, [sp], #32
  40755c:	ret
  407560:	stp	x29, x30, [sp, #-32]!
  407564:	mov	x29, sp
  407568:	str	x19, [sp, #16]
  40756c:	adrp	x19, 437000 <PC+0x7b8>
  407570:	add	x19, x19, #0x7b0
  407574:	ldr	w0, [x19, #12]
  407578:	tbnz	w0, #13, 4076c8 <clear@@Base+0x4208>
  40757c:	tbnz	w0, #0, 4075e0 <clear@@Base+0x4120>
  407580:	mov	w0, #0x5                   	// #5
  407584:	str	w0, [x19, #8]
  407588:	bl	4031d8 <setlocale@plt+0x15b8>
  40758c:	bl	403690 <clear@@Base+0x1d0>
  407590:	bl	4066f0 <clear@@Base+0x3230>
  407594:	ldr	w0, [x19, #12]
  407598:	tbnz	w0, #8, 4075fc <clear@@Base+0x413c>
  40759c:	tbnz	w0, #10, 407684 <clear@@Base+0x41c4>
  4075a0:	tbnz	w0, #9, 40762c <clear@@Base+0x416c>
  4075a4:	tbnz	w0, #2, 407614 <clear@@Base+0x4154>
  4075a8:	tbnz	w0, #12, 407644 <clear@@Base+0x4184>
  4075ac:	tbnz	w0, #13, 407658 <clear@@Base+0x4198>
  4075b0:	tbz	w0, #0, 40769c <clear@@Base+0x41dc>
  4075b4:	adrp	x0, 417000 <winch@@Base+0xc78>
  4075b8:	add	x0, x0, #0xfc0
  4075bc:	bl	406718 <clear@@Base+0x3258>
  4075c0:	adrp	x0, 435000 <winch@@Base+0x1ec78>
  4075c4:	adrp	x2, 43b000 <PC+0x47b8>
  4075c8:	ldr	x19, [sp, #16]
  4075cc:	mov	w1, #0x0                   	// #0
  4075d0:	ldp	x29, x30, [sp], #32
  4075d4:	str	wzr, [x2, #472]
  4075d8:	ldr	x0, [x0, #1200]
  4075dc:	b	406870 <clear@@Base+0x33b0>
  4075e0:	mov	w0, #0xf                   	// #15
  4075e4:	str	w0, [x19, #8]
  4075e8:	bl	4031d8 <setlocale@plt+0x15b8>
  4075ec:	bl	403690 <clear@@Base+0x1d0>
  4075f0:	bl	4066f0 <clear@@Base+0x3230>
  4075f4:	ldr	w0, [x19, #12]
  4075f8:	tbz	w0, #8, 40759c <clear@@Base+0x40dc>
  4075fc:	adrp	x0, 418000 <winch@@Base+0x1c78>
  407600:	add	x0, x0, #0xc0
  407604:	bl	406718 <clear@@Base+0x3258>
  407608:	ldr	w0, [x19, #12]
  40760c:	tbz	w0, #10, 4075a0 <clear@@Base+0x40e0>
  407610:	b	407684 <clear@@Base+0x41c4>
  407614:	adrp	x0, 418000 <winch@@Base+0x1c78>
  407618:	add	x0, x0, #0xf0
  40761c:	bl	406718 <clear@@Base+0x3258>
  407620:	ldr	w0, [x19, #12]
  407624:	tbz	w0, #12, 4075ac <clear@@Base+0x40ec>
  407628:	b	407644 <clear@@Base+0x4184>
  40762c:	adrp	x0, 418000 <winch@@Base+0x1c78>
  407630:	add	x0, x0, #0xe0
  407634:	bl	406718 <clear@@Base+0x3258>
  407638:	ldr	w0, [x19, #12]
  40763c:	tbz	w0, #2, 4075a8 <clear@@Base+0x40e8>
  407640:	b	407614 <clear@@Base+0x4154>
  407644:	adrp	x0, 418000 <winch@@Base+0x1c78>
  407648:	add	x0, x0, #0x100
  40764c:	bl	406718 <clear@@Base+0x3258>
  407650:	ldr	w0, [x19, #12]
  407654:	tbz	w0, #13, 4075b0 <clear@@Base+0x40f0>
  407658:	adrp	x0, 418000 <winch@@Base+0x1c78>
  40765c:	add	x0, x0, #0x110
  407660:	bl	406718 <clear@@Base+0x3258>
  407664:	adrp	x0, 435000 <winch@@Base+0x1ec78>
  407668:	adrp	x2, 43b000 <PC+0x47b8>
  40766c:	ldr	x19, [sp, #16]
  407670:	mov	w1, #0x0                   	// #0
  407674:	ldp	x29, x30, [sp], #32
  407678:	str	wzr, [x2, #472]
  40767c:	ldr	x0, [x0, #1200]
  407680:	b	406870 <clear@@Base+0x33b0>
  407684:	adrp	x0, 418000 <winch@@Base+0x1c78>
  407688:	add	x0, x0, #0xd0
  40768c:	bl	406718 <clear@@Base+0x3258>
  407690:	ldr	w0, [x19, #12]
  407694:	tbz	w0, #9, 4075a4 <clear@@Base+0x40e4>
  407698:	b	40762c <clear@@Base+0x416c>
  40769c:	adrp	x0, 417000 <winch@@Base+0xc78>
  4076a0:	add	x0, x0, #0xf38
  4076a4:	bl	406718 <clear@@Base+0x3258>
  4076a8:	adrp	x0, 435000 <winch@@Base+0x1ec78>
  4076ac:	adrp	x2, 43b000 <PC+0x47b8>
  4076b0:	ldr	x19, [sp, #16]
  4076b4:	mov	w1, #0x0                   	// #0
  4076b8:	ldp	x29, x30, [sp], #32
  4076bc:	str	wzr, [x2, #472]
  4076c0:	ldr	x0, [x0, #1200]
  4076c4:	b	406870 <clear@@Base+0x33b0>
  4076c8:	mov	w0, #0x37                  	// #55
  4076cc:	str	w0, [x19, #8]
  4076d0:	bl	4031d8 <setlocale@plt+0x15b8>
  4076d4:	bl	403690 <clear@@Base+0x1d0>
  4076d8:	bl	4066f0 <clear@@Base+0x3230>
  4076dc:	b	407594 <clear@@Base+0x40d4>
  4076e0:	stp	x29, x30, [sp, #-48]!
  4076e4:	adrp	x1, 417000 <winch@@Base+0xc78>
  4076e8:	add	x1, x1, #0x590
  4076ec:	mov	x29, sp
  4076f0:	stp	x21, x22, [sp, #32]
  4076f4:	adrp	x21, 437000 <PC+0x7b8>
  4076f8:	add	x21, x21, #0x7b0
  4076fc:	mov	w2, #0x2f                  	// #47
  407700:	stp	x19, x20, [sp, #16]
  407704:	adrp	x19, 418000 <winch@@Base+0x1c78>
  407708:	ldr	w0, [x21, #16]
  40770c:	add	x19, x19, #0x118
  407710:	str	w2, [x21, #8]
  407714:	ands	w22, w0, #0xffffffbf
  407718:	and	w20, w0, #0x40
  40771c:	csel	x19, x19, x1, eq  // eq = none
  407720:	bl	4031d8 <setlocale@plt+0x15b8>
  407724:	bl	403690 <clear@@Base+0x1d0>
  407728:	bl	4066f0 <clear@@Base+0x3230>
  40772c:	mov	x0, x19
  407730:	bl	406718 <clear@@Base+0x3258>
  407734:	ldr	w0, [x21, #20]
  407738:	cbnz	w0, 40777c <clear@@Base+0x42bc>
  40773c:	cbnz	w20, 407788 <clear@@Base+0x42c8>
  407740:	cmp	w22, #0x2
  407744:	b.eq	40779c <clear@@Base+0x42dc>  // b.none
  407748:	cmp	w22, #0x3
  40774c:	b.ne	40775c <clear@@Base+0x429c>  // b.any
  407750:	adrp	x0, 418000 <winch@@Base+0x1c78>
  407754:	add	x0, x0, #0x130
  407758:	bl	406718 <clear@@Base+0x3258>
  40775c:	ldp	x19, x20, [sp, #16]
  407760:	adrp	x2, 43b000 <PC+0x47b8>
  407764:	ldp	x21, x22, [sp, #32]
  407768:	mov	w1, #0x0                   	// #0
  40776c:	ldp	x29, x30, [sp], #48
  407770:	mov	x0, #0x0                   	// #0
  407774:	str	wzr, [x2, #472]
  407778:	b	406870 <clear@@Base+0x33b0>
  40777c:	mov	x0, x19
  407780:	bl	406718 <clear@@Base+0x3258>
  407784:	cbz	w20, 407740 <clear@@Base+0x4280>
  407788:	adrp	x0, 418000 <winch@@Base+0x1c78>
  40778c:	add	x0, x0, #0x120
  407790:	bl	406718 <clear@@Base+0x3258>
  407794:	cmp	w22, #0x2
  407798:	b.ne	407748 <clear@@Base+0x4288>  // b.any
  40779c:	adrp	x0, 418000 <winch@@Base+0x1c78>
  4077a0:	add	x0, x0, #0x128
  4077a4:	bl	406718 <clear@@Base+0x3258>
  4077a8:	ldp	x19, x20, [sp, #16]
  4077ac:	adrp	x2, 43b000 <PC+0x47b8>
  4077b0:	ldp	x21, x22, [sp, #32]
  4077b4:	mov	w1, #0x0                   	// #0
  4077b8:	ldp	x29, x30, [sp], #48
  4077bc:	mov	x0, #0x0                   	// #0
  4077c0:	str	wzr, [x2, #472]
  4077c4:	b	406870 <clear@@Base+0x33b0>
  4077c8:	stp	x29, x30, [sp, #-48]!
  4077cc:	adrp	x4, 437000 <PC+0x7b8>
  4077d0:	mov	x29, sp
  4077d4:	str	w0, [x4, #1976]
  4077d8:	stp	x19, x20, [sp, #16]
  4077dc:	mov	x19, x2
  4077e0:	mov	w20, w3
  4077e4:	str	x21, [sp, #32]
  4077e8:	mov	x21, x1
  4077ec:	bl	4031d8 <setlocale@plt+0x15b8>
  4077f0:	bl	403690 <clear@@Base+0x1d0>
  4077f4:	bl	4066f0 <clear@@Base+0x3230>
  4077f8:	mov	x0, x21
  4077fc:	bl	406718 <clear@@Base+0x3258>
  407800:	mov	w1, w20
  407804:	mov	x0, x19
  407808:	ldp	x19, x20, [sp, #16]
  40780c:	ldr	x21, [sp, #32]
  407810:	ldp	x29, x30, [sp], #48
  407814:	b	406870 <clear@@Base+0x33b0>
  407818:	adrp	x1, 43b000 <PC+0x47b8>
  40781c:	ldr	w1, [x1, #404]
  407820:	cmp	w1, w0
  407824:	b.eq	40783c <clear@@Base+0x437c>  // b.none
  407828:	adrp	x1, 43b000 <PC+0x47b8>
  40782c:	ldr	w1, [x1, #376]
  407830:	cmp	w1, w0
  407834:	cset	w0, eq  // eq = none
  407838:	ret
  40783c:	mov	w0, #0x1                   	// #1
  407840:	ret
  407844:	nop
  407848:	stp	x29, x30, [sp, #-48]!
  40784c:	mov	x29, sp
  407850:	bl	413be8 <error@@Base+0x750>
  407854:	cbz	w0, 407878 <clear@@Base+0x43b8>
  407858:	adrp	x0, 43b000 <PC+0x47b8>
  40785c:	add	x1, x0, #0x130
  407860:	ldr	x0, [x0, #304]
  407864:	cmn	x0, #0x1
  407868:	b.eq	4078cc <clear@@Base+0x440c>  // b.none
  40786c:	ldp	x29, x30, [sp], #48
  407870:	ldr	w1, [x1, #8]
  407874:	b	40d860 <clear@@Base+0xa3a0>
  407878:	adrp	x0, 43b000 <PC+0x47b8>
  40787c:	ldr	w0, [x0, #468]
  407880:	cbz	w0, 4078c4 <clear@@Base+0x4404>
  407884:	stp	x19, x20, [sp, #16]
  407888:	adrp	x20, 43b000 <PC+0x47b8>
  40788c:	adrp	x19, 43b000 <PC+0x47b8>
  407890:	mov	w1, #0x1                   	// #1
  407894:	stp	x21, x22, [sp, #32]
  407898:	ldr	w22, [x20, #524]
  40789c:	ldr	w21, [x19, #444]
  4078a0:	cmp	w0, #0x2
  4078a4:	str	w1, [x20, #524]
  4078a8:	str	wzr, [x19, #444]
  4078ac:	b.eq	4078dc <clear@@Base+0x441c>  // b.none
  4078b0:	bl	40dbd8 <clear@@Base+0xa718>
  4078b4:	str	w22, [x20, #524]
  4078b8:	str	w21, [x19, #444]
  4078bc:	ldp	x19, x20, [sp, #16]
  4078c0:	ldp	x21, x22, [sp, #32]
  4078c4:	ldp	x29, x30, [sp], #48
  4078c8:	ret
  4078cc:	ldp	x29, x30, [sp], #48
  4078d0:	mov	w1, #0x1                   	// #1
  4078d4:	mov	x0, #0x0                   	// #0
  4078d8:	b	40d860 <clear@@Base+0xa3a0>
  4078dc:	bl	40b378 <clear@@Base+0x7eb8>
  4078e0:	bl	40dc20 <clear@@Base+0xa760>
  4078e4:	b	4078b0 <clear@@Base+0x43f0>
  4078e8:	stp	x29, x30, [sp, #-64]!
  4078ec:	mov	x29, sp
  4078f0:	stp	x19, x20, [sp, #16]
  4078f4:	mov	w19, w0
  4078f8:	bl	404900 <clear@@Base+0x1440>
  4078fc:	tbnz	w0, #3, 4079c0 <clear@@Base+0x4500>
  407900:	stp	x21, x22, [sp, #32]
  407904:	adrp	x22, 43b000 <PC+0x47b8>
  407908:	stp	x23, x24, [sp, #48]
  40790c:	bl	4150f8 <error@@Base+0x1c60>
  407910:	adrp	x23, 43b000 <PC+0x47b8>
  407914:	bl	403690 <clear@@Base+0x1d0>
  407918:	adrp	x24, 43b000 <PC+0x47b8>
  40791c:	bl	412f88 <clear@@Base+0xfac8>
  407920:	bl	40dd40 <clear@@Base+0xa880>
  407924:	bl	4040a0 <clear@@Base+0xbe0>
  407928:	mov	x21, x0
  40792c:	ldr	w1, [x23, #696]
  407930:	cmp	w19, #0x0
  407934:	csinv	x0, x0, xzr, ne  // ne = any
  407938:	mov	w2, #0x1                   	// #1
  40793c:	str	x0, [x22, #480]
  407940:	str	w2, [x24, #444]
  407944:	cbnz	w1, 40797c <clear@@Base+0x44bc>
  407948:	add	x20, x23, #0x2b8
  40794c:	nop
  407950:	cbz	w19, 407960 <clear@@Base+0x44a0>
  407954:	ldr	x1, [x22, #480]
  407958:	cmp	x1, x21
  40795c:	b.gt	4079d0 <clear@@Base+0x4510>
  407960:	bl	407848 <clear@@Base+0x4388>
  407964:	mov	w1, #0x0                   	// #0
  407968:	mov	w2, #0x0                   	// #0
  40796c:	mov	w0, #0x1                   	// #1
  407970:	bl	40cba8 <clear@@Base+0x96e8>
  407974:	ldr	w1, [x20]
  407978:	cbz	w1, 407950 <clear@@Base+0x4490>
  40797c:	str	wzr, [x24, #444]
  407980:	bl	4046d0 <clear@@Base+0x1210>
  407984:	ldr	w0, [x23, #696]
  407988:	cbz	w0, 4079b8 <clear@@Base+0x44f8>
  40798c:	tst	x0, #0x3
  407990:	b.ne	4079b8 <clear@@Base+0x44f8>  // b.any
  407994:	cmp	w19, #0x0
  407998:	mov	w1, #0x32                  	// #50
  40799c:	mov	w0, #0x38                  	// #56
  4079a0:	csel	w0, w0, w1, ne  // ne = any
  4079a4:	ldp	x19, x20, [sp, #16]
  4079a8:	ldp	x21, x22, [sp, #32]
  4079ac:	ldp	x23, x24, [sp, #48]
  4079b0:	ldp	x29, x30, [sp], #64
  4079b4:	ret
  4079b8:	ldp	x21, x22, [sp, #32]
  4079bc:	ldp	x23, x24, [sp, #48]
  4079c0:	mov	w0, #0x65                  	// #101
  4079c4:	ldp	x19, x20, [sp, #16]
  4079c8:	ldp	x29, x30, [sp], #64
  4079cc:	ret
  4079d0:	bl	4034a0 <setlocale@plt+0x1880>
  4079d4:	str	wzr, [x24, #444]
  4079d8:	bl	4046d0 <clear@@Base+0x1210>
  4079dc:	ldr	w0, [x23, #696]
  4079e0:	cbnz	w0, 40798c <clear@@Base+0x44cc>
  4079e4:	b	4079b8 <clear@@Base+0x44f8>
  4079e8:	stp	x29, x30, [sp, #-192]!
  4079ec:	mov	x29, sp
  4079f0:	stp	x21, x22, [sp, #32]
  4079f4:	mov	x21, x0
  4079f8:	bl	4074a8 <clear@@Base+0x3fe8>
  4079fc:	mov	x22, x0
  407a00:	cbz	x21, 407a60 <clear@@Base+0x45a0>
  407a04:	ldrb	w0, [x21]
  407a08:	cbz	w0, 407a60 <clear@@Base+0x45a0>
  407a0c:	str	x22, [sp, #64]
  407a10:	cmp	x22, w0, uxtb
  407a14:	b.ne	407a60 <clear@@Base+0x45a0>  // b.any
  407a18:	stp	x19, x20, [sp, #16]
  407a1c:	mov	x19, #0x1                   	// #1
  407a20:	str	x23, [sp, #48]
  407a24:	add	x23, sp, #0x40
  407a28:	b	407a48 <clear@@Base+0x4588>
  407a2c:	bl	4074a8 <clear@@Base+0x3fe8>
  407a30:	str	x0, [x23, #8]!
  407a34:	ldrb	w1, [x21, x19]
  407a38:	add	x2, x19, #0x1
  407a3c:	cmp	x1, x0
  407a40:	b.ne	407a70 <clear@@Base+0x45b0>  // b.any
  407a44:	mov	x19, x2
  407a48:	ldrb	w1, [x21, x19]
  407a4c:	sxtw	x20, w19
  407a50:	cbnz	w1, 407a2c <clear@@Base+0x456c>
  407a54:	mov	x22, #0xa                   	// #10
  407a58:	ldp	x19, x20, [sp, #16]
  407a5c:	ldr	x23, [sp, #48]
  407a60:	mov	x0, x22
  407a64:	ldp	x21, x22, [sp, #32]
  407a68:	ldp	x29, x30, [sp], #192
  407a6c:	ret
  407a70:	sub	w19, w19, #0x1
  407a74:	sub	x19, x20, x19
  407a78:	b	407a80 <clear@@Base+0x45c0>
  407a7c:	ldur	x0, [x0, #-8]
  407a80:	bl	407528 <clear@@Base+0x4068>
  407a84:	add	x0, sp, #0x40
  407a88:	cmp	x20, x19
  407a8c:	add	x0, x0, x20, lsl #3
  407a90:	sub	x20, x20, #0x1
  407a94:	b.ne	407a7c <clear@@Base+0x45bc>  // b.any
  407a98:	b	407a58 <clear@@Base+0x4598>
  407a9c:	nop
  407aa0:	stp	x29, x30, [sp, #-64]!
  407aa4:	mov	x29, sp
  407aa8:	stp	x19, x20, [sp, #16]
  407aac:	adrp	x20, 437000 <PC+0x7b8>
  407ab0:	add	x20, x20, #0x7b0
  407ab4:	mov	w19, w1
  407ab8:	stp	x21, x22, [sp, #32]
  407abc:	mov	x21, x0
  407ac0:	str	x23, [sp, #48]
  407ac4:	bl	40a808 <clear@@Base+0x7348>
  407ac8:	mov	x23, x0
  407acc:	ldr	w0, [x20, #12]
  407ad0:	and	w22, w0, #0x400
  407ad4:	tbz	w0, #10, 407af8 <clear@@Base+0x4638>
  407ad8:	tbz	w0, #0, 407b90 <clear@@Base+0x46d0>
  407adc:	bl	40b080 <clear@@Base+0x7bc0>
  407ae0:	cbnz	w0, 407b78 <clear@@Base+0x46b8>
  407ae4:	ldr	w0, [x20, #12]
  407ae8:	mov	w22, #0x1                   	// #1
  407aec:	and	w0, w0, #0xfffffbff
  407af0:	str	w0, [x20, #12]
  407af4:	nop
  407af8:	mov	w2, w19
  407afc:	mov	x1, x21
  407b00:	bl	415fd8 <error@@Base+0x2b40>
  407b04:	mov	w19, w0
  407b08:	ldr	w1, [x20, #12]
  407b0c:	cmp	w19, #0x0
  407b10:	mov	w0, #0x1                   	// #1
  407b14:	and	w2, w1, #0xfffffffb
  407b18:	str	w2, [x20, #12]
  407b1c:	cbz	w19, 407b78 <clear@@Base+0x46b8>
  407b20:	b.lt	407b5c <clear@@Base+0x469c>  // b.tstop
  407b24:	tbz	w1, #9, 407b4c <clear@@Base+0x468c>
  407b28:	tbz	w1, #0, 407b44 <clear@@Base+0x4684>
  407b2c:	mov	w0, #0x1                   	// #1
  407b30:	bl	40b068 <clear@@Base+0x7ba8>
  407b34:	cbnz	w0, 407b4c <clear@@Base+0x468c>
  407b38:	ldr	w0, [x20, #12]
  407b3c:	mov	w22, #0x1                   	// #1
  407b40:	b	407af8 <clear@@Base+0x4638>
  407b44:	bl	40b0b8 <clear@@Base+0x7bf8>
  407b48:	cbz	w0, 407b38 <clear@@Base+0x4678>
  407b4c:	adrp	x0, 418000 <winch@@Base+0x1c78>
  407b50:	mov	x1, #0x0                   	// #0
  407b54:	add	x0, x0, #0x138
  407b58:	bl	413498 <error@@Base>
  407b5c:	mov	x0, x23
  407b60:	cbz	w22, 407b7c <clear@@Base+0x46bc>
  407b64:	ldp	x19, x20, [sp, #16]
  407b68:	ldp	x21, x22, [sp, #32]
  407b6c:	ldr	x23, [sp, #48]
  407b70:	ldp	x29, x30, [sp], #64
  407b74:	b	40b160 <clear@@Base+0x7ca0>
  407b78:	mov	x0, x23
  407b7c:	ldp	x19, x20, [sp, #16]
  407b80:	ldp	x21, x22, [sp, #32]
  407b84:	ldr	x23, [sp, #48]
  407b88:	ldp	x29, x30, [sp], #64
  407b8c:	b	40a838 <clear@@Base+0x7378>
  407b90:	bl	40b0d0 <clear@@Base+0x7c10>
  407b94:	b	407ae0 <clear@@Base+0x4620>
  407b98:	stp	x29, x30, [sp, #-32]!
  407b9c:	mov	x29, sp
  407ba0:	stp	x19, x20, [sp, #16]
  407ba4:	adrp	x20, 437000 <PC+0x7b8>
  407ba8:	add	x20, x20, #0x7b0
  407bac:	bl	4150f8 <error@@Base+0x1c60>
  407bb0:	bl	403690 <clear@@Base+0x1d0>
  407bb4:	bl	412f88 <clear@@Base+0xfac8>
  407bb8:	bl	407270 <clear@@Base+0x3db0>
  407bbc:	mov	x19, x0
  407bc0:	ldr	w1, [x20, #8]
  407bc4:	cmp	w1, #0x23
  407bc8:	b.eq	407ce8 <clear@@Base+0x4828>  // b.none
  407bcc:	b.gt	407c38 <clear@@Base+0x4778>
  407bd0:	cmp	w1, #0xa
  407bd4:	b.eq	407d04 <clear@@Base+0x4844>  // b.none
  407bd8:	b.le	407c64 <clear@@Base+0x47a4>
  407bdc:	cmp	w1, #0xf
  407be0:	b.eq	407d74 <clear@@Base+0x48b4>  // b.none
  407be4:	cmp	w1, #0x1b
  407be8:	b.ne	407c80 <clear@@Base+0x47c0>  // b.any
  407bec:	ldrb	w0, [x0]
  407bf0:	cmp	w0, #0x21
  407bf4:	b.eq	407c10 <clear@@Base+0x4750>  // b.none
  407bf8:	ldr	x0, [x20, #48]
  407bfc:	cbz	x0, 407c04 <clear@@Base+0x4744>
  407c00:	bl	401a90 <free@plt>
  407c04:	mov	x0, x19
  407c08:	bl	40ba00 <clear@@Base+0x8540>
  407c0c:	str	x0, [x20, #48]
  407c10:	adrp	x0, 43b000 <PC+0x47b8>
  407c14:	ldr	w0, [x0, #340]
  407c18:	cbnz	w0, 407c80 <clear@@Base+0x47c0>
  407c1c:	ldr	x0, [x20, #48]
  407c20:	adrp	x1, 418000 <winch@@Base+0x1c78>
  407c24:	cbz	x0, 407d98 <clear@@Base+0x48d8>
  407c28:	ldp	x19, x20, [sp, #16]
  407c2c:	add	x1, x1, #0x150
  407c30:	ldp	x29, x30, [sp], #32
  407c34:	b	410340 <clear@@Base+0xce80>
  407c38:	cmp	w1, #0x2f
  407c3c:	b.eq	407d50 <clear@@Base+0x4890>  // b.none
  407c40:	b.le	407c8c <clear@@Base+0x47cc>
  407c44:	cmp	w1, #0x37
  407c48:	b.ne	407c80 <clear@@Base+0x47c0>  // b.any
  407c4c:	ldr	w1, [x20, #12]
  407c50:	eor	w1, w1, #0x100
  407c54:	str	w1, [x20, #12]
  407c58:	ldp	x19, x20, [sp, #16]
  407c5c:	ldp	x29, x30, [sp], #32
  407c60:	b	415a78 <error@@Base+0x25e0>
  407c64:	cmp	w1, #0x5
  407c68:	b.eq	407d74 <clear@@Base+0x48b4>  // b.none
  407c6c:	cmp	w1, #0x9
  407c70:	b.ne	407c80 <clear@@Base+0x47c0>  // b.any
  407c74:	adrp	x1, 43b000 <PC+0x47b8>
  407c78:	ldr	w1, [x1, #340]
  407c7c:	cbz	w1, 407d88 <clear@@Base+0x48c8>
  407c80:	ldp	x19, x20, [sp, #16]
  407c84:	ldp	x29, x30, [sp], #32
  407c88:	ret
  407c8c:	cmp	w1, #0x24
  407c90:	b.eq	407ccc <clear@@Base+0x480c>  // b.none
  407c94:	cmp	w1, #0x25
  407c98:	b.ne	407c80 <clear@@Base+0x47c0>  // b.any
  407c9c:	adrp	x0, 43b000 <PC+0x47b8>
  407ca0:	ldr	w0, [x0, #340]
  407ca4:	cbnz	w0, 407c80 <clear@@Base+0x47c0>
  407ca8:	ldrb	w0, [x20, #56]
  407cac:	mov	x1, x19
  407cb0:	bl	4106e8 <clear@@Base+0xd228>
  407cb4:	ldp	x19, x20, [sp, #16]
  407cb8:	adrp	x0, 418000 <winch@@Base+0x1c78>
  407cbc:	ldp	x29, x30, [sp], #32
  407cc0:	add	x0, x0, #0x158
  407cc4:	mov	x1, #0x0                   	// #0
  407cc8:	b	413498 <error@@Base>
  407ccc:	ldr	w3, [x20, #24]
  407cd0:	mov	w2, #0x0                   	// #0
  407cd4:	ldp	x19, x20, [sp, #16]
  407cd8:	ldp	x29, x30, [sp], #32
  407cdc:	ldrb	w1, [x0]
  407ce0:	ldrb	w0, [x0, #1]
  407ce4:	b	403828 <clear@@Base+0x368>
  407ce8:	ldr	w3, [x20, #24]
  407cec:	mov	w2, #0x1                   	// #1
  407cf0:	ldp	x19, x20, [sp, #16]
  407cf4:	ldp	x29, x30, [sp], #32
  407cf8:	ldrb	w1, [x0, #1]
  407cfc:	ldrb	w0, [x0]
  407d00:	b	403828 <clear@@Base+0x368>
  407d04:	ldrb	w2, [x0]
  407d08:	mov	w0, #0x20                  	// #32
  407d0c:	mov	w1, w0
  407d10:	cmp	w2, #0x2b
  407d14:	ccmp	w2, w0, #0x4, ne  // ne = any
  407d18:	b.ne	407d30 <clear@@Base+0x4870>  // b.any
  407d1c:	nop
  407d20:	ldrb	w0, [x19, #1]!
  407d24:	cmp	w0, #0x2b
  407d28:	ccmp	w0, w1, #0x4, ne  // ne = any
  407d2c:	b.eq	407d20 <clear@@Base+0x4860>  // b.none
  407d30:	adrp	x20, 436000 <winch@@Base+0x1fc78>
  407d34:	ldr	x0, [x20, #2168]
  407d38:	cbz	x0, 407d40 <clear@@Base+0x4880>
  407d3c:	bl	401a90 <free@plt>
  407d40:	ldrb	w0, [x19]
  407d44:	cbnz	w0, 407db0 <clear@@Base+0x48f0>
  407d48:	str	xzr, [x20, #2168]
  407d4c:	b	407c80 <clear@@Base+0x47c0>
  407d50:	ldr	w3, [x20, #16]
  407d54:	mov	x2, x0
  407d58:	ldr	w1, [x20, #32]
  407d5c:	ldr	x0, [x20, #40]
  407d60:	bl	412518 <clear@@Base+0xf058>
  407d64:	str	xzr, [x20, #40]
  407d68:	ldp	x19, x20, [sp, #16]
  407d6c:	ldp	x29, x30, [sp], #32
  407d70:	ret
  407d74:	ldr	w1, [x20, #24]
  407d78:	mov	x0, x19
  407d7c:	ldp	x19, x20, [sp, #16]
  407d80:	ldp	x29, x30, [sp], #32
  407d84:	b	407aa0 <clear@@Base+0x45e0>
  407d88:	bl	40b208 <clear@@Base+0x7d48>
  407d8c:	ldp	x19, x20, [sp, #16]
  407d90:	ldp	x29, x30, [sp], #32
  407d94:	b	4167a0 <winch@@Base+0x418>
  407d98:	ldp	x19, x20, [sp, #16]
  407d9c:	add	x1, x1, #0x150
  407da0:	ldp	x29, x30, [sp], #32
  407da4:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  407da8:	add	x0, x0, #0xc40
  407dac:	b	410340 <clear@@Base+0xce80>
  407db0:	mov	x0, x19
  407db4:	bl	402220 <setlocale@plt+0x600>
  407db8:	str	x0, [x20, #2168]
  407dbc:	b	407c80 <clear@@Base+0x47c0>
  407dc0:	adrp	x0, 437000 <PC+0x7b8>
  407dc4:	ldr	w0, [x0, #1976]
  407dc8:	cmp	w0, #0x0
  407dcc:	ccmp	w0, #0x16, #0x4, ne  // ne = any
  407dd0:	cset	w0, ne  // ne = any
  407dd4:	ret
  407dd8:	stp	x29, x30, [sp, #-32]!
  407ddc:	adrp	x2, 436000 <winch@@Base+0x1fc78>
  407de0:	add	x2, x2, #0x830
  407de4:	mov	x29, sp
  407de8:	add	x1, sp, #0x18
  407dec:	adrp	x0, 418000 <winch@@Base+0x1c78>
  407df0:	add	x0, x0, #0x160
  407df4:	str	x2, [sp, #24]
  407df8:	bl	413498 <error@@Base>
  407dfc:	ldp	x29, x30, [sp], #32
  407e00:	ret
  407e04:	nop
  407e08:	stp	x29, x30, [sp, #-16]!
  407e0c:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  407e10:	mov	x29, sp
  407e14:	ldr	x0, [x0, #3384]
  407e18:	bl	4079e8 <clear@@Base+0x4528>
  407e1c:	ldp	x29, x30, [sp], #16
  407e20:	ret
  407e24:	nop
  407e28:	stp	x29, x30, [sp, #-48]!
  407e2c:	mov	x29, sp
  407e30:	stp	x19, x20, [sp, #16]
  407e34:	stp	x21, x22, [sp, #32]
  407e38:	mov	x22, x0
  407e3c:	bl	4017b0 <strlen@plt>
  407e40:	sub	x19, x0, #0x1
  407e44:	adds	x19, x22, x19
  407e48:	b.cs	407e7c <clear@@Base+0x49bc>  // b.hs, b.nlast
  407e4c:	adrp	x20, 437000 <PC+0x7b8>
  407e50:	sub	x22, x22, #0x1
  407e54:	add	x20, x20, #0x7b0
  407e58:	ldrb	w21, [x19], #-1
  407e5c:	mov	w1, #0x10                  	// #16
  407e60:	mov	w0, #0x1                   	// #1
  407e64:	bl	4021e8 <setlocale@plt+0x5c8>
  407e68:	ldr	x1, [x20]
  407e6c:	stp	x1, x21, [x0]
  407e70:	cmp	x19, x22
  407e74:	str	x0, [x20]
  407e78:	b.ne	407e58 <clear@@Base+0x4998>  // b.any
  407e7c:	ldp	x19, x20, [sp, #16]
  407e80:	ldp	x21, x22, [sp, #32]
  407e84:	ldp	x29, x30, [sp], #48
  407e88:	ret
  407e8c:	nop
  407e90:	stp	x29, x30, [sp, #-32]!
  407e94:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  407e98:	mov	x29, sp
  407e9c:	ldr	x0, [x0, #3384]
  407ea0:	str	x19, [sp, #16]
  407ea4:	bl	4079e8 <clear@@Base+0x4528>
  407ea8:	mov	x19, x0
  407eac:	mov	w1, #0x10                  	// #16
  407eb0:	mov	w0, #0x1                   	// #1
  407eb4:	bl	4021e8 <setlocale@plt+0x5c8>
  407eb8:	mov	x1, x0
  407ebc:	adrp	x2, 437000 <PC+0x7b8>
  407ec0:	sxtw	x19, w19
  407ec4:	mov	x0, x19
  407ec8:	ldr	x3, [x2, #1968]
  407ecc:	stp	x3, x19, [x1]
  407ed0:	str	x1, [x2, #1968]
  407ed4:	ldr	x19, [sp, #16]
  407ed8:	ldp	x29, x30, [sp], #32
  407edc:	ret
  407ee0:	sub	sp, sp, #0x200
  407ee4:	adrp	x0, 43b000 <PC+0x47b8>
  407ee8:	mov	w2, #0x1                   	// #1
  407eec:	adrp	x1, 43b000 <PC+0x47b8>
  407ef0:	adrp	x3, 436000 <winch@@Base+0x1fc78>
  407ef4:	add	x3, x3, #0x870
  407ef8:	stp	x29, x30, [sp]
  407efc:	mov	x29, sp
  407f00:	ldr	w0, [x0, #384]
  407f04:	stp	x27, x28, [sp, #80]
  407f08:	adrp	x28, 436000 <winch@@Base+0x1fc78>
  407f0c:	add	w0, w0, w2
  407f10:	stp	x19, x20, [sp, #16]
  407f14:	adrp	x19, 437000 <PC+0x7b8>
  407f18:	add	w0, w0, w0, lsr #31
  407f1c:	stp	x21, x22, [sp, #32]
  407f20:	add	x19, x19, #0x7b0
  407f24:	asr	w0, w0, #1
  407f28:	str	w0, [x1, #360]
  407f2c:	add	x1, x28, #0xd38
  407f30:	adrp	x0, 43b000 <PC+0x47b8>
  407f34:	add	x0, x0, #0x17c
  407f38:	str	x1, [sp, #104]
  407f3c:	adrp	x1, 418000 <winch@@Base+0x1c78>
  407f40:	add	x1, x1, #0x178
  407f44:	str	x0, [sp, #144]
  407f48:	adrp	x0, 418000 <winch@@Base+0x1c78>
  407f4c:	add	x0, x0, #0x190
  407f50:	stp	x1, x0, [sp, #336]
  407f54:	adrp	x1, 41b000 <winch@@Base+0x4c78>
  407f58:	adrp	x0, 418000 <winch@@Base+0x1c78>
  407f5c:	add	x1, x1, #0xc40
  407f60:	add	x0, x0, #0x2ec
  407f64:	str	x0, [sp, #112]
  407f68:	adrp	x0, 43b000 <PC+0x47b8>
  407f6c:	add	x0, x0, #0x1f4
  407f70:	str	x1, [sp, #224]
  407f74:	adrp	x1, 418000 <winch@@Base+0x1c78>
  407f78:	add	x1, x1, #0x1a8
  407f7c:	str	x1, [sp, #240]
  407f80:	adrp	x1, 43b000 <PC+0x47b8>
  407f84:	add	x1, x1, #0x244
  407f88:	str	x0, [sp, #312]
  407f8c:	adrp	x0, 43b000 <PC+0x47b8>
  407f90:	add	x0, x0, #0x228
  407f94:	str	x1, [sp, #128]
  407f98:	adrp	x1, 43b000 <PC+0x47b8>
  407f9c:	add	x1, x1, #0x234
  407fa0:	str	x0, [sp, #168]
  407fa4:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  407fa8:	add	x0, x0, #0xdf0
  407fac:	str	x1, [sp, #184]
  407fb0:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  407fb4:	add	x1, x1, #0x830
  407fb8:	str	x0, [sp, #352]
  407fbc:	adrp	x0, 418000 <winch@@Base+0x1c78>
  407fc0:	add	x0, x0, #0x160
  407fc4:	str	x0, [sp, #232]
  407fc8:	adrp	x0, 43b000 <PC+0x47b8>
  407fcc:	add	x0, x0, #0x254
  407fd0:	str	x1, [sp, #288]
  407fd4:	adrp	x1, 43b000 <PC+0x47b8>
  407fd8:	add	x1, x1, #0x1e8
  407fdc:	stp	x23, x24, [sp, #48]
  407fe0:	adrp	x20, 43b000 <PC+0x47b8>
  407fe4:	adrp	x24, 43b000 <PC+0x47b8>
  407fe8:	stp	x25, x26, [sp, #64]
  407fec:	adrp	x21, 43b000 <PC+0x47b8>
  407ff0:	adrp	x26, 43b000 <PC+0x47b8>
  407ff4:	str	x3, [sp, #120]
  407ff8:	adrp	x27, 418000 <winch@@Base+0x1c78>
  407ffc:	str	x1, [sp, #136]
  408000:	adrp	x1, 417000 <winch@@Base+0xc78>
  408004:	add	x1, x1, #0x548
  408008:	str	x0, [sp, #328]
  40800c:	adrp	x0, 43b000 <PC+0x47b8>
  408010:	add	x0, x0, #0x154
  408014:	str	x1, [sp, #360]
  408018:	adrp	x1, 435000 <winch@@Base+0x1ec78>
  40801c:	add	x1, x1, #0x4a8
  408020:	str	x0, [sp, #160]
  408024:	adrp	x0, 418000 <winch@@Base+0x1c78>
  408028:	add	x0, x0, #0x1b0
  40802c:	str	x0, [sp, #248]
  408030:	adrp	x0, 418000 <winch@@Base+0x1c78>
  408034:	add	x0, x0, #0x1d8
  408038:	str	x1, [sp, #296]
  40803c:	adrp	x1, 418000 <winch@@Base+0x1c78>
  408040:	add	x1, x1, #0x1c0
  408044:	str	x1, [sp, #208]
  408048:	adrp	x1, 418000 <winch@@Base+0x1c78>
  40804c:	add	x1, x1, #0x1f8
  408050:	str	x0, [sp, #368]
  408054:	adrp	x0, 435000 <winch@@Base+0x1ec78>
  408058:	add	x0, x0, #0x4c0
  40805c:	str	x0, [sp, #192]
  408060:	adrp	x0, 43b000 <PC+0x47b8>
  408064:	add	x0, x0, #0x148
  408068:	str	x1, [sp, #376]
  40806c:	adrp	x1, 418000 <winch@@Base+0x1c78>
  408070:	add	x1, x1, #0x130
  408074:	str	x1, [sp, #176]
  408078:	adrp	x1, 418000 <winch@@Base+0x1c78>
  40807c:	add	x1, x1, #0x228
  408080:	str	x0, [sp, #456]
  408084:	adrp	x0, 418000 <winch@@Base+0x1c78>
  408088:	add	x0, x0, #0x168
  40808c:	str	x0, [sp, #304]
  408090:	adrp	x0, 418000 <winch@@Base+0x1c78>
  408094:	add	x0, x0, #0x248
  408098:	str	x1, [sp, #384]
  40809c:	adrp	x1, 418000 <winch@@Base+0x1c78>
  4080a0:	add	x1, x1, #0x238
  4080a4:	stp	x1, x0, [sp, #392]
  4080a8:	adrp	x1, 418000 <winch@@Base+0x1c78>
  4080ac:	adrp	x0, 418000 <winch@@Base+0x1c78>
  4080b0:	add	x1, x1, #0x260
  4080b4:	add	x0, x0, #0x278
  4080b8:	stp	x1, x0, [sp, #408]
  4080bc:	adrp	x1, 418000 <winch@@Base+0x1c78>
  4080c0:	adrp	x0, 418000 <winch@@Base+0x1c78>
  4080c4:	add	x1, x1, #0x288
  4080c8:	add	x0, x0, #0x298
  4080cc:	stp	x1, x0, [sp, #424]
  4080d0:	adrp	x1, 418000 <winch@@Base+0x1c78>
  4080d4:	adrp	x0, 418000 <winch@@Base+0x1c78>
  4080d8:	add	x1, x1, #0x128
  4080dc:	add	x0, x0, #0x2a8
  4080e0:	str	x1, [sp, #216]
  4080e4:	adrp	x1, 418000 <winch@@Base+0x1c78>
  4080e8:	add	x1, x1, #0x2b8
  4080ec:	str	x0, [sp, #440]
  4080f0:	adrp	x0, 418000 <winch@@Base+0x1c78>
  4080f4:	add	x0, x0, #0x2c8
  4080f8:	stp	x1, x0, [sp, #256]
  4080fc:	adrp	x1, 418000 <winch@@Base+0x1c78>
  408100:	adrp	x0, 418000 <winch@@Base+0x1c78>
  408104:	add	x1, x1, #0x2d8
  408108:	add	x0, x0, #0x2e0
  40810c:	add	x20, x20, #0x2b8
  408110:	add	x26, x26, #0x150
  408114:	add	x24, x24, #0x214
  408118:	add	x21, x21, #0x1d8
  40811c:	add	x27, x27, #0x170
  408120:	stp	x1, x0, [sp, #272]
  408124:	adrp	x1, 43b000 <PC+0x47b8>
  408128:	adrp	x0, 43b000 <PC+0x47b8>
  40812c:	add	x1, x1, #0x21c
  408130:	add	x0, x0, #0x18c
  408134:	mov	w22, #0x65                  	// #101
  408138:	mov	x23, #0x40000000            	// #1073741824
  40813c:	str	w2, [x19, #12]
  408140:	str	x1, [sp, #200]
  408144:	adrp	x1, 43b000 <PC+0x47b8>
  408148:	add	x1, x1, #0x1d4
  40814c:	str	x1, [sp, #152]
  408150:	str	x0, [sp, #320]
  408154:	adrp	x0, 418000 <winch@@Base+0x1c78>
  408158:	add	x0, x0, #0x1b8
  40815c:	str	x0, [sp, #448]
  408160:	ldr	w0, [x19, #8]
  408164:	cbz	w0, 408170 <clear@@Base+0x4cb0>
  408168:	str	wzr, [x19, #8]
  40816c:	bl	4031c0 <setlocale@plt+0x15a0>
  408170:	bl	4069a8 <clear@@Base+0x34e8>
  408174:	str	xzr, [x19, #24]
  408178:	ldr	w0, [x20]
  40817c:	str	xzr, [x19, #40]
  408180:	cbnz	w0, 40838c <clear@@Base+0x4ecc>
  408184:	bl	403440 <setlocale@plt+0x1820>
  408188:	bl	4066c0 <clear@@Base+0x3200>
  40818c:	ldr	x0, [x19]
  408190:	cbz	x0, 4081a0 <clear@@Base+0x4ce0>
  408194:	ldr	x0, [x0, #8]
  408198:	cmp	x0, x23
  40819c:	b.ne	4081fc <clear@@Base+0x4d3c>  // b.any
  4081a0:	bl	407848 <clear@@Base+0x4388>
  4081a4:	mov	w0, #0xfffffffe            	// #-2
  4081a8:	bl	413a40 <error@@Base+0x5a8>
  4081ac:	str	x0, [x19, #64]
  4081b0:	bl	412a48 <clear@@Base+0xf588>
  4081b4:	cmp	w0, #0x2
  4081b8:	b.eq	4083ec <clear@@Base+0x4f2c>  // b.none
  4081bc:	ldr	w0, [x24]
  4081c0:	cbnz	w0, 4083ac <clear@@Base+0x4eec>
  4081c4:	ldr	w0, [x21]
  4081c8:	cbz	w0, 4083a4 <clear@@Base+0x4ee4>
  4081cc:	bl	4066f0 <clear@@Base+0x3230>
  4081d0:	str	wzr, [x21]
  4081d4:	bl	414848 <error@@Base+0x13b0>
  4081d8:	mov	x28, x0
  4081dc:	bl	415b00 <error@@Base+0x2668>
  4081e0:	cbnz	w0, 4082bc <clear@@Base+0x4dfc>
  4081e4:	cbz	x28, 4081f0 <clear@@Base+0x4d30>
  4081e8:	ldrb	w0, [x28]
  4081ec:	cbnz	w0, 4083d4 <clear@@Base+0x4f14>
  4081f0:	mov	w0, #0x3a                  	// #58
  4081f4:	bl	413000 <clear@@Base+0xfb40>
  4081f8:	bl	4034e0 <clear@@Base+0x20>
  4081fc:	ldr	w0, [x20]
  408200:	cbnz	w0, 408160 <clear@@Base+0x4ca0>
  408204:	cmp	w22, #0x65
  408208:	b.eq	4082f0 <clear@@Base+0x4e30>  // b.none
  40820c:	cmp	w22, #0x16
  408210:	b.ne	4082a0 <clear@@Base+0x4de0>  // b.any
  408214:	ldr	w0, [x19, #8]
  408218:	cmp	w0, #0x16
  40821c:	b.eq	408240 <clear@@Base+0x4d80>  // b.none
  408220:	bl	4066c0 <clear@@Base+0x3200>
  408224:	ldr	x1, [sp, #448]
  408228:	mov	w3, #0x1                   	// #1
  40822c:	mov	x2, #0x0                   	// #0
  408230:	mov	w0, w22
  408234:	bl	4077c8 <clear@@Base+0x4308>
  408238:	mov	w0, w25
  40823c:	bl	4069f8 <clear@@Base+0x3538>
  408240:	ldr	x0, [sp, #104]
  408244:	mov	w22, #0x65                  	// #101
  408248:	ldr	x0, [x0]
  40824c:	bl	4079e8 <clear@@Base+0x4528>
  408250:	mov	w25, w0
  408254:	ldr	w1, [x20]
  408258:	cbnz	w1, 408160 <clear@@Base+0x4ca0>
  40825c:	nop
  408260:	ldr	w1, [x19, #8]
  408264:	cbnz	w1, 408310 <clear@@Base+0x4e50>
  408268:	add	x0, sp, #0x1d8
  40826c:	strb	w25, [sp, #472]
  408270:	strb	wzr, [sp, #473]
  408274:	add	x1, sp, #0x1e0
  408278:	str	xzr, [sp, #480]
  40827c:	bl	40a1d8 <clear@@Base+0x6d18>
  408280:	mov	w22, w0
  408284:	ldr	x1, [sp, #480]
  408288:	cbz	x1, 40820c <clear@@Base+0x4d4c>
  40828c:	mov	x0, x1
  408290:	bl	407e28 <clear@@Base+0x4968>
  408294:	cmp	w22, #0x16
  408298:	b.eq	408214 <clear@@Base+0x4d54>  // b.none
  40829c:	nop
  4082a0:	bl	4066c0 <clear@@Base+0x3200>
  4082a4:	sub	w0, w22, #0x2
  4082a8:	cmp	w0, #0x63
  4082ac:	b.ls	408414 <clear@@Base+0x4f54>  // b.plast
  4082b0:	mov	w22, #0x65                  	// #101
  4082b4:	bl	4034a0 <setlocale@plt+0x1880>
  4082b8:	b	408160 <clear@@Base+0x4ca0>
  4082bc:	mov	x0, x27
  4082c0:	bl	413140 <clear@@Base+0xfc80>
  4082c4:	b	4081e4 <clear@@Base+0x4d24>
  4082c8:	ldr	x0, [sp, #160]
  4082cc:	ldr	w0, [x0]
  4082d0:	cbnz	w0, 409604 <clear@@Base+0x6144>
  4082d4:	ldr	x0, [sp, #192]
  4082d8:	mov	w3, #0x0                   	// #0
  4082dc:	ldr	x1, [sp, #176]
  4082e0:	mov	w22, #0x65                  	// #101
  4082e4:	ldr	x2, [x0]
  4082e8:	mov	w0, #0x1b                  	// #27
  4082ec:	bl	4077c8 <clear@@Base+0x4308>
  4082f0:	ldr	x0, [sp, #104]
  4082f4:	ldr	x0, [x0]
  4082f8:	bl	4079e8 <clear@@Base+0x4528>
  4082fc:	mov	w25, w0
  408300:	ldr	w1, [x20]
  408304:	cbnz	w1, 408160 <clear@@Base+0x4ca0>
  408308:	ldr	w1, [x19, #8]
  40830c:	cbz	w1, 408268 <clear@@Base+0x4da8>
  408310:	cmp	w1, #0x16
  408314:	b.eq	4091b8 <clear@@Base+0x5cf8>  // b.none
  408318:	b.gt	4090e0 <clear@@Base+0x5c20>
  40831c:	cmp	w1, #0x6
  408320:	b.eq	40916c <clear@@Base+0x5cac>  // b.none
  408324:	cmp	w1, #0xf
  408328:	b.ne	409094 <clear@@Base+0x5bd4>  // b.any
  40832c:	bl	406810 <clear@@Base+0x3350>
  408330:	cmp	w0, #0x0
  408334:	b.gt	40909c <clear@@Base+0x5bdc>
  408338:	cmp	w25, #0x12
  40833c:	b.eq	4094cc <clear@@Base+0x600c>  // b.none
  408340:	b.gt	409200 <clear@@Base+0x5d40>
  408344:	cmp	w25, #0xb
  408348:	b.eq	4094d4 <clear@@Base+0x6014>  // b.none
  40834c:	b.le	4091dc <clear@@Base+0x5d1c>
  408350:	cmp	w25, #0xe
  408354:	mov	w0, #0x100                 	// #256
  408358:	b.ne	40909c <clear@@Base+0x5bdc>  // b.any
  40835c:	ldr	w1, [x19, #12]
  408360:	eor	w0, w1, w0
  408364:	str	w0, [x19, #12]
  408368:	bl	407560 <clear@@Base+0x40a0>
  40836c:	ldr	x0, [sp, #104]
  408370:	ldr	x0, [x0]
  408374:	bl	4079e8 <clear@@Base+0x4528>
  408378:	mov	w25, w0
  40837c:	ldr	w1, [x20]
  408380:	cbz	w1, 408260 <clear@@Base+0x4da0>
  408384:	mov	w22, #0x65                  	// #101
  408388:	b	408160 <clear@@Base+0x4ca0>
  40838c:	bl	416508 <winch@@Base+0x180>
  408390:	ldr	w0, [x26]
  408394:	cbz	w0, 408184 <clear@@Base+0x4cc4>
  408398:	mov	w0, #0xffffffff            	// #-1
  40839c:	bl	402170 <setlocale@plt+0x550>
  4083a0:	b	408184 <clear@@Base+0x4cc4>
  4083a4:	bl	403690 <clear@@Base+0x1d0>
  4083a8:	b	4081cc <clear@@Base+0x4d0c>
  4083ac:	bl	40c628 <clear@@Base+0x9168>
  4083b0:	cbz	w0, 4081c4 <clear@@Base+0x4d04>
  4083b4:	bl	404900 <clear@@Base+0x1440>
  4083b8:	tbnz	w0, #3, 4081c4 <clear@@Base+0x4d04>
  4083bc:	ldr	x0, [sp, #120]
  4083c0:	ldr	x0, [x0]
  4083c4:	bl	40cee8 <clear@@Base+0x9a28>
  4083c8:	cbnz	x0, 4081c4 <clear@@Base+0x4d04>
  4083cc:	bl	402170 <setlocale@plt+0x550>
  4083d0:	b	4081c4 <clear@@Base+0x4d04>
  4083d4:	mov	w0, #0x8                   	// #8
  4083d8:	bl	4034f8 <clear@@Base+0x38>
  4083dc:	mov	x0, x28
  4083e0:	bl	413140 <clear@@Base+0xfc80>
  4083e4:	bl	4035d8 <clear@@Base+0x118>
  4083e8:	b	4081f8 <clear@@Base+0x4d38>
  4083ec:	bl	40c5b0 <clear@@Base+0x90f0>
  4083f0:	cbz	w0, 4081bc <clear@@Base+0x4cfc>
  4083f4:	bl	404900 <clear@@Base+0x1440>
  4083f8:	tbnz	w0, #3, 4081bc <clear@@Base+0x4cfc>
  4083fc:	ldr	x0, [sp, #120]
  408400:	ldr	x0, [x0]
  408404:	bl	40cee8 <clear@@Base+0x9a28>
  408408:	cbnz	x0, 4081bc <clear@@Base+0x4cfc>
  40840c:	bl	402170 <setlocale@plt+0x550>
  408410:	b	4081bc <clear@@Base+0x4cfc>
  408414:	ldr	x1, [sp, #112]
  408418:	ldrh	w0, [x1, w0, uxtw #1]
  40841c:	adr	x1, 408428 <clear@@Base+0x4f68>
  408420:	add	x0, x1, w0, sxth #2
  408424:	br	x0
  408428:	ldr	x1, [sp, #280]
  40842c:	mov	w0, w22
  408430:	mov	w3, #0x0                   	// #0
  408434:	mov	x2, #0x0                   	// #0
  408438:	mov	w22, #0x65                  	// #101
  40843c:	bl	4077c8 <clear@@Base+0x4308>
  408440:	ldr	x0, [sp, #104]
  408444:	ldr	x0, [x0]
  408448:	bl	4079e8 <clear@@Base+0x4528>
  40844c:	mov	w25, w0
  408450:	ldr	w1, [x20]
  408454:	cbz	w1, 408308 <clear@@Base+0x4e48>
  408458:	b	408160 <clear@@Base+0x4ca0>
  40845c:	bl	404900 <clear@@Base+0x1440>
  408460:	tbz	w0, #3, 4093ac <clear@@Base+0x5eec>
  408464:	mov	w22, #0x65                  	// #101
  408468:	b	408160 <clear@@Base+0x4ca0>
  40846c:	bl	404900 <clear@@Base+0x1440>
  408470:	tbz	w0, #0, 408480 <clear@@Base+0x4fc0>
  408474:	bl	4045d0 <clear@@Base+0x1110>
  408478:	bl	40fcb0 <clear@@Base+0xc7f0>
  40847c:	bl	415310 <error@@Base+0x1e78>
  408480:	mov	w22, #0x65                  	// #101
  408484:	bl	4150f8 <error@@Base+0x1c60>
  408488:	bl	403690 <clear@@Base+0x1d0>
  40848c:	bl	412f88 <clear@@Base+0xfac8>
  408490:	bl	40dbd8 <clear@@Base+0xa718>
  408494:	b	408160 <clear@@Base+0x4ca0>
  408498:	ldr	x0, [sp, #120]
  40849c:	ldr	x0, [x0]
  4084a0:	cbz	x0, 4084ac <clear@@Base+0x4fec>
  4084a4:	bl	404900 <clear@@Base+0x1440>
  4084a8:	tbnz	w0, #3, 4094a4 <clear@@Base+0x5fe4>
  4084ac:	ldr	x0, [sp, #480]
  4084b0:	cbz	x0, 4084bc <clear@@Base+0x4ffc>
  4084b4:	ldrb	w0, [x0]
  4084b8:	bl	402170 <setlocale@plt+0x550>
  4084bc:	mov	w0, #0x0                   	// #0
  4084c0:	mov	w22, #0x65                  	// #101
  4084c4:	bl	402170 <setlocale@plt+0x550>
  4084c8:	b	408160 <clear@@Base+0x4ca0>
  4084cc:	bl	417330 <winch@@Base+0xfa8>
  4084d0:	cbnz	w0, 409398 <clear@@Base+0x5ed8>
  4084d4:	ldr	x0, [x19, #24]
  4084d8:	cmp	x0, #0x0
  4084dc:	b.gt	4084ec <clear@@Base+0x502c>
  4084e0:	mov	x1, #0x1                   	// #1
  4084e4:	mov	w0, w1
  4084e8:	str	x1, [x19, #24]
  4084ec:	mov	w22, #0x65                  	// #101
  4084f0:	bl	40b0b8 <clear@@Base+0x7bf8>
  4084f4:	cbz	w0, 408160 <clear@@Base+0x4ca0>
  4084f8:	ldr	x2, [x19, #24]
  4084fc:	add	x1, sp, #0x1e8
  408500:	ldr	x3, [sp, #224]
  408504:	cmp	x2, #0x1
  408508:	ldr	x2, [sp, #304]
  40850c:	ldr	x0, [sp, #408]
  408510:	csel	x2, x2, x3, gt
  408514:	str	x2, [sp, #488]
  408518:	bl	413498 <error@@Base>
  40851c:	b	408160 <clear@@Base+0x4ca0>
  408520:	ldr	x0, [x19, #24]
  408524:	tbnz	x0, #63, 40933c <clear@@Base+0x5e7c>
  408528:	cmp	x0, #0x64
  40852c:	b.le	409494 <clear@@Base+0x5fd4>
  408530:	mov	x0, #0x64                  	// #100
  408534:	str	x0, [x19, #24]
  408538:	str	xzr, [x19, #72]
  40853c:	bl	4150f8 <error@@Base+0x1c60>
  408540:	mov	w22, #0x65                  	// #101
  408544:	bl	403690 <clear@@Base+0x1d0>
  408548:	bl	412f88 <clear@@Base+0xfac8>
  40854c:	ldr	w0, [x19, #24]
  408550:	ldr	x1, [x19, #72]
  408554:	bl	40dd90 <clear@@Base+0xa8d0>
  408558:	b	408160 <clear@@Base+0x4ca0>
  40855c:	bl	417330 <winch@@Base+0xfa8>
  408560:	cbnz	w0, 409384 <clear@@Base+0x5ec4>
  408564:	ldr	x0, [x19, #24]
  408568:	cmp	x0, #0x0
  40856c:	b.gt	40857c <clear@@Base+0x50bc>
  408570:	mov	x1, #0x1                   	// #1
  408574:	mov	w0, w1
  408578:	str	x1, [x19, #24]
  40857c:	mov	w22, #0x65                  	// #101
  408580:	bl	40b068 <clear@@Base+0x7ba8>
  408584:	cbz	w0, 408160 <clear@@Base+0x4ca0>
  408588:	bl	412a48 <clear@@Base+0xf588>
  40858c:	cbnz	w0, 4095d8 <clear@@Base+0x6118>
  408590:	ldr	x2, [x19, #24]
  408594:	add	x1, sp, #0x1e8
  408598:	ldr	x3, [sp, #224]
  40859c:	cmp	x2, #0x1
  4085a0:	ldr	x2, [sp, #304]
  4085a4:	mov	w22, #0x65                  	// #101
  4085a8:	ldr	x0, [sp, #392]
  4085ac:	csel	x2, x2, x3, gt
  4085b0:	str	x2, [sp, #488]
  4085b4:	bl	413498 <error@@Base>
  4085b8:	b	408160 <clear@@Base+0x4ca0>
  4085bc:	mov	w22, #0x65                  	// #101
  4085c0:	bl	404900 <clear@@Base+0x1440>
  4085c4:	tbnz	w0, #3, 408160 <clear@@Base+0x4ca0>
  4085c8:	bl	4150f8 <error@@Base+0x1c60>
  4085cc:	bl	403690 <clear@@Base+0x1d0>
  4085d0:	bl	412f88 <clear@@Base+0xfac8>
  4085d4:	ldr	x2, [sp, #136]
  4085d8:	ldr	x3, [sp, #328]
  4085dc:	ldr	w0, [x2]
  4085e0:	str	wzr, [x2]
  4085e4:	ldr	w1, [x3]
  4085e8:	stp	w0, w1, [x19, #80]
  4085ec:	ldr	x0, [sp, #360]
  4085f0:	str	wzr, [x3]
  4085f4:	bl	40af18 <clear@@Base+0x7a58>
  4085f8:	b	408160 <clear@@Base+0x4ca0>
  4085fc:	ldr	x1, [sp, #264]
  408600:	mov	w3, #0x0                   	// #0
  408604:	mov	x2, #0x0                   	// #0
  408608:	mov	w0, #0x12                  	// #18
  40860c:	mov	w22, #0x65                  	// #101
  408610:	bl	4077c8 <clear@@Base+0x4308>
  408614:	ldr	x0, [sp, #104]
  408618:	ldr	x0, [x0]
  40861c:	bl	4079e8 <clear@@Base+0x4528>
  408620:	mov	x28, x0
  408624:	ldr	x1, [sp, #144]
  408628:	mov	w25, w0
  40862c:	ldr	w1, [x1]
  408630:	cmp	w1, w0
  408634:	b.eq	408160 <clear@@Base+0x4ca0>  // b.none
  408638:	bl	407818 <clear@@Base+0x4358>
  40863c:	cbnz	w0, 408160 <clear@@Base+0x4ca0>
  408640:	cmp	w28, #0xa
  408644:	ccmp	w28, #0xd, #0x4, ne  // ne = any
  408648:	b.eq	408160 <clear@@Base+0x4ca0>  // b.none
  40864c:	bl	4150f8 <error@@Base+0x1c60>
  408650:	bl	403690 <clear@@Base+0x1d0>
  408654:	bl	412f88 <clear@@Base+0xfac8>
  408658:	mov	w0, w28
  40865c:	bl	410af0 <clear@@Base+0xd630>
  408660:	b	408160 <clear@@Base+0x4ca0>
  408664:	ldr	x0, [x19, #24]
  408668:	cmp	x0, #0x0
  40866c:	b.le	408c84 <clear@@Base+0x57c4>
  408670:	ldr	x1, [sp, #312]
  408674:	str	w0, [x1]
  408678:	bl	4150f8 <error@@Base+0x1c60>
  40867c:	mov	w22, #0x65                  	// #101
  408680:	bl	403690 <clear@@Base+0x1d0>
  408684:	bl	412f88 <clear@@Base+0xfac8>
  408688:	ldr	w0, [x19, #24]
  40868c:	mov	w2, #0x1                   	// #1
  408690:	mov	w1, #0x0                   	// #0
  408694:	bl	40cce0 <clear@@Base+0x9820>
  408698:	b	408160 <clear@@Base+0x4ca0>
  40869c:	ldr	x0, [x19, #24]
  4086a0:	cmp	x0, #0x0
  4086a4:	b.gt	4086b0 <clear@@Base+0x51f0>
  4086a8:	mov	x0, #0x1                   	// #1
  4086ac:	str	x0, [x19, #24]
  4086b0:	bl	4150f8 <error@@Base+0x1c60>
  4086b4:	mov	w22, #0x65                  	// #101
  4086b8:	bl	403690 <clear@@Base+0x1d0>
  4086bc:	bl	412f88 <clear@@Base+0xfac8>
  4086c0:	ldr	x0, [x19, #24]
  4086c4:	bl	40db20 <clear@@Base+0xa660>
  4086c8:	b	408160 <clear@@Base+0x4ca0>
  4086cc:	ldr	x0, [x19, #24]
  4086d0:	cmp	x0, #0x0
  4086d4:	b.gt	4086e0 <clear@@Base+0x5220>
  4086d8:	mov	x0, #0x1                   	// #1
  4086dc:	str	x0, [x19, #24]
  4086e0:	bl	4150f8 <error@@Base+0x1c60>
  4086e4:	mov	w22, #0x65                  	// #101
  4086e8:	bl	403690 <clear@@Base+0x1d0>
  4086ec:	bl	412f88 <clear@@Base+0xfac8>
  4086f0:	ldr	w0, [x19, #24]
  4086f4:	mov	w2, #0x0                   	// #0
  4086f8:	mov	w1, #0x1                   	// #1
  4086fc:	bl	40cce0 <clear@@Base+0x9820>
  408700:	b	408160 <clear@@Base+0x4ca0>
  408704:	ldr	x0, [x19, #24]
  408708:	cmp	x0, #0x0
  40870c:	b.gt	408718 <clear@@Base+0x5258>
  408710:	mov	x0, #0x1                   	// #1
  408714:	str	x0, [x19, #24]
  408718:	bl	4150f8 <error@@Base+0x1c60>
  40871c:	bl	403690 <clear@@Base+0x1d0>
  408720:	bl	412f88 <clear@@Base+0xfac8>
  408724:	ldr	x0, [sp, #128]
  408728:	ldr	w0, [x0]
  40872c:	cmp	w0, #0x2
  408730:	ldr	x0, [x19, #24]
  408734:	b.eq	40936c <clear@@Base+0x5eac>  // b.none
  408738:	mov	w2, #0x0                   	// #0
  40873c:	mov	w1, #0x1                   	// #1
  408740:	mov	w22, #0x65                  	// #101
  408744:	bl	40cba8 <clear@@Base+0x96e8>
  408748:	b	408160 <clear@@Base+0x4ca0>
  40874c:	mov	w22, #0x65                  	// #101
  408750:	bl	404900 <clear@@Base+0x1440>
  408754:	tbnz	w0, #3, 408160 <clear@@Base+0x4ca0>
  408758:	bl	4150f8 <error@@Base+0x1c60>
  40875c:	bl	403690 <clear@@Base+0x1d0>
  408760:	bl	412f88 <clear@@Base+0xfac8>
  408764:	bl	414810 <error@@Base+0x1378>
  408768:	str	x0, [sp, #488]
  40876c:	ldr	x0, [sp, #352]
  408770:	add	x1, sp, #0x1e8
  408774:	bl	413498 <error@@Base>
  408778:	b	408160 <clear@@Base+0x4ca0>
  40877c:	ldr	x0, [sp, #160]
  408780:	ldr	w0, [x0]
  408784:	cbnz	w0, 4092a0 <clear@@Base+0x5de0>
  408788:	mov	w22, #0x65                  	// #101
  40878c:	bl	404900 <clear@@Base+0x1440>
  408790:	tbnz	w0, #3, 408160 <clear@@Base+0x4ca0>
  408794:	ldr	x0, [sp, #120]
  408798:	ldr	x0, [x0]
  40879c:	bl	40d0d8 <clear@@Base+0x9c18>
  4087a0:	ldrb	w1, [x0]
  4087a4:	cmp	w1, #0x2d
  4087a8:	b.eq	40955c <clear@@Base+0x609c>  // b.none
  4087ac:	ldr	x0, [sp, #120]
  4087b0:	ldr	x0, [x0]
  4087b4:	bl	40d198 <clear@@Base+0x9cd8>
  4087b8:	cbz	x0, 4087c8 <clear@@Base+0x5308>
  4087bc:	ldr	x0, [sp, #376]
  4087c0:	mov	x1, #0x0                   	// #0
  4087c4:	bl	413498 <error@@Base>
  4087c8:	ldr	x0, [sp, #192]
  4087cc:	mov	w3, #0x0                   	// #0
  4087d0:	ldr	x1, [sp, #176]
  4087d4:	mov	w22, #0x65                  	// #101
  4087d8:	ldr	x2, [x0]
  4087dc:	mov	w0, #0x1b                  	// #27
  4087e0:	bl	4077c8 <clear@@Base+0x4308>
  4087e4:	bl	407848 <clear@@Base+0x4388>
  4087e8:	bl	4150f8 <error@@Base+0x1c60>
  4087ec:	bl	403690 <clear@@Base+0x1d0>
  4087f0:	bl	412f88 <clear@@Base+0xfac8>
  4087f4:	ldr	x0, [sp, #456]
  4087f8:	mov	w1, #0x0                   	// #0
  4087fc:	ldr	x0, [x0]
  408800:	bl	4147e8 <error@@Base+0x1350>
  408804:	mov	x1, #0x0                   	// #0
  408808:	bl	410340 <clear@@Base+0xce80>
  40880c:	b	408160 <clear@@Base+0x4ca0>
  408810:	bl	4150f8 <error@@Base+0x1c60>
  408814:	mov	w22, #0x65                  	// #101
  408818:	bl	403690 <clear@@Base+0x1d0>
  40881c:	bl	412f88 <clear@@Base+0xfac8>
  408820:	ldr	x0, [sp, #288]
  408824:	str	x0, [sp, #504]
  408828:	ldr	x0, [sp, #232]
  40882c:	add	x1, sp, #0x1f8
  408830:	bl	413498 <error@@Base>
  408834:	b	408160 <clear@@Base+0x4ca0>
  408838:	ldr	x0, [x19, #24]
  40883c:	cmp	x0, #0x0
  408840:	b.le	408888 <clear@@Base+0x53c8>
  408844:	ldr	x1, [sp, #312]
  408848:	str	w0, [x1]
  40884c:	bl	4150f8 <error@@Base+0x1c60>
  408850:	bl	403690 <clear@@Base+0x1d0>
  408854:	bl	412f88 <clear@@Base+0xfac8>
  408858:	ldr	x0, [sp, #128]
  40885c:	ldr	w0, [x0]
  408860:	cbnz	w0, 4088ac <clear@@Base+0x53ec>
  408864:	ldr	w0, [x19, #24]
  408868:	mov	w2, #0x1                   	// #1
  40886c:	mov	w1, #0x0                   	// #0
  408870:	mov	w22, #0x65                  	// #101
  408874:	bl	40cba8 <clear@@Base+0x96e8>
  408878:	b	408160 <clear@@Base+0x4ca0>
  40887c:	ldr	x0, [x19, #24]
  408880:	cmp	x0, #0x0
  408884:	b.gt	40884c <clear@@Base+0x538c>
  408888:	bl	411ce0 <clear@@Base+0xe820>
  40888c:	sxtw	x0, w0
  408890:	str	x0, [x19, #24]
  408894:	bl	4150f8 <error@@Base+0x1c60>
  408898:	bl	403690 <clear@@Base+0x1d0>
  40889c:	bl	412f88 <clear@@Base+0xfac8>
  4088a0:	ldr	x0, [sp, #128]
  4088a4:	ldr	w0, [x0]
  4088a8:	cbz	w0, 408864 <clear@@Base+0x53a4>
  4088ac:	ldr	x0, [x19, #64]
  4088b0:	bl	40d7d8 <clear@@Base+0xa318>
  4088b4:	b	408864 <clear@@Base+0x53a4>
  4088b8:	ldr	x0, [x19, #24]
  4088bc:	cmp	x0, #0x0
  4088c0:	b.gt	4088cc <clear@@Base+0x540c>
  4088c4:	mov	x0, #0x1                   	// #1
  4088c8:	str	x0, [x19, #24]
  4088cc:	bl	4150f8 <error@@Base+0x1c60>
  4088d0:	bl	403690 <clear@@Base+0x1d0>
  4088d4:	bl	412f88 <clear@@Base+0xfac8>
  4088d8:	ldr	x0, [sp, #128]
  4088dc:	ldr	w0, [x0]
  4088e0:	cmp	w0, #0x2
  4088e4:	ldr	x0, [x19, #24]
  4088e8:	b.eq	409348 <clear@@Base+0x5e88>  // b.none
  4088ec:	mov	w2, #0x0                   	// #0
  4088f0:	mov	w1, #0x0                   	// #0
  4088f4:	mov	w22, #0x65                  	// #101
  4088f8:	bl	40cba8 <clear@@Base+0x96e8>
  4088fc:	b	408160 <clear@@Base+0x4ca0>
  408900:	ldr	x0, [x19, #24]
  408904:	mov	w1, #0x1                   	// #1
  408908:	str	w1, [x19, #12]
  40890c:	cmp	x0, #0x0
  408910:	b.le	408d04 <clear@@Base+0x5844>
  408914:	bl	407560 <clear@@Base+0x40a0>
  408918:	mov	w22, #0x65                  	// #101
  40891c:	ldr	x0, [sp, #104]
  408920:	ldr	x0, [x0]
  408924:	bl	4079e8 <clear@@Base+0x4528>
  408928:	mov	w25, w0
  40892c:	ldr	w1, [x20]
  408930:	cbz	w1, 408308 <clear@@Base+0x4e48>
  408934:	b	408160 <clear@@Base+0x4ca0>
  408938:	ldr	x1, [sp, #216]
  40893c:	mov	w3, #0x0                   	// #0
  408940:	mov	x2, #0x0                   	// #0
  408944:	mov	w0, #0xa                   	// #10
  408948:	mov	w22, #0x65                  	// #101
  40894c:	bl	4077c8 <clear@@Base+0x4308>
  408950:	ldr	x0, [sp, #104]
  408954:	ldr	x0, [x0]
  408958:	bl	4079e8 <clear@@Base+0x4528>
  40895c:	mov	w25, w0
  408960:	ldr	w1, [x20]
  408964:	cbz	w1, 408308 <clear@@Base+0x4e48>
  408968:	b	408160 <clear@@Base+0x4ca0>
  40896c:	bl	4150f8 <error@@Base+0x1c60>
  408970:	bl	403690 <clear@@Base+0x1d0>
  408974:	bl	412f88 <clear@@Base+0xfac8>
  408978:	ldr	x0, [x19, #24]
  40897c:	cmp	x0, #0x0
  408980:	b.le	409330 <clear@@Base+0x5e70>
  408984:	mov	w22, #0x65                  	// #101
  408988:	bl	40db20 <clear@@Base+0xa660>
  40898c:	b	408160 <clear@@Base+0x4ca0>
  408990:	ldr	x0, [x19, #24]
  408994:	cmp	x0, #0x0
  408998:	b.le	4089a8 <clear@@Base+0x54e8>
  40899c:	adrp	x1, 43b000 <PC+0x47b8>
  4089a0:	add	x1, x1, #0x168
  4089a4:	str	w0, [x1]
  4089a8:	bl	4150f8 <error@@Base+0x1c60>
  4089ac:	bl	403690 <clear@@Base+0x1d0>
  4089b0:	bl	412f88 <clear@@Base+0xfac8>
  4089b4:	ldr	x0, [sp, #128]
  4089b8:	ldr	w0, [x0]
  4089bc:	cmp	w0, #0x2
  4089c0:	b.eq	40945c <clear@@Base+0x5f9c>  // b.none
  4089c4:	adrp	x0, 43b000 <PC+0x47b8>
  4089c8:	add	x0, x0, #0x168
  4089cc:	mov	w2, #0x0                   	// #0
  4089d0:	mov	w1, #0x0                   	// #0
  4089d4:	mov	w22, #0x65                  	// #101
  4089d8:	ldr	w0, [x0]
  4089dc:	bl	40cba8 <clear@@Base+0x96e8>
  4089e0:	b	408160 <clear@@Base+0x4ca0>
  4089e4:	ldr	x0, [sp, #160]
  4089e8:	ldr	w0, [x0]
  4089ec:	cbnz	w0, 409618 <clear@@Base+0x6158>
  4089f0:	ldr	x0, [sp, #296]
  4089f4:	mov	w3, #0x0                   	// #0
  4089f8:	ldr	x1, [sp, #248]
  4089fc:	mov	w22, #0x65                  	// #101
  408a00:	ldr	x2, [x0]
  408a04:	mov	w0, #0x9                   	// #9
  408a08:	bl	4077c8 <clear@@Base+0x4308>
  408a0c:	ldr	x0, [sp, #104]
  408a10:	ldr	x0, [x0]
  408a14:	bl	4079e8 <clear@@Base+0x4528>
  408a18:	mov	w25, w0
  408a1c:	ldr	w1, [x20]
  408a20:	cbz	w1, 408308 <clear@@Base+0x4e48>
  408a24:	b	408160 <clear@@Base+0x4ca0>
  408a28:	ldr	x0, [x19, #24]
  408a2c:	cmp	x0, #0x0
  408a30:	b.gt	408a40 <clear@@Base+0x5580>
  408a34:	mov	x1, #0x1                   	// #1
  408a38:	mov	w0, w1
  408a3c:	str	x1, [x19, #24]
  408a40:	bl	4172b8 <winch@@Base+0xf30>
  408a44:	mov	x28, x0
  408a48:	cbz	x0, 409400 <clear@@Base+0x5f40>
  408a4c:	bl	4150f8 <error@@Base+0x1c60>
  408a50:	mov	w22, #0x65                  	// #101
  408a54:	bl	403690 <clear@@Base+0x1d0>
  408a58:	bl	412f88 <clear@@Base+0xfac8>
  408a5c:	mov	x0, x28
  408a60:	bl	40af18 <clear@@Base+0x7a58>
  408a64:	cbnz	w0, 408160 <clear@@Base+0x4ca0>
  408a68:	bl	417070 <winch@@Base+0xce8>
  408a6c:	cmn	x0, #0x1
  408a70:	b.eq	408160 <clear@@Base+0x4ca0>  // b.none
  408a74:	ldr	x1, [sp, #184]
  408a78:	ldr	w1, [x1]
  408a7c:	bl	40d860 <clear@@Base+0xa3a0>
  408a80:	b	408160 <clear@@Base+0x4ca0>
  408a84:	ldr	x0, [x19, #24]
  408a88:	cmp	x0, #0x0
  408a8c:	b.gt	408a9c <clear@@Base+0x55dc>
  408a90:	mov	x1, #0x1                   	// #1
  408a94:	mov	w0, w1
  408a98:	str	x1, [x19, #24]
  408a9c:	bl	417240 <winch@@Base+0xeb8>
  408aa0:	mov	x28, x0
  408aa4:	cbz	x0, 409414 <clear@@Base+0x5f54>
  408aa8:	bl	4150f8 <error@@Base+0x1c60>
  408aac:	mov	w22, #0x65                  	// #101
  408ab0:	bl	403690 <clear@@Base+0x1d0>
  408ab4:	bl	412f88 <clear@@Base+0xfac8>
  408ab8:	mov	x0, x28
  408abc:	bl	40af18 <clear@@Base+0x7a58>
  408ac0:	cbnz	w0, 408160 <clear@@Base+0x4ca0>
  408ac4:	bl	417070 <winch@@Base+0xce8>
  408ac8:	cmn	x0, #0x1
  408acc:	b.eq	408160 <clear@@Base+0x4ca0>  // b.none
  408ad0:	ldr	x1, [sp, #184]
  408ad4:	ldr	w1, [x1]
  408ad8:	bl	40d860 <clear@@Base+0xa3a0>
  408adc:	b	408160 <clear@@Base+0x4ca0>
  408ae0:	bl	4150f8 <error@@Base+0x1c60>
  408ae4:	mov	w22, #0x65                  	// #101
  408ae8:	bl	403690 <clear@@Base+0x1d0>
  408aec:	bl	412f88 <clear@@Base+0xfac8>
  408af0:	ldr	x0, [sp, #168]
  408af4:	mov	w2, #0x0                   	// #0
  408af8:	mov	w1, #0x0                   	// #0
  408afc:	ldr	w0, [x0]
  408b00:	bl	40cce0 <clear@@Base+0x9820>
  408b04:	b	408160 <clear@@Base+0x4ca0>
  408b08:	bl	4150f8 <error@@Base+0x1c60>
  408b0c:	mov	w22, #0x65                  	// #101
  408b10:	bl	403690 <clear@@Base+0x1d0>
  408b14:	bl	412f88 <clear@@Base+0xfac8>
  408b18:	ldr	x0, [sp, #168]
  408b1c:	mov	w2, #0x0                   	// #0
  408b20:	mov	w1, #0x0                   	// #0
  408b24:	ldr	w0, [x0]
  408b28:	bl	40cba8 <clear@@Base+0x96e8>
  408b2c:	b	408160 <clear@@Base+0x4ca0>
  408b30:	ldr	w0, [x19, #12]
  408b34:	ldr	x1, [x19, #24]
  408b38:	orr	w0, w0, #0x200
  408b3c:	str	w0, [x19, #12]
  408b40:	cmp	x1, #0x0
  408b44:	b.gt	408b50 <clear@@Base+0x5690>
  408b48:	mov	x0, #0x1                   	// #1
  408b4c:	str	x0, [x19, #24]
  408b50:	bl	407560 <clear@@Base+0x40a0>
  408b54:	mov	w22, #0x65                  	// #101
  408b58:	bl	4150f8 <error@@Base+0x1c60>
  408b5c:	bl	403690 <clear@@Base+0x1d0>
  408b60:	bl	412f88 <clear@@Base+0xfac8>
  408b64:	ldr	w1, [x19, #24]
  408b68:	mov	x0, #0x0                   	// #0
  408b6c:	bl	407aa0 <clear@@Base+0x45e0>
  408b70:	b	408160 <clear@@Base+0x4ca0>
  408b74:	ldr	x0, [x19, #24]
  408b78:	cmp	x0, #0x0
  408b7c:	b.gt	408b88 <clear@@Base+0x56c8>
  408b80:	mov	x0, #0x1                   	// #1
  408b84:	str	x0, [x19, #24]
  408b88:	bl	407560 <clear@@Base+0x40a0>
  408b8c:	mov	w22, #0x65                  	// #101
  408b90:	bl	4150f8 <error@@Base+0x1c60>
  408b94:	bl	403690 <clear@@Base+0x1d0>
  408b98:	bl	412f88 <clear@@Base+0xfac8>
  408b9c:	ldr	w1, [x19, #24]
  408ba0:	mov	x0, #0x0                   	// #0
  408ba4:	bl	407aa0 <clear@@Base+0x45e0>
  408ba8:	b	408160 <clear@@Base+0x4ca0>
  408bac:	ldr	x0, [x19, #24]
  408bb0:	cmp	x0, #0x0
  408bb4:	b.le	4092b4 <clear@@Base+0x5df4>
  408bb8:	ldr	x1, [sp, #200]
  408bbc:	str	w0, [x1]
  408bc0:	ldr	x3, [sp, #136]
  408bc4:	mov	w2, #0x1                   	// #1
  408bc8:	ldr	x4, [sp, #152]
  408bcc:	mov	w22, #0x65                  	// #101
  408bd0:	ldr	w1, [x3]
  408bd4:	add	w0, w1, w0
  408bd8:	str	w2, [x4]
  408bdc:	str	w0, [x3]
  408be0:	b	408160 <clear@@Base+0x4ca0>
  408be4:	ldr	x0, [x19, #24]
  408be8:	cmp	x0, #0x0
  408bec:	b.le	4092f8 <clear@@Base+0x5e38>
  408bf0:	ldr	x1, [sp, #200]
  408bf4:	str	w0, [x1]
  408bf8:	ldr	x1, [sp, #136]
  408bfc:	ldr	w1, [x1]
  408c00:	cmp	x0, w1, sxtw
  408c04:	sxtw	x2, w1
  408c08:	b.le	408c14 <clear@@Base+0x5754>
  408c0c:	mov	x0, x2
  408c10:	str	x2, [x19, #24]
  408c14:	ldr	x2, [sp, #136]
  408c18:	sub	w0, w1, w0
  408c1c:	mov	w22, #0x65                  	// #101
  408c20:	mov	w1, #0x1                   	// #1
  408c24:	str	w0, [x2]
  408c28:	ldr	x0, [sp, #152]
  408c2c:	str	w1, [x0]
  408c30:	b	408160 <clear@@Base+0x4ca0>
  408c34:	ldr	x0, [x19, #24]
  408c38:	cmp	x0, #0x0
  408c3c:	b.le	408c4c <clear@@Base+0x578c>
  408c40:	adrp	x1, 43b000 <PC+0x47b8>
  408c44:	add	x1, x1, #0x168
  408c48:	str	w0, [x1]
  408c4c:	bl	4150f8 <error@@Base+0x1c60>
  408c50:	mov	w22, #0x65                  	// #101
  408c54:	bl	403690 <clear@@Base+0x1d0>
  408c58:	bl	412f88 <clear@@Base+0xfac8>
  408c5c:	adrp	x0, 43b000 <PC+0x47b8>
  408c60:	add	x0, x0, #0x168
  408c64:	mov	w2, #0x0                   	// #0
  408c68:	mov	w1, #0x0                   	// #0
  408c6c:	ldr	w0, [x0]
  408c70:	bl	40cce0 <clear@@Base+0x9820>
  408c74:	b	408160 <clear@@Base+0x4ca0>
  408c78:	ldr	x0, [x19, #24]
  408c7c:	cmp	x0, #0x0
  408c80:	b.gt	408678 <clear@@Base+0x51b8>
  408c84:	bl	411ce0 <clear@@Base+0xe820>
  408c88:	sxtw	x0, w0
  408c8c:	str	x0, [x19, #24]
  408c90:	b	408678 <clear@@Base+0x51b8>
  408c94:	ldr	x0, [x19, #24]
  408c98:	cmp	x0, #0x0
  408c9c:	b.gt	408ca8 <clear@@Base+0x57e8>
  408ca0:	mov	x0, #0x1                   	// #1
  408ca4:	str	x0, [x19, #24]
  408ca8:	bl	4150f8 <error@@Base+0x1c60>
  408cac:	mov	w22, #0x65                  	// #101
  408cb0:	bl	403690 <clear@@Base+0x1d0>
  408cb4:	bl	412f88 <clear@@Base+0xfac8>
  408cb8:	ldr	w0, [x19, #24]
  408cbc:	mov	w2, #0x0                   	// #0
  408cc0:	mov	w1, #0x0                   	// #0
  408cc4:	bl	40cce0 <clear@@Base+0x9820>
  408cc8:	b	408160 <clear@@Base+0x4ca0>
  408ccc:	ldr	x1, [sp, #240]
  408cd0:	mov	w0, #0x6                   	// #6
  408cd4:	mov	w3, #0x1                   	// #1
  408cd8:	mov	x2, #0x0                   	// #0
  408cdc:	mov	w22, #0x65                  	// #101
  408ce0:	bl	4077c8 <clear@@Base+0x4308>
  408ce4:	ldr	w0, [x20]
  408ce8:	cbz	w0, 408260 <clear@@Base+0x4da0>
  408cec:	b	408160 <clear@@Base+0x4ca0>
  408cf0:	ldr	x0, [x19, #24]
  408cf4:	mov	w1, #0x2                   	// #2
  408cf8:	str	w1, [x19, #12]
  408cfc:	cmp	x0, #0x0
  408d00:	b.gt	408914 <clear@@Base+0x5454>
  408d04:	mov	x0, #0x1                   	// #1
  408d08:	str	x0, [x19, #24]
  408d0c:	b	408914 <clear@@Base+0x5454>
  408d10:	stp	wzr, wzr, [x19, #16]
  408d14:	bl	4076e0 <clear@@Base+0x4220>
  408d18:	ldr	x0, [sp, #104]
  408d1c:	mov	w22, #0x65                  	// #101
  408d20:	ldr	x0, [x0]
  408d24:	bl	4079e8 <clear@@Base+0x4528>
  408d28:	mov	w25, w0
  408d2c:	ldr	w1, [x20]
  408d30:	cbz	w1, 408308 <clear@@Base+0x4e48>
  408d34:	b	408160 <clear@@Base+0x4ca0>
  408d38:	ldr	x1, [sp, #136]
  408d3c:	mov	w0, #0x1                   	// #1
  408d40:	mov	w22, #0x65                  	// #101
  408d44:	str	wzr, [x1]
  408d48:	ldr	x1, [sp, #152]
  408d4c:	str	w0, [x1]
  408d50:	b	408160 <clear@@Base+0x4ca0>
  408d54:	bl	4150f8 <error@@Base+0x1c60>
  408d58:	bl	403690 <clear@@Base+0x1d0>
  408d5c:	bl	412f88 <clear@@Base+0xfac8>
  408d60:	ldr	x0, [x19, #24]
  408d64:	cmp	x0, #0x0
  408d68:	b.le	4092ec <clear@@Base+0x5e2c>
  408d6c:	mov	w22, #0x65                  	// #101
  408d70:	bl	40db20 <clear@@Base+0xa660>
  408d74:	b	408160 <clear@@Base+0x4ca0>
  408d78:	mov	w0, #0x1                   	// #1
  408d7c:	bl	4078e8 <clear@@Base+0x4428>
  408d80:	mov	w22, w0
  408d84:	b	408160 <clear@@Base+0x4ca0>
  408d88:	mov	w0, #0x2001                	// #8193
  408d8c:	str	w0, [x19, #12]
  408d90:	b	408914 <clear@@Base+0x5454>
  408d94:	ldr	x1, [sp, #256]
  408d98:	mov	x2, #0x0                   	// #0
  408d9c:	mov	w3, #0x0                   	// #0
  408da0:	mov	w0, #0x3e                  	// #62
  408da4:	mov	w22, #0x65                  	// #101
  408da8:	bl	4077c8 <clear@@Base+0x4308>
  408dac:	ldr	x0, [sp, #104]
  408db0:	ldr	x0, [x0]
  408db4:	bl	4079e8 <clear@@Base+0x4528>
  408db8:	mov	x2, x0
  408dbc:	ldr	x1, [sp, #144]
  408dc0:	mov	w25, w0
  408dc4:	ldr	w1, [x1]
  408dc8:	cmp	w1, w0
  408dcc:	b.eq	408160 <clear@@Base+0x4ca0>  // b.none
  408dd0:	bl	407818 <clear@@Base+0x4358>
  408dd4:	cbnz	w0, 408160 <clear@@Base+0x4ca0>
  408dd8:	cmp	w2, #0xa
  408ddc:	ccmp	w2, #0xd, #0x4, ne  // ne = any
  408de0:	b.eq	408160 <clear@@Base+0x4ca0>  // b.none
  408de4:	mov	w0, w2
  408de8:	bl	410a50 <clear@@Base+0xd590>
  408dec:	bl	40dbd8 <clear@@Base+0xa718>
  408df0:	b	408160 <clear@@Base+0x4ca0>
  408df4:	bl	40fb90 <clear@@Base+0xc6d0>
  408df8:	mov	w22, #0x65                  	// #101
  408dfc:	ldr	x1, [sp, #136]
  408e00:	str	w0, [x1]
  408e04:	mov	w0, #0x1                   	// #1
  408e08:	ldr	x1, [sp, #152]
  408e0c:	str	w0, [x1]
  408e10:	b	408160 <clear@@Base+0x4ca0>
  408e14:	ldr	x0, [sp, #128]
  408e18:	ldr	w0, [x0]
  408e1c:	cbnz	w0, 409360 <clear@@Base+0x5ea0>
  408e20:	mov	w0, #0x0                   	// #0
  408e24:	bl	4078e8 <clear@@Base+0x4428>
  408e28:	mov	w22, w0
  408e2c:	b	408160 <clear@@Base+0x4ca0>
  408e30:	mov	w0, #0x1                   	// #1
  408e34:	stp	w0, wzr, [x19, #16]
  408e38:	mov	w22, #0x65                  	// #101
  408e3c:	bl	4076e0 <clear@@Base+0x4220>
  408e40:	ldr	x0, [sp, #104]
  408e44:	ldr	x0, [x0]
  408e48:	bl	4079e8 <clear@@Base+0x4528>
  408e4c:	mov	w25, w0
  408e50:	ldr	w1, [x20]
  408e54:	cbz	w1, 408260 <clear@@Base+0x4da0>
  408e58:	b	408160 <clear@@Base+0x4ca0>
  408e5c:	ldr	w28, [x19, #12]
  408e60:	ldr	x1, [x19, #24]
  408e64:	and	w0, w28, #0xfffffffc
  408e68:	tst	x28, #0x1
  408e6c:	orr	w2, w0, #0x2
  408e70:	orr	w0, w0, #0x1
  408e74:	csel	w0, w0, w2, eq  // eq = none
  408e78:	cmp	x1, #0x0
  408e7c:	orr	w0, w0, #0x200
  408e80:	str	w0, [x19, #12]
  408e84:	b.gt	408e90 <clear@@Base+0x59d0>
  408e88:	mov	x0, #0x1                   	// #1
  408e8c:	str	x0, [x19, #24]
  408e90:	bl	407560 <clear@@Base+0x40a0>
  408e94:	mov	w22, #0x65                  	// #101
  408e98:	bl	4150f8 <error@@Base+0x1c60>
  408e9c:	bl	403690 <clear@@Base+0x1d0>
  408ea0:	bl	412f88 <clear@@Base+0xfac8>
  408ea4:	ldr	w1, [x19, #24]
  408ea8:	mov	x0, #0x0                   	// #0
  408eac:	bl	407aa0 <clear@@Base+0x45e0>
  408eb0:	str	w28, [x19, #12]
  408eb4:	b	408160 <clear@@Base+0x4ca0>
  408eb8:	ldr	w28, [x19, #12]
  408ebc:	ldr	x1, [x19, #24]
  408ec0:	and	w0, w28, #0xfffffffc
  408ec4:	tst	x28, #0x1
  408ec8:	orr	w2, w0, #0x2
  408ecc:	orr	w0, w0, #0x1
  408ed0:	csel	w0, w0, w2, eq  // eq = none
  408ed4:	str	w0, [x19, #12]
  408ed8:	cmp	x1, #0x0
  408edc:	b.gt	408ee8 <clear@@Base+0x5a28>
  408ee0:	mov	x0, #0x1                   	// #1
  408ee4:	str	x0, [x19, #24]
  408ee8:	bl	407560 <clear@@Base+0x40a0>
  408eec:	mov	w22, #0x65                  	// #101
  408ef0:	bl	4150f8 <error@@Base+0x1c60>
  408ef4:	bl	403690 <clear@@Base+0x1d0>
  408ef8:	bl	412f88 <clear@@Base+0xfac8>
  408efc:	ldr	w1, [x19, #24]
  408f00:	mov	x0, #0x0                   	// #0
  408f04:	bl	407aa0 <clear@@Base+0x45e0>
  408f08:	str	w28, [x19, #12]
  408f0c:	b	408160 <clear@@Base+0x4ca0>
  408f10:	mov	w22, #0x65                  	// #101
  408f14:	bl	404900 <clear@@Base+0x1440>
  408f18:	tbnz	w0, #3, 408160 <clear@@Base+0x4ca0>
  408f1c:	ldr	x0, [sp, #120]
  408f20:	ldr	x28, [x0]
  408f24:	mov	x0, x28
  408f28:	bl	40cf28 <clear@@Base+0x9a68>
  408f2c:	cbz	x0, 409508 <clear@@Base+0x6048>
  408f30:	bl	40aef8 <clear@@Base+0x7a38>
  408f34:	cbz	w0, 4094fc <clear@@Base+0x603c>
  408f38:	mov	x0, x28
  408f3c:	bl	40b160 <clear@@Base+0x7ca0>
  408f40:	b	408160 <clear@@Base+0x4ca0>
  408f44:	bl	4150f8 <error@@Base+0x1c60>
  408f48:	bl	403690 <clear@@Base+0x1d0>
  408f4c:	bl	412f88 <clear@@Base+0xfac8>
  408f50:	ldr	x0, [x19, #24]
  408f54:	tbz	x0, #63, 408f60 <clear@@Base+0x5aa0>
  408f58:	mov	x0, #0x0                   	// #0
  408f5c:	str	xzr, [x19, #24]
  408f60:	ldr	x1, [sp, #184]
  408f64:	mov	w22, #0x65                  	// #101
  408f68:	ldr	w1, [x1]
  408f6c:	bl	40dcb8 <clear@@Base+0xa7f8>
  408f70:	b	408160 <clear@@Base+0x4ca0>
  408f74:	ldr	x0, [x19, #24]
  408f78:	cmp	x0, #0x0
  408f7c:	b.le	409428 <clear@@Base+0x5f68>
  408f80:	bl	4150f8 <error@@Base+0x1c60>
  408f84:	bl	403690 <clear@@Base+0x1d0>
  408f88:	bl	412f88 <clear@@Base+0xfac8>
  408f8c:	ldr	x0, [sp, #128]
  408f90:	ldr	w0, [x0]
  408f94:	cmp	w0, #0x2
  408f98:	b.eq	409450 <clear@@Base+0x5f90>  // b.none
  408f9c:	ldr	w0, [x19, #24]
  408fa0:	mov	w2, #0x0                   	// #0
  408fa4:	mov	w1, #0x1                   	// #1
  408fa8:	mov	w22, #0x65                  	// #101
  408fac:	bl	40cba8 <clear@@Base+0x96e8>
  408fb0:	b	408160 <clear@@Base+0x4ca0>
  408fb4:	mov	w22, #0x65                  	// #101
  408fb8:	bl	415288 <error@@Base+0x1df0>
  408fbc:	b	408160 <clear@@Base+0x4ca0>
  408fc0:	ldr	x0, [x19, #24]
  408fc4:	cmp	x0, #0x0
  408fc8:	b.gt	408fd8 <clear@@Base+0x5b18>
  408fcc:	mov	x1, #0x1                   	// #1
  408fd0:	mov	w0, w1
  408fd4:	str	x1, [x19, #24]
  408fd8:	mov	w22, #0x65                  	// #101
  408fdc:	bl	40b0e8 <clear@@Base+0x7c28>
  408fe0:	cbz	w0, 408160 <clear@@Base+0x4ca0>
  408fe4:	ldr	x0, [sp, #432]
  408fe8:	mov	x1, #0x0                   	// #0
  408fec:	bl	413498 <error@@Base>
  408ff0:	b	408160 <clear@@Base+0x4ca0>
  408ff4:	ldr	x0, [sp, #160]
  408ff8:	ldr	w0, [x0]
  408ffc:	cbnz	w0, 4096cc <clear@@Base+0x620c>
  409000:	ldr	x1, [sp, #272]
  409004:	mov	x2, #0x0                   	// #0
  409008:	mov	w3, #0x0                   	// #0
  40900c:	mov	w0, #0x25                  	// #37
  409010:	mov	w22, #0x65                  	// #101
  409014:	bl	4077c8 <clear@@Base+0x4308>
  409018:	ldr	x28, [sp, #104]
  40901c:	ldr	x0, [x28]
  409020:	bl	4079e8 <clear@@Base+0x4528>
  409024:	mov	x2, x0
  409028:	ldr	x1, [sp, #144]
  40902c:	mov	w25, w0
  409030:	ldr	w1, [x1]
  409034:	cmp	w1, w0
  409038:	b.eq	408160 <clear@@Base+0x4ca0>  // b.none
  40903c:	bl	407818 <clear@@Base+0x4358>
  409040:	cbnz	w0, 408160 <clear@@Base+0x4ca0>
  409044:	cmp	w2, #0xa
  409048:	mov	w0, #0x2e                  	// #46
  40904c:	ccmp	w2, #0xd, #0x4, ne  // ne = any
  409050:	csel	w25, w2, w0, ne  // ne = any
  409054:	mov	w0, w25
  409058:	bl	4109c0 <clear@@Base+0xd500>
  40905c:	cbnz	w0, 408160 <clear@@Base+0x4ca0>
  409060:	ldr	x0, [sp, #192]
  409064:	mov	w3, #0x0                   	// #0
  409068:	ldr	x1, [sp, #176]
  40906c:	strb	w25, [x19, #56]
  409070:	ldr	x2, [x0]
  409074:	mov	w0, #0x25                  	// #37
  409078:	bl	4077c8 <clear@@Base+0x4308>
  40907c:	ldr	x0, [x28]
  409080:	bl	4079e8 <clear@@Base+0x4528>
  409084:	mov	w25, w0
  409088:	ldr	w1, [x20]
  40908c:	cbz	w1, 408260 <clear@@Base+0x4da0>
  409090:	b	408160 <clear@@Base+0x4ca0>
  409094:	cmp	w1, #0x5
  409098:	b.eq	40832c <clear@@Base+0x4e6c>  // b.none
  40909c:	cmp	w25, #0xa
  4090a0:	ccmp	w25, #0xd, #0x4, ne  // ne = any
  4090a4:	b.eq	409160 <clear@@Base+0x5ca0>  // b.none
  4090a8:	mov	w0, w25
  4090ac:	bl	4069f8 <clear@@Base+0x3538>
  4090b0:	cmp	w0, #0x1
  4090b4:	b.eq	409298 <clear@@Base+0x5dd8>  // b.none
  4090b8:	ldr	w0, [x19, #8]
  4090bc:	sub	w0, w0, #0x23
  4090c0:	cmp	w0, #0x1
  4090c4:	b.hi	40836c <clear@@Base+0x4eac>  // b.pmore
  4090c8:	bl	406810 <clear@@Base+0x3350>
  4090cc:	cmp	w0, #0x1
  4090d0:	b.le	40836c <clear@@Base+0x4eac>
  4090d4:	mov	w22, #0x65                  	// #101
  4090d8:	bl	407b98 <clear@@Base+0x46d8>
  4090dc:	b	408160 <clear@@Base+0x4ca0>
  4090e0:	cmp	w1, #0x2f
  4090e4:	b.ne	40914c <clear@@Base+0x5c8c>  // b.any
  4090e8:	ldr	x0, [x19, #40]
  4090ec:	cbz	x0, 409220 <clear@@Base+0x5d60>
  4090f0:	ldr	w0, [x19, #20]
  4090f4:	cbz	w0, 409250 <clear@@Base+0x5d90>
  4090f8:	cmp	w25, #0xa
  4090fc:	ccmp	w25, #0xd, #0x4, ne  // ne = any
  409100:	ldr	x0, [x19, #40]
  409104:	b.ne	40946c <clear@@Base+0x5fac>  // b.any
  409108:	cbz	x0, 409520 <clear@@Base+0x6060>
  40910c:	str	wzr, [x19, #20]
  409110:	bl	4066c0 <clear@@Base+0x3200>
  409114:	ldr	w3, [x19, #16]
  409118:	ldr	x0, [x19, #40]
  40911c:	and	w1, w3, #0xffffffbf
  409120:	cmp	w1, #0x1
  409124:	b.ne	409138 <clear@@Base+0x5c78>  // b.any
  409128:	bl	411ea8 <clear@@Base+0xe9e8>
  40912c:	cbnz	w0, 40953c <clear@@Base+0x607c>
  409130:	ldr	w3, [x19, #16]
  409134:	ldr	x0, [x19, #40]
  409138:	mov	w22, #0x65                  	// #101
  40913c:	ldr	w1, [x19, #32]
  409140:	ldr	x2, [sp, #224]
  409144:	bl	412518 <clear@@Base+0xf058>
  409148:	b	408160 <clear@@Base+0x4ca0>
  40914c:	cmp	w1, #0x37
  409150:	b.eq	40832c <clear@@Base+0x4e6c>  // b.none
  409154:	cmp	w25, #0xa
  409158:	ccmp	w25, #0xd, #0x4, ne  // ne = any
  40915c:	b.ne	4090a8 <clear@@Base+0x5be8>  // b.any
  409160:	mov	w22, #0x65                  	// #101
  409164:	bl	407b98 <clear@@Base+0x46d8>
  409168:	b	408160 <clear@@Base+0x4ca0>
  40916c:	cmp	w25, #0x2e
  409170:	sub	w0, w25, #0x30
  409174:	ccmp	w0, #0x9, #0x0, ne  // ne = any
  409178:	b.ls	40909c <clear@@Base+0x5bdc>  // b.plast
  40917c:	mov	w0, w25
  409180:	mov	w1, #0xf                   	// #15
  409184:	bl	40a3c0 <clear@@Base+0x6f00>
  409188:	cmp	w0, #0x64
  40918c:	b.ne	40909c <clear@@Base+0x5bdc>  // b.any
  409190:	add	x0, x19, #0x48
  409194:	bl	4071d0 <clear@@Base+0x3d10>
  409198:	ldr	w1, [x19, #8]
  40919c:	str	x0, [x19, #24]
  4091a0:	cbz	w1, 4091ac <clear@@Base+0x5cec>
  4091a4:	str	wzr, [x19, #8]
  4091a8:	bl	4031c0 <setlocale@plt+0x15a0>
  4091ac:	bl	4069a8 <clear@@Base+0x34e8>
  4091b0:	ldr	w0, [x19, #8]
  4091b4:	cbz	w0, 408268 <clear@@Base+0x4da8>
  4091b8:	mov	w0, w25
  4091bc:	mov	w22, #0x65                  	// #101
  4091c0:	bl	4069f8 <clear@@Base+0x3538>
  4091c4:	cmp	w0, #0x1
  4091c8:	b.eq	408160 <clear@@Base+0x4ca0>  // b.none
  4091cc:	bl	406810 <clear@@Base+0x3350>
  4091d0:	cbz	w0, 408160 <clear@@Base+0x4ca0>
  4091d4:	bl	407270 <clear@@Base+0x3db0>
  4091d8:	b	408274 <clear@@Base+0x4db4>
  4091dc:	cmp	w25, #0x5
  4091e0:	b.eq	4094e8 <clear@@Base+0x6028>  // b.none
  4091e4:	cmp	w25, #0x6
  4091e8:	b.ne	40909c <clear@@Base+0x5bdc>  // b.any
  4091ec:	ldr	w0, [x19, #8]
  4091f0:	cmp	w0, #0x37
  4091f4:	b.eq	40909c <clear@@Base+0x5bdc>  // b.none
  4091f8:	mov	w0, #0x400                 	// #1024
  4091fc:	b	40835c <clear@@Base+0x4e9c>
  409200:	cmp	w25, #0x2a
  409204:	b.eq	4094e8 <clear@@Base+0x6028>  // b.none
  409208:	cmp	w25, #0x40
  40920c:	b.eq	4091ec <clear@@Base+0x5d2c>  // b.none
  409210:	cmp	w25, #0x21
  409214:	mov	w0, #0x100                 	// #256
  409218:	b.eq	40835c <clear@@Base+0x4e9c>  // b.none
  40921c:	b	40909c <clear@@Base+0x5bdc>
  409220:	bl	406810 <clear@@Base+0x3350>
  409224:	cbnz	w0, 4090f0 <clear@@Base+0x5c30>
  409228:	ldr	w0, [x19, #16]
  40922c:	ands	w1, w0, #0xffffffbf
  409230:	b.eq	4095c0 <clear@@Base+0x6100>  // b.none
  409234:	cmp	w25, #0x2b
  409238:	b.eq	409708 <clear@@Base+0x6248>  // b.none
  40923c:	b.le	409598 <clear@@Base+0x60d8>
  409240:	cmp	w25, #0x2d
  409244:	b.eq	4095c8 <clear@@Base+0x6108>  // b.none
  409248:	ldr	w0, [x19, #20]
  40924c:	cbnz	w0, 409468 <clear@@Base+0x5fa8>
  409250:	ldr	x0, [sp, #144]
  409254:	ldr	w0, [x0]
  409258:	cmp	w0, w25
  40925c:	b.eq	40909c <clear@@Base+0x5bdc>  // b.none
  409260:	mov	w0, w25
  409264:	bl	407818 <clear@@Base+0x4358>
  409268:	cbnz	w0, 40909c <clear@@Base+0x5bdc>
  40926c:	ldr	x0, [x19, #40]
  409270:	cbnz	x0, 40909c <clear@@Base+0x5bdc>
  409274:	mov	w0, w25
  409278:	bl	412af0 <clear@@Base+0xf630>
  40927c:	str	x0, [x19, #40]
  409280:	cbz	x0, 4096e8 <clear@@Base+0x6228>
  409284:	sub	w0, w25, #0x61
  409288:	cmp	w0, #0x19
  40928c:	cset	w0, ls  // ls = plast
  409290:	str	w0, [x19, #32]
  409294:	b	409114 <clear@@Base+0x5c54>
  409298:	mov	w22, #0x65                  	// #101
  40929c:	b	408160 <clear@@Base+0x4ca0>
  4092a0:	ldr	x0, [sp, #208]
  4092a4:	mov	x1, #0x0                   	// #0
  4092a8:	mov	w22, #0x65                  	// #101
  4092ac:	bl	413498 <error@@Base>
  4092b0:	b	408160 <clear@@Base+0x4ca0>
  4092b4:	ldr	x0, [sp, #200]
  4092b8:	ldr	w0, [x0]
  4092bc:	cmp	w0, #0x0
  4092c0:	sxtw	x0, w0
  4092c4:	b.le	4092d0 <clear@@Base+0x5e10>
  4092c8:	str	x0, [x19, #24]
  4092cc:	b	408bc0 <clear@@Base+0x5700>
  4092d0:	ldr	x0, [sp, #320]
  4092d4:	ldr	w0, [x0]
  4092d8:	add	w0, w0, w0, lsr #31
  4092dc:	asr	w0, w0, #1
  4092e0:	sxtw	x0, w0
  4092e4:	str	x0, [x19, #24]
  4092e8:	b	408bc0 <clear@@Base+0x5700>
  4092ec:	mov	w22, #0x65                  	// #101
  4092f0:	bl	40dd40 <clear@@Base+0xa880>
  4092f4:	b	408160 <clear@@Base+0x4ca0>
  4092f8:	ldr	x0, [sp, #200]
  4092fc:	ldr	w0, [x0]
  409300:	cmp	w0, #0x0
  409304:	sxtw	x0, w0
  409308:	b.le	409314 <clear@@Base+0x5e54>
  40930c:	str	x0, [x19, #24]
  409310:	b	408bf8 <clear@@Base+0x5738>
  409314:	ldr	x0, [sp, #320]
  409318:	ldr	w0, [x0]
  40931c:	add	w0, w0, w0, lsr #31
  409320:	asr	w0, w0, #1
  409324:	sxtw	x0, w0
  409328:	str	x0, [x19, #24]
  40932c:	b	408bf8 <clear@@Base+0x5738>
  409330:	mov	w22, #0x65                  	// #101
  409334:	bl	40dc20 <clear@@Base+0xa760>
  409338:	b	408160 <clear@@Base+0x4ca0>
  40933c:	str	xzr, [x19, #24]
  409340:	str	xzr, [x19, #72]
  409344:	b	40853c <clear@@Base+0x507c>
  409348:	cmp	x0, #0x1
  40934c:	b.le	4088ec <clear@@Base+0x542c>
  409350:	ldr	x0, [x19, #64]
  409354:	bl	40d7d8 <clear@@Base+0xa318>
  409358:	ldr	x0, [x19, #24]
  40935c:	b	4088ec <clear@@Base+0x542c>
  409360:	ldr	x0, [x19, #64]
  409364:	bl	40d7d8 <clear@@Base+0xa318>
  409368:	b	408e20 <clear@@Base+0x5960>
  40936c:	cmp	x0, #0x1
  409370:	b.le	408738 <clear@@Base+0x5278>
  409374:	ldr	x0, [x19, #64]
  409378:	bl	40d7d8 <clear@@Base+0xa318>
  40937c:	ldr	x0, [x19, #24]
  409380:	b	408738 <clear@@Base+0x5278>
  409384:	ldr	x0, [sp, #384]
  409388:	mov	x1, #0x0                   	// #0
  40938c:	mov	w22, #0x65                  	// #101
  409390:	bl	413498 <error@@Base>
  409394:	b	408160 <clear@@Base+0x4ca0>
  409398:	ldr	x0, [sp, #400]
  40939c:	mov	x1, #0x0                   	// #0
  4093a0:	mov	w22, #0x65                  	// #101
  4093a4:	bl	413498 <error@@Base>
  4093a8:	b	408160 <clear@@Base+0x4ca0>
  4093ac:	ldr	x1, [sp, #440]
  4093b0:	mov	x2, #0x0                   	// #0
  4093b4:	mov	w3, #0x0                   	// #0
  4093b8:	mov	w0, #0x1a                  	// #26
  4093bc:	bl	4077c8 <clear@@Base+0x4308>
  4093c0:	ldr	x0, [sp, #104]
  4093c4:	ldr	x0, [x0]
  4093c8:	bl	4079e8 <clear@@Base+0x4528>
  4093cc:	mov	x2, x0
  4093d0:	ldr	x1, [sp, #144]
  4093d4:	mov	w25, w0
  4093d8:	ldr	w1, [x1]
  4093dc:	cmp	w1, w0
  4093e0:	b.eq	409518 <clear@@Base+0x6058>  // b.none
  4093e4:	bl	407818 <clear@@Base+0x4358>
  4093e8:	cbnz	w0, 409510 <clear@@Base+0x6050>
  4093ec:	cmp	w2, #0xa
  4093f0:	ccmp	w2, #0xd, #0x4, ne  // ne = any
  4093f4:	b.ne	409574 <clear@@Base+0x60b4>  // b.any
  4093f8:	mov	w22, #0x65                  	// #101
  4093fc:	b	408160 <clear@@Base+0x4ca0>
  409400:	ldr	x0, [sp, #424]
  409404:	mov	x1, #0x0                   	// #0
  409408:	mov	w22, #0x65                  	// #101
  40940c:	bl	413498 <error@@Base>
  409410:	b	408160 <clear@@Base+0x4ca0>
  409414:	ldr	x0, [sp, #416]
  409418:	mov	x1, #0x0                   	// #0
  40941c:	mov	w22, #0x65                  	// #101
  409420:	bl	413498 <error@@Base>
  409424:	b	408160 <clear@@Base+0x4ca0>
  409428:	bl	411ce0 <clear@@Base+0xe820>
  40942c:	sxtw	x0, w0
  409430:	str	x0, [x19, #24]
  409434:	bl	4150f8 <error@@Base+0x1c60>
  409438:	bl	403690 <clear@@Base+0x1d0>
  40943c:	bl	412f88 <clear@@Base+0xfac8>
  409440:	ldr	x0, [sp, #128]
  409444:	ldr	w0, [x0]
  409448:	cmp	w0, #0x2
  40944c:	b.ne	408f9c <clear@@Base+0x5adc>  // b.any
  409450:	ldr	x0, [x19, #64]
  409454:	bl	40d7d8 <clear@@Base+0xa318>
  409458:	b	408f9c <clear@@Base+0x5adc>
  40945c:	ldr	x0, [x19, #64]
  409460:	bl	40d7d8 <clear@@Base+0xa318>
  409464:	b	4089c4 <clear@@Base+0x5504>
  409468:	ldr	x0, [x19, #40]
  40946c:	cbz	x0, 40962c <clear@@Base+0x616c>
  409470:	ldr	x0, [sp, #144]
  409474:	ldr	w0, [x0]
  409478:	cmp	w0, w25
  40947c:	b.eq	409590 <clear@@Base+0x60d0>  // b.none
  409480:	mov	w0, w25
  409484:	bl	407818 <clear@@Base+0x4358>
  409488:	cbz	w0, 40836c <clear@@Base+0x4eac>
  40948c:	mov	w22, #0x65                  	// #101
  409490:	b	408160 <clear@@Base+0x4ca0>
  409494:	b.ne	40853c <clear@@Base+0x507c>  // b.any
  409498:	ldr	x0, [x19, #72]
  40949c:	cbz	x0, 40853c <clear@@Base+0x507c>
  4094a0:	b	408530 <clear@@Base+0x5070>
  4094a4:	ldr	x3, [sp, #136]
  4094a8:	mov	w0, #0x1                   	// #1
  4094ac:	ldp	w2, w1, [x19, #80]
  4094b0:	mov	w22, #0x65                  	// #101
  4094b4:	str	w2, [x3]
  4094b8:	ldr	x2, [sp, #328]
  4094bc:	str	w1, [x2]
  4094c0:	bl	40b0b8 <clear@@Base+0x7bf8>
  4094c4:	cbz	w0, 408160 <clear@@Base+0x4ca0>
  4094c8:	b	4084ac <clear@@Base+0x4fec>
  4094cc:	mov	w0, #0x1000                	// #4096
  4094d0:	b	40835c <clear@@Base+0x4e9c>
  4094d4:	ldr	w0, [x19, #8]
  4094d8:	cmp	w0, #0x37
  4094dc:	b.eq	4090a8 <clear@@Base+0x5be8>  // b.none
  4094e0:	mov	w0, #0x4                   	// #4
  4094e4:	b	40835c <clear@@Base+0x4e9c>
  4094e8:	ldr	w0, [x19, #8]
  4094ec:	cmp	w0, #0x37
  4094f0:	b.eq	40909c <clear@@Base+0x5bdc>  // b.none
  4094f4:	mov	w0, #0x200                 	// #512
  4094f8:	b	40835c <clear@@Base+0x4e9c>
  4094fc:	mov	x0, x28
  409500:	bl	40ce18 <clear@@Base+0x9958>
  409504:	b	408160 <clear@@Base+0x4ca0>
  409508:	bl	4034a0 <setlocale@plt+0x1880>
  40950c:	b	408160 <clear@@Base+0x4ca0>
  409510:	mov	w22, #0x65                  	// #101
  409514:	b	408160 <clear@@Base+0x4ca0>
  409518:	mov	w22, #0x65                  	// #101
  40951c:	b	408160 <clear@@Base+0x4ca0>
  409520:	bl	407270 <clear@@Base+0x3db0>
  409524:	str	x0, [sp, #504]
  409528:	ldr	x0, [sp, #336]
  40952c:	add	x1, sp, #0x1f8
  409530:	mov	w22, #0x65                  	// #101
  409534:	bl	413498 <error@@Base>
  409538:	b	408160 <clear@@Base+0x4ca0>
  40953c:	ldr	x0, [x19, #40]
  409540:	bl	411ec8 <clear@@Base+0xea08>
  409544:	mov	x1, x0
  409548:	mov	w3, #0x0                   	// #0
  40954c:	mov	x2, #0x0                   	// #0
  409550:	mov	w0, #0x2f                  	// #47
  409554:	bl	4077c8 <clear@@Base+0x4308>
  409558:	b	40836c <clear@@Base+0x4eac>
  40955c:	ldrb	w0, [x0, #1]
  409560:	cbnz	w0, 4087ac <clear@@Base+0x52ec>
  409564:	ldr	x0, [sp, #368]
  409568:	mov	x1, #0x0                   	// #0
  40956c:	bl	413498 <error@@Base>
  409570:	b	408160 <clear@@Base+0x4ca0>
  409574:	cmp	w22, #0x3f
  409578:	mov	w0, w2
  40957c:	csetm	w1, eq  // eq = none
  409580:	mov	w22, #0x65                  	// #101
  409584:	bl	4109e0 <clear@@Base+0xd520>
  409588:	bl	40dbd8 <clear@@Base+0xa718>
  40958c:	b	408160 <clear@@Base+0x4ca0>
  409590:	mov	w22, #0x65                  	// #101
  409594:	b	408160 <clear@@Base+0x4ca0>
  409598:	cmp	w25, #0x10
  40959c:	b.eq	4095f4 <clear@@Base+0x6134>  // b.none
  4095a0:	cmp	w25, #0x21
  4095a4:	b.ne	4090f0 <clear@@Base+0x5c30>  // b.any
  4095a8:	cmp	w1, #0x3
  4095ac:	mov	w0, #0x3                   	// #3
  4095b0:	csinc	w0, w0, wzr, ne  // ne = any
  4095b4:	str	w0, [x19, #16]
  4095b8:	bl	4076e0 <clear@@Base+0x4220>
  4095bc:	b	40836c <clear@@Base+0x4eac>
  4095c0:	cmp	w25, #0x5f
  4095c4:	b.ne	4090f0 <clear@@Base+0x5c30>  // b.any
  4095c8:	mov	w0, #0x1                   	// #1
  4095cc:	str	w0, [x19, #20]
  4095d0:	bl	4076e0 <clear@@Base+0x4220>
  4095d4:	b	40836c <clear@@Base+0x4eac>
  4095d8:	bl	40c5b0 <clear@@Base+0x90f0>
  4095dc:	cbz	w0, 408590 <clear@@Base+0x50d0>
  4095e0:	bl	404900 <clear@@Base+0x1440>
  4095e4:	tbnz	w0, #3, 408590 <clear@@Base+0x50d0>
  4095e8:	mov	w0, #0x0                   	// #0
  4095ec:	bl	402170 <setlocale@plt+0x550>
  4095f0:	b	408590 <clear@@Base+0x50d0>
  4095f4:	eor	w0, w0, #0x40
  4095f8:	str	w0, [x19, #16]
  4095fc:	bl	4076e0 <clear@@Base+0x4220>
  409600:	b	40836c <clear@@Base+0x4eac>
  409604:	ldr	x0, [sp, #208]
  409608:	mov	x1, #0x0                   	// #0
  40960c:	mov	w22, #0x65                  	// #101
  409610:	bl	413498 <error@@Base>
  409614:	b	408160 <clear@@Base+0x4ca0>
  409618:	ldr	x0, [sp, #208]
  40961c:	mov	x1, #0x0                   	// #0
  409620:	mov	w22, #0x65                  	// #101
  409624:	bl	413498 <error@@Base>
  409628:	b	408160 <clear@@Base+0x4ca0>
  40962c:	mov	w0, w25
  409630:	bl	4069f8 <clear@@Base+0x3538>
  409634:	cmp	w0, #0x1
  409638:	b.eq	4096e0 <clear@@Base+0x6220>  // b.none
  40963c:	bl	407270 <clear@@Base+0x3db0>
  409640:	mov	x3, x0
  409644:	str	x3, [sp, #496]
  409648:	add	x2, sp, #0x1dc
  40964c:	add	x1, sp, #0x1f8
  409650:	add	x0, sp, #0x1f0
  409654:	ldrb	w3, [x3]
  409658:	str	wzr, [sp, #476]
  40965c:	sub	w3, w3, #0x61
  409660:	and	w3, w3, #0xff
  409664:	cmp	w3, #0x19
  409668:	cset	w3, ls  // ls = plast
  40966c:	str	w3, [x19, #32]
  409670:	bl	412b38 <clear@@Base+0xf678>
  409674:	str	x0, [x19, #40]
  409678:	cbz	x0, 409720 <clear@@Base+0x6260>
  40967c:	bl	4066c0 <clear@@Base+0x3200>
  409680:	bl	4076e0 <clear@@Base+0x4220>
  409684:	ldr	x0, [sp, #504]
  409688:	str	x0, [sp, #496]
  40968c:	b	40969c <clear@@Base+0x61dc>
  409690:	ldr	x0, [sp, #496]
  409694:	add	x0, x0, #0x1
  409698:	str	x0, [sp, #496]
  40969c:	ldrb	w0, [x0]
  4096a0:	cbz	w0, 40836c <clear@@Base+0x4eac>
  4096a4:	ldr	w1, [x19, #32]
  4096a8:	cbnz	w1, 4096bc <clear@@Base+0x61fc>
  4096ac:	sub	w1, w0, #0x61
  4096b0:	cmp	w1, #0x19
  4096b4:	b.hi	4096bc <clear@@Base+0x61fc>  // b.pmore
  4096b8:	sub	w0, w0, #0x20
  4096bc:	bl	4069f8 <clear@@Base+0x3538>
  4096c0:	cbz	w0, 409690 <clear@@Base+0x61d0>
  4096c4:	mov	w22, #0x65                  	// #101
  4096c8:	b	408160 <clear@@Base+0x4ca0>
  4096cc:	ldr	x0, [sp, #208]
  4096d0:	mov	x1, #0x0                   	// #0
  4096d4:	mov	w22, #0x65                  	// #101
  4096d8:	bl	413498 <error@@Base>
  4096dc:	b	408160 <clear@@Base+0x4ca0>
  4096e0:	mov	w22, #0x65                  	// #101
  4096e4:	b	408160 <clear@@Base+0x4ca0>
  4096e8:	mov	w0, w25
  4096ec:	bl	411e60 <clear@@Base+0xe9a0>
  4096f0:	str	x0, [sp, #504]
  4096f4:	add	x1, sp, #0x1f8
  4096f8:	ldr	x0, [sp, #344]
  4096fc:	mov	w22, #0x65                  	// #101
  409700:	bl	413498 <error@@Base>
  409704:	b	408160 <clear@@Base+0x4ca0>
  409708:	cmp	w1, #0x2
  40970c:	cset	w0, ne  // ne = any
  409710:	add	w0, w0, #0x1
  409714:	str	w0, [x19, #16]
  409718:	bl	4076e0 <clear@@Base+0x4220>
  40971c:	b	40836c <clear@@Base+0x4eac>
  409720:	ldr	w0, [sp, #476]
  409724:	cmp	w0, #0x1
  409728:	b.eq	40836c <clear@@Base+0x4eac>  // b.none
  40972c:	bl	4034a0 <setlocale@plt+0x1880>
  409730:	b	40836c <clear@@Base+0x4eac>
  409734:	nop
  409738:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  40973c:	ldr	w2, [x1, #3816]
  409740:	lsl	w1, w0, #2
  409744:	cmp	w2, #0x0
  409748:	csel	w0, w1, w0, ne  // ne = any
  40974c:	add	w0, w0, #0x1
  409750:	ret
  409754:	nop
  409758:	stp	x29, x30, [sp, #-32]!
  40975c:	mov	x29, sp
  409760:	str	x19, [sp, #16]
  409764:	mov	w19, w0
  409768:	mov	w1, w19
  40976c:	mov	w0, #0x4                   	// #4
  409770:	bl	4021e8 <setlocale@plt+0x5c8>
  409774:	cmp	w19, #0x0
  409778:	b.le	409798 <clear@@Base+0x62d8>
  40977c:	mov	x2, #0x0                   	// #0
  409780:	mov	w1, #0xffffffff            	// #-1
  409784:	nop
  409788:	str	w1, [x0, x2, lsl #2]
  40978c:	add	x2, x2, #0x1
  409790:	cmp	w19, w2
  409794:	b.gt	409788 <clear@@Base+0x62c8>
  409798:	ldr	x19, [sp, #16]
  40979c:	ldp	x29, x30, [sp], #32
  4097a0:	ret
  4097a4:	nop
  4097a8:	stp	x29, x30, [sp, #-144]!
  4097ac:	mov	x29, sp
  4097b0:	stp	x19, x20, [sp, #16]
  4097b4:	mov	x19, x0
  4097b8:	stp	x21, x22, [sp, #32]
  4097bc:	stp	x23, x24, [sp, #48]
  4097c0:	mov	x23, x2
  4097c4:	mov	w24, w4
  4097c8:	stp	x25, x26, [sp, #64]
  4097cc:	mov	x25, x1
  4097d0:	str	x3, [sp, #112]
  4097d4:	cbz	x3, 409998 <clear@@Base+0x64d8>
  4097d8:	ldrsw	x21, [x3]
  4097dc:	stp	x19, x1, [sp, #128]
  4097e0:	add	x21, x1, x21
  4097e4:	cmp	x1, x21
  4097e8:	b.cs	4099b8 <clear@@Base+0x64f8>  // b.hs, b.nlast
  4097ec:	and	w26, w24, #0x2
  4097f0:	mov	x22, x19
  4097f4:	mov	x20, x25
  4097f8:	stp	x27, x28, [sp, #80]
  4097fc:	mov	x28, x19
  409800:	and	w27, w24, #0x8
  409804:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  409808:	add	x0, x0, #0xee8
  40980c:	str	x0, [sp, #120]
  409810:	mov	w1, #0x1                   	// #1
  409814:	mov	x2, x21
  409818:	add	x0, sp, #0x88
  40981c:	bl	4053d8 <clear@@Base+0x1f18>
  409820:	mov	x1, x0
  409824:	cbz	w26, 409838 <clear@@Base+0x6378>
  409828:	cmp	x0, #0x8
  40982c:	ldr	x0, [sp, #128]
  409830:	ccmp	x0, x19, #0x0, eq  // eq = none
  409834:	b.hi	4098dc <clear@@Base+0x641c>  // b.pmore
  409838:	cbz	w27, 409848 <clear@@Base+0x6388>
  40983c:	and	x0, x1, #0xffffffffffffff7f
  409840:	cmp	x0, #0x1b
  409844:	b.eq	409924 <clear@@Base+0x6464>  // b.none
  409848:	tbz	w24, #0, 40986c <clear@@Base+0x63ac>
  40984c:	mov	w0, w1
  409850:	str	x1, [sp, #104]
  409854:	bl	401b00 <iswupper@plt>
  409858:	ldr	x1, [sp, #104]
  40985c:	cbz	w0, 40986c <clear@@Base+0x63ac>
  409860:	mov	w0, w1
  409864:	bl	401bd0 <towlower@plt>
  409868:	mov	w1, w0
  40986c:	add	x0, sp, #0x80
  409870:	bl	405290 <clear@@Base+0x1dd0>
  409874:	cbz	x23, 409990 <clear@@Base+0x64d0>
  409878:	sub	x0, x28, x19
  40987c:	sub	x20, x20, x25
  409880:	ldr	x28, [sp, #128]
  409884:	str	w20, [x23, w0, sxtw #2]
  409888:	ldr	x20, [sp, #136]
  40988c:	cmp	x22, x28
  409890:	csel	x22, x22, x28, cs  // cs = hs, nlast
  409894:	cmp	x21, x20
  409898:	b.hi	409810 <clear@@Base+0x6350>  // b.pmore
  40989c:	tst	x24, #0x4
  4098a0:	ccmp	x19, x22, #0x2, ne  // ne = any
  4098a4:	b.cc	40996c <clear@@Base+0x64ac>  // b.lo, b.ul, b.last
  4098a8:	ldr	x0, [sp, #112]
  4098ac:	strb	wzr, [x22]
  4098b0:	ldp	x27, x28, [sp, #80]
  4098b4:	cbz	x0, 4098c4 <clear@@Base+0x6404>
  4098b8:	ldr	x0, [sp, #112]
  4098bc:	sub	x19, x22, x19
  4098c0:	str	w19, [x0]
  4098c4:	ldp	x19, x20, [sp, #16]
  4098c8:	ldp	x21, x22, [sp, #32]
  4098cc:	ldp	x23, x24, [sp, #48]
  4098d0:	ldp	x25, x26, [sp, #64]
  4098d4:	ldp	x29, x30, [sp], #144
  4098d8:	ret
  4098dc:	sub	x28, x0, #0x1
  4098e0:	str	x28, [sp, #128]
  4098e4:	cmp	x19, x28
  4098e8:	b.cs	409888 <clear@@Base+0x63c8>  // b.hs, b.nlast
  4098ec:	ldr	x0, [sp, #120]
  4098f0:	ldr	w2, [x0]
  4098f4:	nop
  4098f8:	cbz	w2, 409888 <clear@@Base+0x63c8>
  4098fc:	ldrb	w0, [x28]
  409900:	and	w1, w0, #0xc0
  409904:	tbz	w0, #7, 409888 <clear@@Base+0x63c8>
  409908:	cmp	w1, #0xc0
  40990c:	b.eq	409980 <clear@@Base+0x64c0>  // b.none
  409910:	sub	x28, x28, #0x1
  409914:	str	x28, [sp, #128]
  409918:	cmp	x28, x19
  40991c:	b.ne	4098f8 <clear@@Base+0x6438>  // b.any
  409920:	b	409888 <clear@@Base+0x63c8>
  409924:	ldr	x0, [sp, #136]
  409928:	add	x0, x0, #0x1
  40992c:	str	x0, [sp, #136]
  409930:	b	409948 <clear@@Base+0x6488>
  409934:	str	x1, [sp, #136]
  409938:	ldrb	w0, [x0]
  40993c:	bl	40e510 <clear@@Base+0xb050>
  409940:	cbz	w0, 409990 <clear@@Base+0x64d0>
  409944:	ldr	x0, [sp, #136]
  409948:	add	x1, x0, #0x1
  40994c:	cmp	x21, x0
  409950:	b.hi	409934 <clear@@Base+0x6474>  // b.pmore
  409954:	ldr	x0, [sp, #128]
  409958:	cmp	x22, x0
  40995c:	csel	x22, x22, x0, cs  // cs = hs, nlast
  409960:	tst	x24, #0x4
  409964:	ccmp	x19, x22, #0x2, ne  // ne = any
  409968:	b.cs	4098a8 <clear@@Base+0x63e8>  // b.hs, b.nlast
  40996c:	ldurb	w0, [x22, #-1]
  409970:	cmp	w0, #0xd
  409974:	cset	x0, eq  // eq = none
  409978:	sub	x22, x22, x0
  40997c:	b	4098a8 <clear@@Base+0x63e8>
  409980:	and	w0, w0, #0xfe
  409984:	cmp	w0, #0xfe
  409988:	b.eq	409910 <clear@@Base+0x6450>  // b.none
  40998c:	b	409888 <clear@@Base+0x63c8>
  409990:	ldr	x28, [sp, #128]
  409994:	b	409888 <clear@@Base+0x63c8>
  409998:	mov	x0, x1
  40999c:	bl	4017b0 <strlen@plt>
  4099a0:	stp	x19, x25, [sp, #128]
  4099a4:	add	x21, x25, x0
  4099a8:	cmp	x25, x21
  4099ac:	b.cc	4097ec <clear@@Base+0x632c>  // b.lo, b.ul, b.last
  4099b0:	strb	wzr, [x19]
  4099b4:	b	4098c4 <clear@@Base+0x6404>
  4099b8:	mov	x22, x19
  4099bc:	strb	wzr, [x19]
  4099c0:	b	4098b8 <clear@@Base+0x63f8>
  4099c4:	nop
  4099c8:	stp	x29, x30, [sp, #-80]!
  4099cc:	mov	x29, sp
  4099d0:	stp	x21, x22, [sp, #32]
  4099d4:	add	x22, x0, w1, sxtw
  4099d8:	cmp	x0, x22
  4099dc:	b.cs	409ac4 <clear@@Base+0x6604>  // b.hs, b.nlast
  4099e0:	mov	x21, x0
  4099e4:	stp	x19, x20, [sp, #16]
  4099e8:	stp	x23, x24, [sp, #48]
  4099ec:	adrp	x23, 418000 <winch@@Base+0x1c78>
  4099f0:	stp	x25, x26, [sp, #64]
  4099f4:	mov	w25, #0x7f                  	// #127
  4099f8:	ldrb	w0, [x21]
  4099fc:	mov	x20, x21
  409a00:	add	x1, x21, #0x1
  409a04:	cbnz	w0, 409a24 <clear@@Base+0x6564>
  409a08:	b	409a88 <clear@@Base+0x65c8>
  409a0c:	mov	x1, x20
  409a10:	add	x21, x21, #0x1
  409a14:	mov	x20, x19
  409a18:	strb	w0, [x1], #2
  409a1c:	ldrb	w0, [x21]
  409a20:	cbz	w0, 409a88 <clear@@Base+0x65c8>
  409a24:	cmp	w0, #0xb
  409a28:	add	x19, x20, #0x1
  409a2c:	b.ne	409a0c <clear@@Base+0x654c>  // b.any
  409a30:	ldrb	w0, [x21, #1]
  409a34:	bl	402948 <setlocale@plt+0xd28>
  409a38:	ldrb	w26, [x21, #2]
  409a3c:	mov	x24, x0
  409a40:	add	x21, x21, w26, uxtb
  409a44:	cbz	x0, 409ae4 <clear@@Base+0x6624>
  409a48:	bl	4017b0 <strlen@plt>
  409a4c:	cmp	w26, w0
  409a50:	b.lt	409ae4 <clear@@Base+0x6624>  // b.tstop
  409a54:	ldrb	w2, [x24]
  409a58:	mov	x1, x19
  409a5c:	cbz	w2, 409a1c <clear@@Base+0x655c>
  409a60:	sturb	w2, [x19, #-1]
  409a64:	mov	x1, x20
  409a68:	mov	x20, x19
  409a6c:	add	x19, x19, #0x1
  409a70:	ldrb	w2, [x24, #1]!
  409a74:	cbnz	w2, 409a60 <clear@@Base+0x65a0>
  409a78:	ldrb	w0, [x21]
  409a7c:	add	x1, x1, #0x2
  409a80:	cbnz	w0, 409a24 <clear@@Base+0x6564>
  409a84:	nop
  409a88:	strb	wzr, [x20]
  409a8c:	cmp	x1, x21
  409a90:	add	x0, x21, #0x1
  409a94:	b.hi	409aa4 <clear@@Base+0x65e4>  // b.pmore
  409a98:	strb	w25, [x1], #1
  409a9c:	cmp	x0, x1
  409aa0:	b.ne	409a98 <clear@@Base+0x65d8>  // b.any
  409aa4:	ldrsb	w0, [x21, #1]
  409aa8:	add	x21, x21, #0x2
  409aac:	tbnz	w0, #31, 409ad0 <clear@@Base+0x6610>
  409ab0:	cmp	x21, x22
  409ab4:	b.cc	4099f8 <clear@@Base+0x6538>  // b.lo, b.ul, b.last
  409ab8:	ldp	x19, x20, [sp, #16]
  409abc:	ldp	x23, x24, [sp, #48]
  409ac0:	ldp	x25, x26, [sp, #64]
  409ac4:	ldp	x21, x22, [sp, #32]
  409ac8:	ldp	x29, x30, [sp], #80
  409acc:	ret
  409ad0:	ldrb	w0, [x21], #1
  409ad4:	cbz	w0, 409ab0 <clear@@Base+0x65f0>
  409ad8:	ldrb	w0, [x21], #1
  409adc:	cbz	w0, 409ab0 <clear@@Base+0x65f0>
  409ae0:	b	409ad0 <clear@@Base+0x6610>
  409ae4:	add	x24, x23, #0x3b8
  409ae8:	mov	w2, #0xff                  	// #255
  409aec:	b	409a60 <clear@@Base+0x65a0>
  409af0:	stp	x29, x30, [sp, #-48]!
  409af4:	mov	x29, sp
  409af8:	stp	x19, x20, [sp, #16]
  409afc:	mov	w20, #0x0                   	// #0
  409b00:	mov	w19, #0x0                   	// #0
  409b04:	str	x21, [sp, #32]
  409b08:	mov	x21, x0
  409b0c:	b	409b18 <clear@@Base+0x6658>
  409b10:	add	w19, w0, w3, lsl #1
  409b14:	add	w20, w20, #0x1
  409b18:	bl	407e08 <clear@@Base+0x4948>
  409b1c:	and	w2, w0, #0xff
  409b20:	sub	w1, w2, #0x30
  409b24:	and	w0, w0, #0xff
  409b28:	and	w1, w1, #0xff
  409b2c:	add	w3, w19, w19, lsl #2
  409b30:	sub	w0, w0, #0x30
  409b34:	cmp	w1, #0x9
  409b38:	b.ls	409b10 <clear@@Base+0x6650>  // b.plast
  409b3c:	cmp	w20, #0x0
  409b40:	strb	w2, [x21]
  409b44:	csinv	w19, w19, wzr, ne  // ne = any
  409b48:	mov	w0, w19
  409b4c:	ldp	x19, x20, [sp, #16]
  409b50:	ldr	x21, [sp, #32]
  409b54:	ldp	x29, x30, [sp], #48
  409b58:	ret
  409b5c:	nop
  409b60:	stp	x29, x30, [sp, #-48]!
  409b64:	mov	x29, sp
  409b68:	stp	x19, x20, [sp, #16]
  409b6c:	mov	x20, x1
  409b70:	mov	w19, w2
  409b74:	mov	x1, #0x18                  	// #24
  409b78:	str	x21, [sp, #32]
  409b7c:	mov	x21, x0
  409b80:	mov	x0, #0x1                   	// #1
  409b84:	bl	4019d0 <calloc@plt>
  409b88:	cbz	x0, 409bb8 <clear@@Base+0x66f8>
  409b8c:	mov	x3, x0
  409b90:	add	x2, x20, w19, sxtw
  409b94:	ldr	x1, [x21]
  409b98:	mov	w0, #0x0                   	// #0
  409b9c:	stp	x1, x20, [x3]
  409ba0:	str	x3, [x21]
  409ba4:	str	x2, [x3, #16]
  409ba8:	ldp	x19, x20, [sp, #16]
  409bac:	ldr	x21, [sp, #32]
  409bb0:	ldp	x29, x30, [sp], #48
  409bb4:	ret
  409bb8:	mov	w0, #0xffffffff            	// #-1
  409bbc:	b	409ba8 <clear@@Base+0x66e8>
  409bc0:	stp	x29, x30, [sp, #-48]!
  409bc4:	mov	x29, sp
  409bc8:	str	x19, [sp, #16]
  409bcc:	cbz	x0, 409c3c <clear@@Base+0x677c>
  409bd0:	ldp	x3, x7, [x0, #8]
  409bd4:	str	xzr, [x2]
  409bd8:	cmp	x3, x7
  409bdc:	b.cs	409c34 <clear@@Base+0x6774>  // b.hs, b.nlast
  409be0:	mov	x4, x1
  409be4:	nop
  409be8:	ldrb	w5, [x3]
  409bec:	ldrb	w6, [x4]
  409bf0:	cmp	w5, w6
  409bf4:	b.eq	409c80 <clear@@Base+0x67c0>  // b.none
  409bf8:	cbz	w6, 409c8c <clear@@Base+0x67cc>
  409bfc:	ldrb	w4, [x3, #1]
  409c00:	cbnz	w5, 409c64 <clear@@Base+0x67a4>
  409c04:	cmp	w4, #0x67
  409c08:	b.eq	409c3c <clear@@Base+0x677c>  // b.none
  409c0c:	add	x3, x3, #0x1
  409c10:	b	409c18 <clear@@Base+0x6758>
  409c14:	ldrb	w4, [x3, #1]!
  409c18:	cmp	w4, #0x7f
  409c1c:	b.eq	409c14 <clear@@Base+0x6754>  // b.none
  409c20:	tbnz	w4, #7, 409c50 <clear@@Base+0x6790>
  409c24:	mov	x4, x1
  409c28:	add	x3, x3, #0x1
  409c2c:	cmp	x7, x3
  409c30:	b.hi	409be8 <clear@@Base+0x6728>  // b.pmore
  409c34:	ldr	x0, [x0]
  409c38:	cbnz	x0, 409bd0 <clear@@Base+0x6710>
  409c3c:	mov	w19, #0x64                  	// #100
  409c40:	mov	w0, w19
  409c44:	ldr	x19, [sp, #16]
  409c48:	ldp	x29, x30, [sp], #48
  409c4c:	ret
  409c50:	ldrb	w4, [x3, #1]!
  409c54:	cbz	w4, 409c24 <clear@@Base+0x6764>
  409c58:	ldrb	w4, [x3, #1]!
  409c5c:	cbz	w4, 409c24 <clear@@Base+0x6764>
  409c60:	b	409c50 <clear@@Base+0x6790>
  409c64:	add	x3, x3, #0x1
  409c68:	cbz	w5, 409c18 <clear@@Base+0x6758>
  409c6c:	mov	w5, w4
  409c70:	add	x3, x3, #0x1
  409c74:	ldrb	w4, [x3]
  409c78:	cbz	w5, 409c18 <clear@@Base+0x6758>
  409c7c:	b	409c6c <clear@@Base+0x67ac>
  409c80:	cbz	w5, 409ca0 <clear@@Base+0x67e0>
  409c84:	add	x4, x4, #0x1
  409c88:	b	409c28 <clear@@Base+0x6768>
  409c8c:	mov	w19, #0x16                  	// #22
  409c90:	mov	w0, w19
  409c94:	ldr	x19, [sp, #16]
  409c98:	ldp	x29, x30, [sp], #48
  409c9c:	ret
  409ca0:	ldrb	w19, [x3, #1]
  409ca4:	add	x3, x3, #0x1
  409ca8:	cmp	w19, #0x7f
  409cac:	b.ne	409cbc <clear@@Base+0x67fc>  // b.any
  409cb0:	ldrb	w19, [x3, #1]!
  409cb4:	cmp	w19, #0x7f
  409cb8:	b.eq	409cb0 <clear@@Base+0x67f0>  // b.none
  409cbc:	cmp	w19, #0x67
  409cc0:	b.eq	409c3c <clear@@Base+0x677c>  // b.none
  409cc4:	tbz	w19, #7, 409cd4 <clear@@Base+0x6814>
  409cc8:	and	w19, w19, #0xffffff7f
  409ccc:	add	x3, x3, #0x1
  409cd0:	str	x3, [x2]
  409cd4:	cmp	w19, #0x40
  409cd8:	b.eq	409cf8 <clear@@Base+0x6838>  // b.none
  409cdc:	cmp	w19, #0x44
  409ce0:	b.eq	409d90 <clear@@Base+0x68d0>  // b.none
  409ce4:	cmp	w19, #0x64
  409ce8:	b.eq	409c34 <clear@@Base+0x6774>  // b.none
  409cec:	cmp	w19, #0x66
  409cf0:	b.eq	409c3c <clear@@Base+0x677c>  // b.none
  409cf4:	b	409c40 <clear@@Base+0x6780>
  409cf8:	bl	407e08 <clear@@Base+0x4948>
  409cfc:	sub	w19, w0, #0x20
  409d00:	bl	407e08 <clear@@Base+0x4948>
  409d04:	bl	407e08 <clear@@Base+0x4948>
  409d08:	cmp	w19, #0x40
  409d0c:	b.eq	409d78 <clear@@Base+0x68b8>  // b.none
  409d10:	cmp	w19, #0x41
  409d14:	b.eq	409d60 <clear@@Base+0x68a0>  // b.none
  409d18:	cmp	w19, #0x3
  409d1c:	b.eq	409d28 <clear@@Base+0x6868>  // b.none
  409d20:	mov	w19, #0x65                  	// #101
  409d24:	b	409c40 <clear@@Base+0x6780>
  409d28:	adrp	x1, 43b000 <PC+0x47b8>
  409d2c:	sub	w0, w0, #0x21
  409d30:	mov	w19, #0x65                  	// #101
  409d34:	ldr	w1, [x1, #384]
  409d38:	sub	w1, w1, #0x1
  409d3c:	cmp	w0, w1
  409d40:	b.ge	409c40 <clear@@Base+0x6780>  // b.tcont
  409d44:	mov	w1, w0
  409d48:	mov	w0, #0x23                  	// #35
  409d4c:	bl	4109e0 <clear@@Base+0xd520>
  409d50:	adrp	x0, 43b000 <PC+0x47b8>
  409d54:	mov	w1, #0x1                   	// #1
  409d58:	str	w1, [x0, #468]
  409d5c:	b	409c40 <clear@@Base+0x6780>
  409d60:	adrp	x0, 43b000 <PC+0x47b8>
  409d64:	ldr	w0, [x0, #512]
  409d68:	cmp	w0, #0x2
  409d6c:	cset	w19, eq  // eq = none
  409d70:	add	w19, w19, #0x42
  409d74:	b	409c40 <clear@@Base+0x6780>
  409d78:	adrp	x0, 43b000 <PC+0x47b8>
  409d7c:	ldr	w0, [x0, #512]
  409d80:	cmp	w0, #0x2
  409d84:	cset	w19, ne  // ne = any
  409d88:	add	w19, w19, #0x42
  409d8c:	b	409c40 <clear@@Base+0x6780>
  409d90:	add	x0, sp, #0x2f
  409d94:	bl	409af0 <clear@@Base+0x6630>
  409d98:	mov	w19, w0
  409d9c:	tbnz	w0, #31, 409d20 <clear@@Base+0x6860>
  409da0:	ldrb	w0, [sp, #47]
  409da4:	cmp	w0, #0x3b
  409da8:	b.ne	409d20 <clear@@Base+0x6860>  // b.any
  409dac:	add	x0, sp, #0x2f
  409db0:	bl	409af0 <clear@@Base+0x6630>
  409db4:	cmp	w0, #0x0
  409db8:	b.le	409d20 <clear@@Base+0x6860>
  409dbc:	ldrb	w0, [sp, #47]
  409dc0:	cmp	w0, #0x3b
  409dc4:	b.ne	409d20 <clear@@Base+0x6860>  // b.any
  409dc8:	add	x0, sp, #0x2f
  409dcc:	bl	409af0 <clear@@Base+0x6630>
  409dd0:	subs	w1, w0, #0x1
  409dd4:	b.mi	409d20 <clear@@Base+0x6860>  // b.first
  409dd8:	cmp	w19, #0x40
  409ddc:	b.eq	409e00 <clear@@Base+0x6940>  // b.none
  409de0:	cmp	w19, #0x41
  409de4:	b.ne	409e18 <clear@@Base+0x6958>  // b.any
  409de8:	adrp	x0, 43b000 <PC+0x47b8>
  409dec:	ldr	w0, [x0, #512]
  409df0:	cmp	w0, #0x2
  409df4:	b.eq	409e10 <clear@@Base+0x6950>  // b.none
  409df8:	mov	w19, #0x42                  	// #66
  409dfc:	b	409c40 <clear@@Base+0x6780>
  409e00:	adrp	x0, 43b000 <PC+0x47b8>
  409e04:	ldr	w0, [x0, #512]
  409e08:	cmp	w0, #0x2
  409e0c:	b.eq	409df8 <clear@@Base+0x6938>  // b.none
  409e10:	mov	w19, #0x43                  	// #67
  409e14:	b	409c40 <clear@@Base+0x6780>
  409e18:	ldrb	w2, [sp, #47]
  409e1c:	cmp	w2, #0x6d
  409e20:	b.ne	409d20 <clear@@Base+0x6860>  // b.any
  409e24:	adrp	x2, 43b000 <PC+0x47b8>
  409e28:	ldr	w2, [x2, #384]
  409e2c:	cmp	w0, w2
  409e30:	b.ge	409d20 <clear@@Base+0x6860>  // b.tcont
  409e34:	mov	w0, #0x23                  	// #35
  409e38:	bl	4109e0 <clear@@Base+0xd520>
  409e3c:	adrp	x0, 43b000 <PC+0x47b8>
  409e40:	mov	w1, #0x1                   	// #1
  409e44:	mov	w19, #0x65                  	// #101
  409e48:	str	w1, [x0, #468]
  409e4c:	b	409c40 <clear@@Base+0x6780>
  409e50:	stp	x29, x30, [sp, #-32]!
  409e54:	mov	x29, sp
  409e58:	stp	x19, x20, [sp, #16]
  409e5c:	adrp	x20, 437000 <PC+0x7b8>
  409e60:	ldr	x19, [x20, #2056]
  409e64:	cbz	x19, 409e7c <clear@@Base+0x69bc>
  409e68:	ldp	x0, x1, [x19, #8]
  409e6c:	sub	x1, x1, x0
  409e70:	bl	4099c8 <clear@@Base+0x6508>
  409e74:	ldr	x19, [x19]
  409e78:	cbnz	x19, 409e68 <clear@@Base+0x69a8>
  409e7c:	add	x20, x20, #0x808
  409e80:	ldr	x19, [x20, #8]
  409e84:	cbz	x19, 409e9c <clear@@Base+0x69dc>
  409e88:	ldp	x0, x1, [x19, #8]
  409e8c:	sub	x1, x1, x0
  409e90:	bl	4099c8 <clear@@Base+0x6508>
  409e94:	ldr	x19, [x19]
  409e98:	cbnz	x19, 409e88 <clear@@Base+0x69c8>
  409e9c:	ldr	x19, [x20, #16]
  409ea0:	cbz	x19, 409ebc <clear@@Base+0x69fc>
  409ea4:	nop
  409ea8:	ldp	x0, x1, [x19, #8]
  409eac:	sub	x1, x1, x0
  409eb0:	bl	4099c8 <clear@@Base+0x6508>
  409eb4:	ldr	x19, [x19]
  409eb8:	cbnz	x19, 409ea8 <clear@@Base+0x69e8>
  409ebc:	ldr	x19, [x20, #24]
  409ec0:	cbz	x19, 409edc <clear@@Base+0x6a1c>
  409ec4:	nop
  409ec8:	ldp	x0, x1, [x19, #8]
  409ecc:	sub	x1, x1, x0
  409ed0:	bl	4099c8 <clear@@Base+0x6508>
  409ed4:	ldr	x19, [x19]
  409ed8:	cbnz	x19, 409ec8 <clear@@Base+0x6a08>
  409edc:	ldp	x19, x20, [sp, #16]
  409ee0:	ldp	x29, x30, [sp], #32
  409ee4:	ret
  409ee8:	cbnz	w1, 409ef0 <clear@@Base+0x6a30>
  409eec:	ret
  409ef0:	stp	x29, x30, [sp, #-16]!
  409ef4:	mov	w2, w1
  409ef8:	mov	x1, x0
  409efc:	mov	x29, sp
  409f00:	adrp	x0, 437000 <PC+0x7b8>
  409f04:	add	x0, x0, #0x808
  409f08:	bl	409b60 <clear@@Base+0x66a0>
  409f0c:	tbnz	w0, #31, 409f18 <clear@@Base+0x6a58>
  409f10:	ldp	x29, x30, [sp], #16
  409f14:	ret
  409f18:	ldp	x29, x30, [sp], #16
  409f1c:	adrp	x0, 418000 <winch@@Base+0x1c78>
  409f20:	mov	x1, #0x0                   	// #0
  409f24:	add	x0, x0, #0x3c0
  409f28:	b	413498 <error@@Base>
  409f2c:	nop
  409f30:	mov	w2, w1
  409f34:	cbnz	w1, 409f3c <clear@@Base+0x6a7c>
  409f38:	ret
  409f3c:	stp	x29, x30, [sp, #-16]!
  409f40:	mov	x1, x0
  409f44:	adrp	x0, 437000 <PC+0x7b8>
  409f48:	add	x0, x0, #0x808
  409f4c:	mov	x29, sp
  409f50:	add	x0, x0, #0x8
  409f54:	bl	409b60 <clear@@Base+0x66a0>
  409f58:	tbnz	w0, #31, 409f64 <clear@@Base+0x6aa4>
  409f5c:	ldp	x29, x30, [sp], #16
  409f60:	ret
  409f64:	ldp	x29, x30, [sp], #16
  409f68:	adrp	x0, 418000 <winch@@Base+0x1c78>
  409f6c:	mov	x1, #0x0                   	// #0
  409f70:	add	x0, x0, #0x3e0
  409f74:	b	413498 <error@@Base>
  409f78:	stp	x29, x30, [sp, #-64]!
  409f7c:	mov	x29, sp
  409f80:	stp	x23, x24, [sp, #48]
  409f84:	mov	w24, w1
  409f88:	mov	w1, #0x0                   	// #0
  409f8c:	bl	401930 <open@plt>
  409f90:	tbnz	w0, #31, 40a060 <clear@@Base+0x6ba0>
  409f94:	stp	x19, x20, [sp, #16]
  409f98:	mov	w20, w0
  409f9c:	stp	x21, x22, [sp, #32]
  409fa0:	bl	40c4f0 <clear@@Base+0x9030>
  409fa4:	mov	x21, x0
  409fa8:	cmp	x0, #0x2
  409fac:	b.le	40a1a4 <clear@@Base+0x6ce4>
  409fb0:	sxtw	x23, w0
  409fb4:	mov	x1, #0x1                   	// #1
  409fb8:	mov	x0, x23
  409fbc:	bl	4019d0 <calloc@plt>
  409fc0:	mov	x19, x0
  409fc4:	cbz	x0, 40a1a4 <clear@@Base+0x6ce4>
  409fc8:	mov	w0, w20
  409fcc:	mov	w2, #0x0                   	// #0
  409fd0:	mov	x1, #0x0                   	// #0
  409fd4:	bl	401850 <lseek@plt>
  409fd8:	cmn	x0, #0x1
  409fdc:	b.eq	40a19c <clear@@Base+0x6cdc>  // b.none
  409fe0:	mov	x1, x19
  409fe4:	mov	w2, w21
  409fe8:	mov	w0, w20
  409fec:	bl	401ad0 <read@plt>
  409ff0:	mov	x1, x0
  409ff4:	mov	w0, w20
  409ff8:	mov	x20, x1
  409ffc:	bl	401a20 <close@plt>
  40a000:	cmp	x21, x20
  40a004:	b.ne	40a1bc <clear@@Base+0x6cfc>  // b.any
  40a008:	ldrb	w0, [x19]
  40a00c:	cbnz	w0, 40a028 <clear@@Base+0x6b68>
  40a010:	ldrb	w0, [x19, #1]
  40a014:	cmp	w0, #0x4d
  40a018:	b.ne	40a028 <clear@@Base+0x6b68>  // b.any
  40a01c:	ldrb	w0, [x19, #2]
  40a020:	cmp	w0, #0x2b
  40a024:	b.eq	40a070 <clear@@Base+0x6bb0>  // b.none
  40a028:	add	x23, x19, x23
  40a02c:	ldurb	w0, [x23, #-1]
  40a030:	cbz	w0, 40a03c <clear@@Base+0x6b7c>
  40a034:	ldurb	w0, [x23, #-2]
  40a038:	cbnz	w0, 40a144 <clear@@Base+0x6c84>
  40a03c:	mov	x0, x19
  40a040:	mov	w1, w21
  40a044:	bl	409ee8 <clear@@Base+0x6a28>
  40a048:	ldp	x19, x20, [sp, #16]
  40a04c:	mov	w0, #0x0                   	// #0
  40a050:	ldp	x21, x22, [sp, #32]
  40a054:	ldp	x23, x24, [sp, #48]
  40a058:	ldp	x29, x30, [sp], #64
  40a05c:	ret
  40a060:	mov	w0, #0x1                   	// #1
  40a064:	ldp	x23, x24, [sp, #48]
  40a068:	ldp	x29, x30, [sp], #64
  40a06c:	ret
  40a070:	ldrb	w0, [x19, #3]
  40a074:	cmp	w0, #0x47
  40a078:	b.ne	40a028 <clear@@Base+0x6b68>  // b.any
  40a07c:	add	x23, x19, x23
  40a080:	ldurb	w0, [x23, #-3]
  40a084:	cmp	w0, #0x45
  40a088:	b.ne	40a144 <clear@@Base+0x6c84>  // b.any
  40a08c:	ldurb	w0, [x23, #-2]
  40a090:	cmp	w0, #0x6e
  40a094:	b.ne	40a144 <clear@@Base+0x6c84>  // b.any
  40a098:	ldurb	w0, [x23, #-1]
  40a09c:	cmp	w0, #0x64
  40a0a0:	b.ne	40a144 <clear@@Base+0x6c84>  // b.any
  40a0a4:	adrp	x0, 437000 <PC+0x7b8>
  40a0a8:	add	x0, x0, #0x808
  40a0ac:	add	x20, x0, #0x18
  40a0b0:	cmp	w24, #0x0
  40a0b4:	add	x0, x0, #0x10
  40a0b8:	adrp	x21, 418000 <winch@@Base+0x1c78>
  40a0bc:	add	x19, x19, #0x4
  40a0c0:	csel	x20, x20, x0, ne  // ne = any
  40a0c4:	add	x21, x21, #0x408
  40a0c8:	ldrb	w1, [x19]
  40a0cc:	cmp	w1, #0x76
  40a0d0:	b.eq	40a114 <clear@@Base+0x6c54>  // b.none
  40a0d4:	b.hi	40a168 <clear@@Base+0x6ca8>  // b.pmore
  40a0d8:	add	x22, x19, #0x3
  40a0dc:	cmp	w1, #0x63
  40a0e0:	b.eq	40a17c <clear@@Base+0x6cbc>  // b.none
  40a0e4:	cmp	w1, #0x65
  40a0e8:	b.ne	40a144 <clear@@Base+0x6c84>  // b.any
  40a0ec:	ldrb	w1, [x19, #1]
  40a0f0:	mov	x0, x22
  40a0f4:	ldrb	w19, [x19, #2]
  40a0f8:	add	w19, w1, w19, lsl #6
  40a0fc:	mov	w1, w19
  40a100:	bl	409f30 <clear@@Base+0x6a70>
  40a104:	add	x19, x22, w19, sxtw
  40a108:	ldrb	w1, [x19]
  40a10c:	cmp	w1, #0x76
  40a110:	b.ne	40a0d4 <clear@@Base+0x6c14>  // b.any
  40a114:	ldrb	w3, [x19, #1]
  40a118:	add	x22, x19, #0x3
  40a11c:	ldrb	w2, [x19, #2]
  40a120:	mov	x1, x22
  40a124:	mov	x0, x20
  40a128:	adds	w19, w3, w2, lsl #6
  40a12c:	b.eq	40a13c <clear@@Base+0x6c7c>  // b.none
  40a130:	mov	w2, w19
  40a134:	bl	409b60 <clear@@Base+0x66a0>
  40a138:	tbnz	w0, #31, 40a154 <clear@@Base+0x6c94>
  40a13c:	add	x19, x22, w19, sxtw
  40a140:	b	40a0c8 <clear@@Base+0x6c08>
  40a144:	mov	w0, #0xffffffff            	// #-1
  40a148:	ldp	x19, x20, [sp, #16]
  40a14c:	ldp	x21, x22, [sp, #32]
  40a150:	b	40a054 <clear@@Base+0x6b94>
  40a154:	mov	x0, x21
  40a158:	mov	x1, #0x0                   	// #0
  40a15c:	add	x19, x22, w19, sxtw
  40a160:	bl	413498 <error@@Base>
  40a164:	b	40a0c8 <clear@@Base+0x6c08>
  40a168:	cmp	w1, #0x78
  40a16c:	csetm	w0, ne  // ne = any
  40a170:	ldp	x19, x20, [sp, #16]
  40a174:	ldp	x21, x22, [sp, #32]
  40a178:	b	40a054 <clear@@Base+0x6b94>
  40a17c:	ldrb	w1, [x19, #1]
  40a180:	mov	x0, x22
  40a184:	ldrb	w19, [x19, #2]
  40a188:	add	w19, w1, w19, lsl #6
  40a18c:	mov	w1, w19
  40a190:	bl	409ee8 <clear@@Base+0x6a28>
  40a194:	add	x19, x22, w19, sxtw
  40a198:	b	40a0c8 <clear@@Base+0x6c08>
  40a19c:	mov	x0, x19
  40a1a0:	bl	401a90 <free@plt>
  40a1a4:	mov	w0, w20
  40a1a8:	bl	401a20 <close@plt>
  40a1ac:	mov	w0, #0xffffffff            	// #-1
  40a1b0:	ldp	x19, x20, [sp, #16]
  40a1b4:	ldp	x21, x22, [sp, #32]
  40a1b8:	b	40a054 <clear@@Base+0x6b94>
  40a1bc:	mov	x0, x19
  40a1c0:	bl	401a90 <free@plt>
  40a1c4:	mov	w0, #0xffffffff            	// #-1
  40a1c8:	ldp	x19, x20, [sp, #16]
  40a1cc:	ldp	x21, x22, [sp, #32]
  40a1d0:	b	40a054 <clear@@Base+0x6b94>
  40a1d4:	nop
  40a1d8:	adrp	x3, 437000 <PC+0x7b8>
  40a1dc:	mov	x2, x1
  40a1e0:	mov	x1, x0
  40a1e4:	ldr	x0, [x3, #2056]
  40a1e8:	b	409bc0 <clear@@Base+0x6700>
  40a1ec:	nop
  40a1f0:	adrp	x3, 437000 <PC+0x7b8>
  40a1f4:	mov	x2, x1
  40a1f8:	mov	x1, x0
  40a1fc:	ldr	x0, [x3, #2064]
  40a200:	b	409bc0 <clear@@Base+0x6700>
  40a204:	nop
  40a208:	stp	x29, x30, [sp, #-48]!
  40a20c:	mov	x1, x0
  40a210:	mov	x29, sp
  40a214:	stp	x19, x20, [sp, #16]
  40a218:	adrp	x20, 437000 <PC+0x7b8>
  40a21c:	add	x20, x20, #0x808
  40a220:	mov	x19, x0
  40a224:	add	x2, sp, #0x28
  40a228:	ldr	x0, [x20, #16]
  40a22c:	bl	409bc0 <clear@@Base+0x6700>
  40a230:	cmp	w0, #0x1
  40a234:	b.eq	40a278 <clear@@Base+0x6db8>  // b.none
  40a238:	mov	x0, x19
  40a23c:	bl	401bb0 <getenv@plt>
  40a240:	str	x0, [sp, #40]
  40a244:	cbz	x0, 40a250 <clear@@Base+0x6d90>
  40a248:	ldrb	w1, [x0]
  40a24c:	cbnz	w1, 40a26c <clear@@Base+0x6dac>
  40a250:	ldr	x0, [x20, #24]
  40a254:	mov	x1, x19
  40a258:	add	x2, sp, #0x28
  40a25c:	bl	409bc0 <clear@@Base+0x6700>
  40a260:	cmp	w0, #0x1
  40a264:	ldr	x1, [sp, #40]
  40a268:	csel	x0, x1, xzr, eq  // eq = none
  40a26c:	ldp	x19, x20, [sp, #16]
  40a270:	ldp	x29, x30, [sp], #48
  40a274:	ret
  40a278:	ldp	x19, x20, [sp, #16]
  40a27c:	ldr	x0, [sp, #40]
  40a280:	ldp	x29, x30, [sp], #48
  40a284:	ret
  40a288:	cbz	x0, 40a29c <clear@@Base+0x6ddc>
  40a28c:	ldrb	w0, [x0]
  40a290:	cmp	w0, #0x0
  40a294:	cset	w0, eq  // eq = none
  40a298:	ret
  40a29c:	mov	w0, #0x1                   	// #1
  40a2a0:	ret
  40a2a4:	nop
  40a2a8:	adrp	x2, 43b000 <PC+0x47b8>
  40a2ac:	ldr	w2, [x2, #340]
  40a2b0:	cbz	w2, 40a2bc <clear@@Base+0x6dfc>
  40a2b4:	mov	w0, #0x1                   	// #1
  40a2b8:	ret
  40a2bc:	b	409f78 <clear@@Base+0x6ab8>
  40a2c0:	stp	x29, x30, [sp, #-48]!
  40a2c4:	mov	x29, sp
  40a2c8:	stp	x19, x20, [sp, #16]
  40a2cc:	mov	x19, x1
  40a2d0:	mov	w20, w2
  40a2d4:	cbz	x0, 40a30c <clear@@Base+0x6e4c>
  40a2d8:	bl	40a208 <clear@@Base+0x6d48>
  40a2dc:	cbz	x0, 40a30c <clear@@Base+0x6e4c>
  40a2e0:	bl	402220 <setlocale@plt+0x600>
  40a2e4:	mov	x19, x0
  40a2e8:	cbz	x19, 40a300 <clear@@Base+0x6e40>
  40a2ec:	adrp	x0, 43b000 <PC+0x47b8>
  40a2f0:	ldr	w0, [x0, #340]
  40a2f4:	cbz	w0, 40a320 <clear@@Base+0x6e60>
  40a2f8:	mov	x0, x19
  40a2fc:	bl	401a90 <free@plt>
  40a300:	ldp	x19, x20, [sp, #16]
  40a304:	ldp	x29, x30, [sp], #48
  40a308:	ret
  40a30c:	mov	x0, x19
  40a310:	cbnz	w20, 40a2e0 <clear@@Base+0x6e20>
  40a314:	bl	40b928 <clear@@Base+0x8468>
  40a318:	mov	x19, x0
  40a31c:	b	40a2e8 <clear@@Base+0x6e28>
  40a320:	mov	w1, w20
  40a324:	mov	x0, x19
  40a328:	bl	409f78 <clear@@Base+0x6ab8>
  40a32c:	tbz	w0, #31, 40a2f8 <clear@@Base+0x6e38>
  40a330:	add	x1, sp, #0x28
  40a334:	adrp	x0, 418000 <winch@@Base+0x1c78>
  40a338:	add	x0, x0, #0x448
  40a33c:	str	x19, [sp, #40]
  40a340:	bl	413498 <error@@Base>
  40a344:	b	40a2f8 <clear@@Base+0x6e38>
  40a348:	stp	x29, x30, [sp, #-32]!
  40a34c:	mov	w1, #0x1f1                 	// #497
  40a350:	mov	x29, sp
  40a354:	str	x19, [sp, #16]
  40a358:	adrp	x19, 435000 <winch@@Base+0x1ec78>
  40a35c:	add	x19, x19, #0x4f0
  40a360:	mov	x0, x19
  40a364:	bl	409ee8 <clear@@Base+0x6a28>
  40a368:	add	x0, x19, #0x1f8
  40a36c:	mov	w1, #0xc9                  	// #201
  40a370:	bl	409f30 <clear@@Base+0x6a70>
  40a374:	mov	w2, #0x1                   	// #1
  40a378:	mov	x0, #0x0                   	// #0
  40a37c:	adrp	x1, 418000 <winch@@Base+0x1c78>
  40a380:	add	x1, x1, #0x468
  40a384:	bl	40a2c0 <clear@@Base+0x6e00>
  40a388:	mov	w2, #0x1                   	// #1
  40a38c:	adrp	x1, 418000 <winch@@Base+0x1c78>
  40a390:	adrp	x0, 418000 <winch@@Base+0x1c78>
  40a394:	add	x1, x1, #0x480
  40a398:	add	x0, x0, #0x490
  40a39c:	bl	40a2c0 <clear@@Base+0x6e00>
  40a3a0:	ldr	x19, [sp, #16]
  40a3a4:	mov	w2, #0x0                   	// #0
  40a3a8:	ldp	x29, x30, [sp], #32
  40a3ac:	adrp	x1, 418000 <winch@@Base+0x1c78>
  40a3b0:	adrp	x0, 418000 <winch@@Base+0x1c78>
  40a3b4:	add	x1, x1, #0x4a0
  40a3b8:	add	x0, x0, #0x4a8
  40a3bc:	b	40a2c0 <clear@@Base+0x6e00>
  40a3c0:	stp	x29, x30, [sp, #-96]!
  40a3c4:	adrp	x2, 43b000 <PC+0x47b8>
  40a3c8:	mov	w3, w0
  40a3cc:	mov	x29, sp
  40a3d0:	ldr	w0, [x2, #380]
  40a3d4:	stp	x19, x20, [sp, #16]
  40a3d8:	mov	w20, #0x1                   	// #1
  40a3dc:	cmp	w0, w3
  40a3e0:	b.eq	40a4a4 <clear@@Base+0x6fe4>  // b.none
  40a3e4:	adrp	x0, 43b000 <PC+0x47b8>
  40a3e8:	mov	w20, #0x1                   	// #1
  40a3ec:	ldr	w0, [x0, #404]
  40a3f0:	cmp	w0, w3
  40a3f4:	b.eq	40a4a4 <clear@@Base+0x6fe4>  // b.none
  40a3f8:	adrp	x0, 43b000 <PC+0x47b8>
  40a3fc:	ldr	w0, [x0, #376]
  40a400:	cmp	w0, w3
  40a404:	b.eq	40a504 <clear@@Base+0x7044>  // b.none
  40a408:	mov	w19, #0x0                   	// #0
  40a40c:	stp	x21, x22, [sp, #32]
  40a410:	adrp	x22, 437000 <PC+0x7b8>
  40a414:	add	x21, sp, #0x48
  40a418:	add	x22, x22, #0x808
  40a41c:	str	x23, [sp, #48]
  40a420:	mov	w23, w1
  40a424:	b	40a430 <clear@@Base+0x6f70>
  40a428:	bl	407e08 <clear@@Base+0x4948>
  40a42c:	mov	w3, w0
  40a430:	ldr	x0, [x22, #8]
  40a434:	add	x2, sp, #0x40
  40a438:	add	x1, sp, #0x48
  40a43c:	add	w19, w19, #0x1
  40a440:	strb	w3, [x21]
  40a444:	strb	wzr, [x21, #1]!
  40a448:	bl	409bc0 <clear@@Base+0x6700>
  40a44c:	mov	w20, w0
  40a450:	cmp	w0, #0x16
  40a454:	b.eq	40a428 <clear@@Base+0x6f68>  // b.none
  40a458:	and	w0, w23, #0x2
  40a45c:	tbnz	w23, #3, 40a4b4 <clear@@Base+0x6ff4>
  40a460:	cbz	w0, 40a4c4 <clear@@Base+0x7004>
  40a464:	sub	w0, w20, #0xd
  40a468:	cmp	w0, #0x1
  40a46c:	b.hi	40a4c4 <clear@@Base+0x7004>  // b.pmore
  40a470:	mov	w20, #0x64                  	// #100
  40a474:	cmp	w19, #0x1
  40a478:	b.eq	40a49c <clear@@Base+0x6fdc>  // b.none
  40a47c:	sxtw	x19, w19
  40a480:	add	x0, sp, #0x48
  40a484:	add	x0, x0, x19
  40a488:	sub	x19, x19, #0x1
  40a48c:	ldurb	w0, [x0, #-1]
  40a490:	bl	407528 <clear@@Base+0x4068>
  40a494:	cmp	w19, #0x1
  40a498:	b.ne	40a480 <clear@@Base+0x6fc0>  // b.any
  40a49c:	ldp	x21, x22, [sp, #32]
  40a4a0:	ldr	x23, [sp, #48]
  40a4a4:	mov	w0, w20
  40a4a8:	ldp	x19, x20, [sp, #16]
  40a4ac:	ldp	x29, x30, [sp], #96
  40a4b0:	ret
  40a4b4:	sub	w1, w20, #0x3
  40a4b8:	cmp	w1, #0x1
  40a4bc:	b.ls	40a470 <clear@@Base+0x6fb0>  // b.plast
  40a4c0:	cbnz	w0, 40a464 <clear@@Base+0x6fa4>
  40a4c4:	tbnz	w23, #2, 40a4ec <clear@@Base+0x702c>
  40a4c8:	tbnz	w23, #0, 40a474 <clear@@Base+0x6fb4>
  40a4cc:	cmp	w20, #0x64
  40a4d0:	b.eq	40a474 <clear@@Base+0x6fb4>  // b.none
  40a4d4:	ldr	x0, [sp, #64]
  40a4d8:	cbz	x0, 40a49c <clear@@Base+0x6fdc>
  40a4dc:	bl	407e28 <clear@@Base+0x4968>
  40a4e0:	ldp	x21, x22, [sp, #32]
  40a4e4:	ldr	x23, [sp, #48]
  40a4e8:	b	40a4a4 <clear@@Base+0x6fe4>
  40a4ec:	cmp	w20, #0xf
  40a4f0:	b.eq	40a470 <clear@@Base+0x6fb0>  // b.none
  40a4f4:	sub	w0, w20, #0x11
  40a4f8:	cmp	w0, #0x1
  40a4fc:	b.ls	40a470 <clear@@Base+0x6fb0>  // b.plast
  40a500:	b	40a4c8 <clear@@Base+0x7008>
  40a504:	mov	w20, #0x2                   	// #2
  40a508:	b	40a4a4 <clear@@Base+0x6fe4>
  40a50c:	nop
  40a510:	stp	x29, x30, [sp, #-64]!
  40a514:	mov	w1, #0x0                   	// #0
  40a518:	mov	x29, sp
  40a51c:	add	x0, sp, #0x30
  40a520:	stp	x19, x20, [sp, #16]
  40a524:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  40a528:	str	x21, [sp, #32]
  40a52c:	bl	413c80 <error@@Base+0x7e8>
  40a530:	ldr	x0, [sp, #48]
  40a534:	cmn	x0, #0x1
  40a538:	b.eq	40a54c <clear@@Base+0x708c>  // b.none
  40a53c:	ldr	x0, [x19, #2160]
  40a540:	add	x1, sp, #0x30
  40a544:	bl	40d0f8 <clear@@Base+0x9c38>
  40a548:	bl	410a90 <clear@@Base+0xd5d0>
  40a54c:	bl	404900 <clear@@Base+0x1440>
  40a550:	mov	w21, w0
  40a554:	bl	4047e0 <clear@@Base+0x1320>
  40a558:	ldr	x0, [x19, #2160]
  40a55c:	bl	40d198 <clear@@Base+0x9cd8>
  40a560:	mov	x20, x0
  40a564:	cbz	x0, 40a598 <clear@@Base+0x70d8>
  40a568:	ldr	x0, [x19, #2160]
  40a56c:	bl	40d160 <clear@@Base+0x9ca0>
  40a570:	cbz	x0, 40a578 <clear@@Base+0x70b8>
  40a574:	tbz	w21, #1, 40a5bc <clear@@Base+0x70fc>
  40a578:	ldr	x0, [x19, #2160]
  40a57c:	bl	40d0d8 <clear@@Base+0x9c18>
  40a580:	mov	x1, x0
  40a584:	mov	x0, x20
  40a588:	bl	40c258 <clear@@Base+0x8d98>
  40a58c:	ldr	x0, [x19, #2160]
  40a590:	mov	x1, #0x0                   	// #0
  40a594:	bl	40d168 <clear@@Base+0x9ca8>
  40a598:	adrp	x1, 43b000 <PC+0x47b8>
  40a59c:	adrp	x0, 43b000 <PC+0x47b8>
  40a5a0:	str	xzr, [x19, #2160]
  40a5a4:	str	xzr, [x1, #456]
  40a5a8:	str	xzr, [x0, #448]
  40a5ac:	ldp	x19, x20, [sp, #16]
  40a5b0:	ldr	x21, [sp, #32]
  40a5b4:	ldp	x29, x30, [sp], #64
  40a5b8:	ret
  40a5bc:	bl	401b90 <pclose@plt>
  40a5c0:	ldr	x0, [x19, #2160]
  40a5c4:	mov	x1, #0x0                   	// #0
  40a5c8:	bl	40d158 <clear@@Base+0x9c98>
  40a5cc:	b	40a578 <clear@@Base+0x70b8>
  40a5d0:	stp	x29, x30, [sp, #-96]!
  40a5d4:	mov	x29, sp
  40a5d8:	stp	x21, x22, [sp, #32]
  40a5dc:	mov	x21, x0
  40a5e0:	stp	x19, x20, [sp, #16]
  40a5e4:	mov	x19, x1
  40a5e8:	stp	x23, x24, [sp, #48]
  40a5ec:	bl	40b638 <clear@@Base+0x8178>
  40a5f0:	mov	x23, x0
  40a5f4:	bl	4017b0 <strlen@plt>
  40a5f8:	mov	x22, x0
  40a5fc:	mov	x0, x19
  40a600:	bl	4020a8 <setlocale@plt+0x488>
  40a604:	str	x0, [x21]
  40a608:	mov	x20, x0
  40a60c:	bl	4017b0 <strlen@plt>
  40a610:	add	x1, x20, x0
  40a614:	str	x1, [x21, #8]
  40a618:	cmp	x1, x19
  40a61c:	b.ls	40a6e0 <clear@@Base+0x7220>  // b.plast
  40a620:	stp	x25, x26, [sp, #64]
  40a624:	sxtw	x26, w22
  40a628:	sub	x20, x26, #0x1
  40a62c:	mov	w24, #0x0                   	// #0
  40a630:	stp	x27, x28, [sp, #80]
  40a634:	adrp	x28, 435000 <winch@@Base+0x1ec78>
  40a638:	adrp	x27, 435000 <winch@@Base+0x1ec78>
  40a63c:	add	x28, x28, #0x4b8
  40a640:	add	x27, x27, #0x4b9
  40a644:	b	40a684 <clear@@Base+0x71c4>
  40a648:	add	x25, x19, x26
  40a64c:	cmp	x25, x1
  40a650:	b.cs	40a68c <clear@@Base+0x71cc>  // b.hs, b.nlast
  40a654:	mov	x2, x26
  40a658:	mov	x1, x23
  40a65c:	mov	x0, x19
  40a660:	bl	401960 <strncmp@plt>
  40a664:	cbnz	w0, 40a68c <clear@@Base+0x71cc>
  40a668:	ldr	x1, [x21, #8]
  40a66c:	add	x19, x19, x20
  40a670:	cmp	x25, x1
  40a674:	b.cs	40a6d8 <clear@@Base+0x7218>  // b.hs, b.nlast
  40a678:	add	x19, x19, #0x2
  40a67c:	cmp	x19, x1
  40a680:	b.cs	40a6d8 <clear@@Base+0x7218>  // b.hs, b.nlast
  40a684:	cmp	w22, #0x0
  40a688:	b.gt	40a648 <clear@@Base+0x7188>
  40a68c:	mov	x3, x19
  40a690:	ldrb	w4, [x3], #1
  40a694:	cbz	w24, 40a6b8 <clear@@Base+0x71f8>
  40a698:	ldrb	w0, [x27]
  40a69c:	ldr	x1, [x21, #8]
  40a6a0:	cmp	w0, w4
  40a6a4:	b.eq	40a6f4 <clear@@Base+0x7234>  // b.none
  40a6a8:	cmp	x1, x3
  40a6ac:	b.ls	40a6d8 <clear@@Base+0x7218>  // b.plast
  40a6b0:	mov	x19, x3
  40a6b4:	b	40a684 <clear@@Base+0x71c4>
  40a6b8:	ldrb	w0, [x28]
  40a6bc:	cmp	w0, w4
  40a6c0:	b.eq	40a708 <clear@@Base+0x7248>  // b.none
  40a6c4:	cmp	w4, #0x20
  40a6c8:	b.eq	40a720 <clear@@Base+0x7260>  // b.none
  40a6cc:	ldr	x1, [x21, #8]
  40a6d0:	cmp	x3, x1
  40a6d4:	b.cc	40a6b0 <clear@@Base+0x71f0>  // b.lo, b.ul, b.last
  40a6d8:	ldp	x25, x26, [sp, #64]
  40a6dc:	ldp	x27, x28, [sp, #80]
  40a6e0:	ldp	x19, x20, [sp, #16]
  40a6e4:	ldp	x21, x22, [sp, #32]
  40a6e8:	ldp	x23, x24, [sp, #48]
  40a6ec:	ldp	x29, x30, [sp], #96
  40a6f0:	ret
  40a6f4:	cmp	x1, x3
  40a6f8:	b.ls	40a6d8 <clear@@Base+0x7218>  // b.plast
  40a6fc:	mov	x19, x3
  40a700:	mov	w24, #0x0                   	// #0
  40a704:	b	40a684 <clear@@Base+0x71c4>
  40a708:	ldr	x1, [x21, #8]
  40a70c:	cmp	x3, x1
  40a710:	b.cs	40a6d8 <clear@@Base+0x7218>  // b.hs, b.nlast
  40a714:	mov	x19, x3
  40a718:	mov	w24, #0x1                   	// #1
  40a71c:	b	40a684 <clear@@Base+0x71c4>
  40a720:	strb	wzr, [x19]
  40a724:	ldr	x1, [x21, #8]
  40a728:	b	40a6a8 <clear@@Base+0x71e8>
  40a72c:	nop
  40a730:	stp	x29, x30, [sp, #-32]!
  40a734:	mov	x29, sp
  40a738:	stp	x19, x20, [sp, #16]
  40a73c:	mov	x20, x0
  40a740:	cbz	x1, 40a784 <clear@@Base+0x72c4>
  40a744:	mov	x19, x1
  40a748:	mov	x0, x1
  40a74c:	bl	4017b0 <strlen@plt>
  40a750:	add	x0, x19, x0
  40a754:	ldr	x2, [x20, #8]
  40a758:	cmp	x2, x0
  40a75c:	b.ls	40a794 <clear@@Base+0x72d4>  // b.plast
  40a760:	ldrb	w1, [x0]
  40a764:	cbnz	w1, 40a778 <clear@@Base+0x72b8>
  40a768:	ldrb	w1, [x0, #1]!
  40a76c:	cbz	w1, 40a768 <clear@@Base+0x72a8>
  40a770:	cmp	x2, x0
  40a774:	csel	x0, x0, xzr, hi  // hi = pmore
  40a778:	ldp	x19, x20, [sp, #16]
  40a77c:	ldp	x29, x30, [sp], #32
  40a780:	ret
  40a784:	ldr	x0, [x0]
  40a788:	ldr	x2, [x20, #8]
  40a78c:	cmp	x2, x0
  40a790:	b.hi	40a760 <clear@@Base+0x72a0>  // b.pmore
  40a794:	mov	x0, #0x0                   	// #0
  40a798:	ldp	x19, x20, [sp, #16]
  40a79c:	ldp	x29, x30, [sp], #32
  40a7a0:	ret
  40a7a4:	nop
  40a7a8:	ldr	x2, [x0]
  40a7ac:	cbz	x1, 40a7f8 <clear@@Base+0x7338>
  40a7b0:	cmp	x1, x2
  40a7b4:	b.ls	40a800 <clear@@Base+0x7340>  // b.plast
  40a7b8:	sub	x0, x1, #0x1
  40a7bc:	ldrb	w1, [x0]
  40a7c0:	cbnz	w1, 40a7d0 <clear@@Base+0x7310>
  40a7c4:	nop
  40a7c8:	ldrb	w1, [x0, #-1]!
  40a7cc:	cbz	w1, 40a7c8 <clear@@Base+0x7308>
  40a7d0:	cmp	x0, x2
  40a7d4:	b.ls	40a800 <clear@@Base+0x7340>  // b.plast
  40a7d8:	ldurb	w1, [x0, #-1]
  40a7dc:	cbz	w1, 40a7f4 <clear@@Base+0x7334>
  40a7e0:	ldurb	w1, [x0, #-2]
  40a7e4:	sub	x0, x0, #0x1
  40a7e8:	cmp	w1, #0x0
  40a7ec:	ccmp	x0, x2, #0x0, ne  // ne = any
  40a7f0:	b.hi	40a7e0 <clear@@Base+0x7320>  // b.pmore
  40a7f4:	ret
  40a7f8:	ldr	x0, [x0, #8]
  40a7fc:	b	40a7bc <clear@@Base+0x72fc>
  40a800:	mov	x0, #0x0                   	// #0
  40a804:	ret
  40a808:	stp	x29, x30, [sp, #-32]!
  40a80c:	mov	x29, sp
  40a810:	str	x19, [sp, #16]
  40a814:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  40a818:	ldr	x0, [x19, #2160]
  40a81c:	cbz	x0, 40a82c <clear@@Base+0x736c>
  40a820:	mov	w1, #0x1                   	// #1
  40a824:	bl	40d130 <clear@@Base+0x9c70>
  40a828:	ldr	x0, [x19, #2160]
  40a82c:	ldr	x19, [sp, #16]
  40a830:	ldp	x29, x30, [sp], #32
  40a834:	ret
  40a838:	cbz	x0, 40a844 <clear@@Base+0x7384>
  40a83c:	mov	w1, #0xffffffff            	// #-1
  40a840:	b	40d130 <clear@@Base+0x9c70>
  40a844:	ret
  40a848:	stp	x29, x30, [sp, #-16]!
  40a84c:	mov	x29, sp
  40a850:	b	40a858 <clear@@Base+0x7398>
  40a854:	bl	413000 <clear@@Base+0xfb40>
  40a858:	bl	404110 <clear@@Base+0xc50>
  40a85c:	cmn	w0, #0x1
  40a860:	b.ne	40a854 <clear@@Base+0x7394>  // b.any
  40a864:	ldp	x29, x30, [sp], #16
  40a868:	b	412f88 <clear@@Base+0xfac8>
  40a86c:	nop
  40a870:	stp	x29, x30, [sp, #-64]!
  40a874:	mov	x29, sp
  40a878:	stp	x19, x20, [sp, #16]
  40a87c:	mov	x19, x0
  40a880:	bl	404900 <clear@@Base+0x1440>
  40a884:	tbz	w0, #0, 40a894 <clear@@Base+0x73d4>
  40a888:	ldp	x19, x20, [sp, #16]
  40a88c:	ldp	x29, x30, [sp], #64
  40a890:	ret
  40a894:	mov	x0, x19
  40a898:	mov	w1, #0x0                   	// #0
  40a89c:	bl	401930 <open@plt>
  40a8a0:	tbz	w0, #31, 40a8e0 <clear@@Base+0x7420>
  40a8a4:	mov	w1, #0x1a4                 	// #420
  40a8a8:	mov	x0, x19
  40a8ac:	bl	401c00 <creat@plt>
  40a8b0:	adrp	x1, 433000 <winch@@Base+0x1cc78>
  40a8b4:	str	w0, [x1, #600]
  40a8b8:	tbz	w0, #31, 40a888 <clear@@Base+0x73c8>
  40a8bc:	stp	x21, x22, [sp, #32]
  40a8c0:	add	x22, sp, #0x38
  40a8c4:	mov	x1, x22
  40a8c8:	adrp	x0, 418000 <winch@@Base+0x1c78>
  40a8cc:	add	x0, x0, #0x528
  40a8d0:	str	x19, [sp, #56]
  40a8d4:	bl	413498 <error@@Base>
  40a8d8:	ldp	x21, x22, [sp, #32]
  40a8dc:	b	40a888 <clear@@Base+0x73c8>
  40a8e0:	bl	401a20 <close@plt>
  40a8e4:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  40a8e8:	ldr	w0, [x0, #2144]
  40a8ec:	cbnz	w0, 40a8a4 <clear@@Base+0x73e4>
  40a8f0:	stp	x21, x22, [sp, #32]
  40a8f4:	add	x22, sp, #0x38
  40a8f8:	mov	x1, x22
  40a8fc:	adrp	x0, 418000 <winch@@Base+0x1c78>
  40a900:	add	x0, x0, #0x4b0
  40a904:	str	x19, [sp, #56]
  40a908:	bl	413640 <error@@Base+0x1a8>
  40a90c:	mov	w1, w0
  40a910:	adrp	x20, 418000 <winch@@Base+0x1c78>
  40a914:	cmp	w1, #0x61
  40a918:	add	x20, x20, #0x4e8
  40a91c:	b.eq	40a950 <clear@@Base+0x7490>  // b.none
  40a920:	b.le	40a9ac <clear@@Base+0x74ec>
  40a924:	cmp	w1, #0x71
  40a928:	b.ne	40a98c <clear@@Base+0x74cc>  // b.any
  40a92c:	mov	w0, #0x0                   	// #0
  40a930:	bl	402170 <setlocale@plt+0x550>
  40a934:	nop
  40a938:	mov	x1, #0x0                   	// #0
  40a93c:	mov	x0, x20
  40a940:	bl	413640 <error@@Base+0x1a8>
  40a944:	mov	w1, w0
  40a948:	cmp	w1, #0x61
  40a94c:	b.ne	40a920 <clear@@Base+0x7460>  // b.any
  40a950:	adrp	x21, 433000 <winch@@Base+0x1cc78>
  40a954:	mov	w1, #0x401                 	// #1025
  40a958:	mov	x0, x19
  40a95c:	bl	401930 <open@plt>
  40a960:	mov	w2, #0x2                   	// #2
  40a964:	str	w0, [x21, #600]
  40a968:	mov	x1, #0x0                   	// #0
  40a96c:	bl	401850 <lseek@plt>
  40a970:	mov	x20, x0
  40a974:	ldr	w0, [x21, #600]
  40a978:	cmn	x20, #0x1
  40a97c:	b.eq	40a9d8 <clear@@Base+0x7518>  // b.none
  40a980:	ldp	x21, x22, [sp, #32]
  40a984:	tbz	w0, #31, 40a888 <clear@@Base+0x73c8>
  40a988:	b	40a8bc <clear@@Base+0x73fc>
  40a98c:	b.gt	40a938 <clear@@Base+0x7478>
  40a990:	cmp	w1, #0x64
  40a994:	b.ne	40a9c8 <clear@@Base+0x7508>  // b.any
  40a998:	mov	x0, x19
  40a99c:	ldp	x19, x20, [sp, #16]
  40a9a0:	ldp	x21, x22, [sp, #32]
  40a9a4:	ldp	x29, x30, [sp], #64
  40a9a8:	b	401a90 <free@plt>
  40a9ac:	cmp	w1, #0x44
  40a9b0:	b.eq	40a998 <clear@@Base+0x74d8>  // b.none
  40a9b4:	cmp	w1, #0x4f
  40a9b8:	b.eq	40a9d0 <clear@@Base+0x7510>  // b.none
  40a9bc:	cmp	w1, #0x41
  40a9c0:	b.eq	40a950 <clear@@Base+0x7490>  // b.none
  40a9c4:	b	40a938 <clear@@Base+0x7478>
  40a9c8:	cmp	w1, #0x6f
  40a9cc:	b.ne	40a938 <clear@@Base+0x7478>  // b.any
  40a9d0:	ldp	x21, x22, [sp, #32]
  40a9d4:	b	40a8a4 <clear@@Base+0x73e4>
  40a9d8:	bl	401a20 <close@plt>
  40a9dc:	str	w20, [x21, #600]
  40a9e0:	b	40a8c4 <clear@@Base+0x7404>
  40a9e4:	nop
  40a9e8:	stp	x29, x30, [sp, #-240]!
  40a9ec:	mov	x29, sp
  40a9f0:	stp	x21, x22, [sp, #32]
  40a9f4:	adrp	x21, 436000 <winch@@Base+0x1fc78>
  40a9f8:	stp	x19, x20, [sp, #16]
  40a9fc:	mov	x19, x0
  40aa00:	stp	x23, x24, [sp, #48]
  40aa04:	bl	404188 <clear@@Base+0xcc8>
  40aa08:	ldr	x0, [x21, #2160]
  40aa0c:	cbz	x0, 40ab7c <clear@@Base+0x76bc>
  40aa10:	mov	w1, #0x1                   	// #1
  40aa14:	bl	40d130 <clear@@Base+0x9c70>
  40aa18:	ldr	x23, [x21, #2160]
  40aa1c:	cbz	x23, 40ab7c <clear@@Base+0x76bc>
  40aa20:	bl	404900 <clear@@Base+0x1440>
  40aa24:	mov	w20, w0
  40aa28:	ldr	x1, [x21, #2160]
  40aa2c:	cbz	x1, 40aa34 <clear@@Base+0x7574>
  40aa30:	bl	40a510 <clear@@Base+0x7050>
  40aa34:	tbnz	w20, #3, 40abf4 <clear@@Base+0x7734>
  40aa38:	cbz	x19, 40ac20 <clear@@Base+0x7760>
  40aa3c:	stp	x25, x26, [sp, #64]
  40aa40:	mov	x0, x19
  40aa44:	bl	40d0d8 <clear@@Base+0x9c18>
  40aa48:	bl	402220 <setlocale@plt+0x600>
  40aa4c:	mov	x22, x0
  40aa50:	mov	x0, x19
  40aa54:	bl	40d160 <clear@@Base+0x9ca0>
  40aa58:	str	x0, [sp, #96]
  40aa5c:	mov	x20, x0
  40aa60:	cbz	x0, 40ab8c <clear@@Base+0x76cc>
  40aa64:	mov	w1, #0xffffffff            	// #-1
  40aa68:	mov	x0, x19
  40aa6c:	str	w1, [sp, #92]
  40aa70:	bl	40d198 <clear@@Base+0x9cd8>
  40aa74:	mov	x20, x0
  40aa78:	cbz	x0, 40ad14 <clear@@Base+0x7854>
  40aa7c:	mov	x24, x0
  40aa80:	mov	w25, #0x0                   	// #0
  40aa84:	mov	w26, #0x0                   	// #0
  40aa88:	cbz	x23, 40aaa0 <clear@@Base+0x75e0>
  40aa8c:	adrp	x2, 436000 <winch@@Base+0x1fc78>
  40aa90:	mov	x0, x23
  40aa94:	mov	w1, #0xffffffff            	// #-1
  40aa98:	str	x23, [x2, #2152]
  40aa9c:	bl	40d130 <clear@@Base+0x9c70>
  40aaa0:	mov	x1, x20
  40aaa4:	mov	x0, x19
  40aaa8:	str	x19, [x21, #2160]
  40aaac:	bl	40d168 <clear@@Base+0x9ca8>
  40aab0:	ldr	x0, [x21, #2160]
  40aab4:	adrp	x20, 43b000 <PC+0x47b8>
  40aab8:	ldr	x1, [sp, #96]
  40aabc:	bl	40d158 <clear@@Base+0x9c98>
  40aac0:	ldr	x0, [x21, #2160]
  40aac4:	bl	40d118 <clear@@Base+0x9c58>
  40aac8:	ldr	x0, [x21, #2160]
  40aacc:	adrp	x1, 43b000 <PC+0x47b8>
  40aad0:	add	x1, x1, #0x130
  40aad4:	bl	40d108 <clear@@Base+0x9c48>
  40aad8:	ldr	w0, [sp, #92]
  40aadc:	adrp	x2, 43b000 <PC+0x47b8>
  40aae0:	mov	w3, #0x1                   	// #1
  40aae4:	mov	w1, w26
  40aae8:	str	w3, [x2, #344]
  40aaec:	bl	4046e8 <clear@@Base+0x1228>
  40aaf0:	cbnz	w25, 40ab3c <clear@@Base+0x767c>
  40aaf4:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  40aaf8:	adrp	x20, 43b000 <PC+0x47b8>
  40aafc:	ldr	x0, [x0, #2136]
  40ab00:	cbz	x0, 40ab0c <clear@@Base+0x764c>
  40ab04:	ldr	w1, [x20, #324]
  40ab08:	cbnz	w1, 40ad0c <clear@@Base+0x784c>
  40ab0c:	ldrb	w0, [x24]
  40ab10:	cmp	w0, #0x2d
  40ab14:	b.ne	40aca4 <clear@@Base+0x77e4>  // b.any
  40ab18:	ldrb	w0, [x24, #1]
  40ab1c:	cbnz	w0, 40aca4 <clear@@Base+0x77e4>
  40ab20:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  40ab24:	ldr	x0, [x19, #2168]
  40ab28:	cbz	x0, 40ab3c <clear@@Base+0x767c>
  40ab2c:	mov	x0, #0x40000000            	// #1073741824
  40ab30:	bl	407528 <clear@@Base+0x4068>
  40ab34:	ldr	x0, [x19, #2168]
  40ab38:	bl	407e28 <clear@@Base+0x4968>
  40ab3c:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  40ab40:	mov	w21, #0x1                   	// #1
  40ab44:	ldr	w23, [x19, #2132]
  40ab48:	bl	412f88 <clear@@Base+0xfac8>
  40ab4c:	ldr	w0, [x20, #324]
  40ab50:	str	w21, [x19, #2132]
  40ab54:	cbnz	w0, 40ac44 <clear@@Base+0x7784>
  40ab58:	mov	x0, x22
  40ab5c:	bl	401a90 <free@plt>
  40ab60:	ldp	x25, x26, [sp, #64]
  40ab64:	mov	w0, #0x0                   	// #0
  40ab68:	ldp	x19, x20, [sp, #16]
  40ab6c:	ldp	x21, x22, [sp, #32]
  40ab70:	ldp	x23, x24, [sp, #48]
  40ab74:	ldp	x29, x30, [sp], #240
  40ab78:	ret
  40ab7c:	cbz	x19, 40ac2c <clear@@Base+0x776c>
  40ab80:	mov	x23, #0x0                   	// #0
  40ab84:	stp	x25, x26, [sp, #64]
  40ab88:	b	40aa40 <clear@@Base+0x7580>
  40ab8c:	adrp	x26, 417000 <winch@@Base+0xc78>
  40ab90:	add	x26, x26, #0x548
  40ab94:	mov	x1, x26
  40ab98:	mov	x0, x22
  40ab9c:	bl	401a60 <strcmp@plt>
  40aba0:	cbnz	w0, 40acd4 <clear@@Base+0x7814>
  40aba4:	mov	x24, x22
  40aba8:	adrp	x1, 417000 <winch@@Base+0xc78>
  40abac:	mov	x0, x22
  40abb0:	add	x1, x1, #0x590
  40abb4:	bl	401a60 <strcmp@plt>
  40abb8:	cbz	w0, 40ad80 <clear@@Base+0x78c0>
  40abbc:	adrp	x1, 418000 <winch@@Base+0x1c78>
  40abc0:	mov	x0, x24
  40abc4:	add	x1, x1, #0x540
  40abc8:	bl	401a60 <strcmp@plt>
  40abcc:	cbz	w0, 40acf8 <clear@@Base+0x7838>
  40abd0:	mov	x1, x26
  40abd4:	mov	x0, x24
  40abd8:	bl	401a60 <strcmp@plt>
  40abdc:	cbnz	w0, 40adc8 <clear@@Base+0x7908>
  40abe0:	mov	w0, #0xffffffff            	// #-1
  40abe4:	mov	w25, #0x8                   	// #8
  40abe8:	mov	w26, w25
  40abec:	str	w0, [sp, #92]
  40abf0:	b	40aa88 <clear@@Base+0x75c8>
  40abf4:	mov	x0, x23
  40abf8:	bl	40d140 <clear@@Base+0x9c80>
  40abfc:	cmp	w0, #0x1
  40ac00:	b.gt	40aa38 <clear@@Base+0x7578>
  40ac04:	mov	x0, x23
  40ac08:	bl	40ce18 <clear@@Base+0x9958>
  40ac0c:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  40ac10:	ldr	x23, [x0, #2152]
  40ac14:	cbnz	x19, 40aa3c <clear@@Base+0x757c>
  40ac18:	cbz	x23, 40ac2c <clear@@Base+0x776c>
  40ac1c:	nop
  40ac20:	mov	x0, x23
  40ac24:	mov	w1, #0xffffffff            	// #-1
  40ac28:	bl	40d130 <clear@@Base+0x9c70>
  40ac2c:	mov	w0, #0x0                   	// #0
  40ac30:	ldp	x19, x20, [sp, #16]
  40ac34:	ldp	x21, x22, [sp, #32]
  40ac38:	ldp	x23, x24, [sp, #48]
  40ac3c:	ldp	x29, x30, [sp], #240
  40ac40:	ret
  40ac44:	bl	413b58 <error@@Base+0x6c0>
  40ac48:	bl	40fcb0 <clear@@Base+0xc7f0>
  40ac4c:	bl	415310 <error@@Base+0x1e78>
  40ac50:	adrp	x1, 417000 <winch@@Base+0xc78>
  40ac54:	mov	x0, x22
  40ac58:	add	x1, x1, #0x548
  40ac5c:	bl	401a60 <strcmp@plt>
  40ac60:	cbz	w0, 40ac78 <clear@@Base+0x77b8>
  40ac64:	adrp	x1, 418000 <winch@@Base+0x1c78>
  40ac68:	mov	x0, x22
  40ac6c:	add	x1, x1, #0x540
  40ac70:	bl	401a60 <strcmp@plt>
  40ac74:	cbnz	w0, 40ad98 <clear@@Base+0x78d8>
  40ac78:	cbnz	w23, 40ab58 <clear@@Base+0x7698>
  40ac7c:	adrp	x0, 43b000 <PC+0x47b8>
  40ac80:	ldr	w0, [x0, #652]
  40ac84:	cmp	w0, #0x0
  40ac88:	b.le	40ab58 <clear@@Base+0x7698>
  40ac8c:	add	x1, sp, #0x68
  40ac90:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  40ac94:	add	x0, x0, #0xdf0
  40ac98:	str	x22, [sp, #104]
  40ac9c:	bl	413498 <error@@Base>
  40aca0:	b	40ab58 <clear@@Base+0x7698>
  40aca4:	mov	x1, x24
  40aca8:	add	x2, sp, #0x70
  40acac:	mov	w0, #0x0                   	// #0
  40acb0:	bl	401bc0 <__xstat@plt>
  40acb4:	cbnz	w0, 40ab20 <clear@@Base+0x7660>
  40acb8:	adrp	x1, 43b000 <PC+0x47b8>
  40acbc:	adrp	x0, 43b000 <PC+0x47b8>
  40acc0:	ldr	x2, [sp, #112]
  40acc4:	str	x2, [x1, #456]
  40acc8:	ldr	x1, [sp, #120]
  40accc:	str	x1, [x0, #448]
  40acd0:	b	40ab20 <clear@@Base+0x7660>
  40acd4:	adrp	x1, 418000 <winch@@Base+0x1c78>
  40acd8:	mov	x0, x22
  40acdc:	add	x1, x1, #0x540
  40ace0:	bl	401a60 <strcmp@plt>
  40ace4:	cbnz	w0, 40ad24 <clear@@Base+0x7864>
  40ace8:	ldrb	w0, [x22]
  40acec:	cmp	w0, #0x2d
  40acf0:	b.eq	40ad74 <clear@@Base+0x78b4>  // b.none
  40acf4:	mov	x24, x22
  40acf8:	mov	w0, #0xffffffff            	// #-1
  40acfc:	mov	w25, #0x0                   	// #0
  40ad00:	mov	w26, #0x10                  	// #16
  40ad04:	str	w0, [sp, #92]
  40ad08:	b	40aa88 <clear@@Base+0x75c8>
  40ad0c:	bl	40a870 <clear@@Base+0x73b0>
  40ad10:	b	40ab0c <clear@@Base+0x764c>
  40ad14:	mov	x24, x22
  40ad18:	mov	w25, #0x0                   	// #0
  40ad1c:	mov	w26, #0x0                   	// #0
  40ad20:	b	40aa88 <clear@@Base+0x75c8>
  40ad24:	add	x2, sp, #0x60
  40ad28:	add	x1, sp, #0x5c
  40ad2c:	mov	x0, x22
  40ad30:	bl	40bff0 <clear@@Base+0x8b30>
  40ad34:	ldrb	w25, [x22]
  40ad38:	cmp	x0, #0x0
  40ad3c:	csel	x24, x0, x22, ne  // ne = any
  40ad40:	mov	x20, x0
  40ad44:	subs	w25, w25, #0x2d
  40ad48:	b.eq	40ad6c <clear@@Base+0x78ac>  // b.none
  40ad4c:	nop
  40ad50:	ldr	x0, [sp, #96]
  40ad54:	cbz	x0, 40aba8 <clear@@Base+0x76e8>
  40ad58:	mov	w26, #0x6                   	// #6
  40ad5c:	cbz	w25, 40aa88 <clear@@Base+0x75c8>
  40ad60:	mov	w25, #0x0                   	// #0
  40ad64:	mov	w26, #0x4                   	// #4
  40ad68:	b	40aa88 <clear@@Base+0x75c8>
  40ad6c:	ldrb	w25, [x22, #1]
  40ad70:	b	40ad50 <clear@@Base+0x7890>
  40ad74:	ldrb	w0, [x22, #1]
  40ad78:	mov	x24, x22
  40ad7c:	cbnz	w0, 40acf4 <clear@@Base+0x7834>
  40ad80:	adrp	x0, 437000 <PC+0x7b8>
  40ad84:	mov	w25, #0x0                   	// #0
  40ad88:	mov	w26, #0x2                   	// #2
  40ad8c:	ldr	w0, [x0, #2088]
  40ad90:	str	w0, [sp, #92]
  40ad94:	b	40aa88 <clear@@Base+0x75c8>
  40ad98:	mov	x0, x22
  40ad9c:	bl	40b668 <clear@@Base+0x81a8>
  40ada0:	adrp	x1, 435000 <winch@@Base+0x1ec78>
  40ada4:	mov	x19, x0
  40ada8:	mov	w2, w21
  40adac:	ldr	x0, [x1, #1192]
  40adb0:	mov	x1, x19
  40adb4:	bl	406890 <clear@@Base+0x33d0>
  40adb8:	mov	x0, x19
  40adbc:	bl	401a90 <free@plt>
  40adc0:	cbnz	w23, 40ab58 <clear@@Base+0x7698>
  40adc4:	b	40ac7c <clear@@Base+0x77bc>
  40adc8:	mov	x0, x24
  40adcc:	bl	40c3f0 <clear@@Base+0x8f30>
  40add0:	str	x0, [sp, #104]
  40add4:	cbz	x0, 40ae40 <clear@@Base+0x7980>
  40add8:	add	x1, sp, #0x68
  40addc:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  40ade0:	add	x0, x0, #0xdf0
  40ade4:	bl	413498 <error@@Base>
  40ade8:	ldr	x0, [sp, #104]
  40adec:	bl	401a90 <free@plt>
  40adf0:	cbz	x20, 40ae14 <clear@@Base+0x7954>
  40adf4:	ldr	x0, [sp, #96]
  40adf8:	cbz	x0, 40ae00 <clear@@Base+0x7940>
  40adfc:	bl	401b90 <pclose@plt>
  40ae00:	mov	x1, x22
  40ae04:	mov	x0, x20
  40ae08:	bl	40c258 <clear@@Base+0x8d98>
  40ae0c:	mov	x0, x20
  40ae10:	bl	401a90 <free@plt>
  40ae14:	mov	x0, x19
  40ae18:	bl	40ce18 <clear@@Base+0x9958>
  40ae1c:	mov	x0, x22
  40ae20:	bl	401a90 <free@plt>
  40ae24:	cmp	x19, x23
  40ae28:	b.eq	40aebc <clear@@Base+0x79fc>  // b.none
  40ae2c:	mov	x0, x23
  40ae30:	bl	40b160 <clear@@Base+0x7ca0>
  40ae34:	mov	w0, #0x1                   	// #1
  40ae38:	ldp	x25, x26, [sp, #64]
  40ae3c:	b	40ab68 <clear@@Base+0x76a8>
  40ae40:	mov	x0, x24
  40ae44:	mov	w1, #0x0                   	// #0
  40ae48:	bl	401930 <open@plt>
  40ae4c:	str	w0, [sp, #92]
  40ae50:	tbnz	w0, #31, 40aec8 <clear@@Base+0x7a08>
  40ae54:	adrp	x0, 43b000 <PC+0x47b8>
  40ae58:	ldr	w25, [x0, #572]
  40ae5c:	cbz	w25, 40ae6c <clear@@Base+0x79ac>
  40ae60:	mov	w25, #0x0                   	// #0
  40ae64:	mov	w26, #0x1                   	// #1
  40ae68:	b	40aa88 <clear@@Base+0x75c8>
  40ae6c:	mov	x0, x19
  40ae70:	mov	w26, #0x1                   	// #1
  40ae74:	bl	40d128 <clear@@Base+0x9c68>
  40ae78:	cbnz	w0, 40aa88 <clear@@Base+0x75c8>
  40ae7c:	ldr	w0, [sp, #92]
  40ae80:	bl	40bbc8 <clear@@Base+0x8708>
  40ae84:	mov	w25, w0
  40ae88:	cbz	w0, 40aa88 <clear@@Base+0x75c8>
  40ae8c:	add	x1, sp, #0x68
  40ae90:	adrp	x0, 418000 <winch@@Base+0x1c78>
  40ae94:	add	x0, x0, #0x558
  40ae98:	str	x22, [sp, #104]
  40ae9c:	bl	413640 <error@@Base+0x1a8>
  40aea0:	and	w0, w0, #0xffffffdf
  40aea4:	cmp	w0, #0x59
  40aea8:	mov	w25, #0x0                   	// #0
  40aeac:	b.eq	40aa88 <clear@@Base+0x75c8>  // b.none
  40aeb0:	ldr	w0, [sp, #92]
  40aeb4:	bl	401a20 <close@plt>
  40aeb8:	b	40adf0 <clear@@Base+0x7930>
  40aebc:	mov	w0, #0x1                   	// #1
  40aec0:	bl	402170 <setlocale@plt+0x550>
  40aec4:	b	40ae2c <clear@@Base+0x796c>
  40aec8:	mov	x0, x22
  40aecc:	bl	412e80 <clear@@Base+0xf9c0>
  40aed0:	mov	x2, x0
  40aed4:	add	x1, sp, #0x68
  40aed8:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  40aedc:	add	x0, x0, #0xdf0
  40aee0:	str	x2, [sp, #104]
  40aee4:	bl	413498 <error@@Base>
  40aee8:	ldr	x0, [sp, #104]
  40aeec:	bl	401a90 <free@plt>
  40aef0:	b	40adf0 <clear@@Base+0x7930>
  40aef4:	nop
  40aef8:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  40aefc:	ldr	x1, [x1, #2160]
  40af00:	cmp	x1, x0
  40af04:	b.eq	40af0c <clear@@Base+0x7a4c>  // b.none
  40af08:	b	40a9e8 <clear@@Base+0x7528>
  40af0c:	mov	w0, #0x0                   	// #0
  40af10:	ret
  40af14:	nop
  40af18:	stp	x29, x30, [sp, #-32]!
  40af1c:	mov	x29, sp
  40af20:	str	x19, [sp, #16]
  40af24:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  40af28:	ldr	x1, [x19, #2160]
  40af2c:	cbz	x0, 40af4c <clear@@Base+0x7a8c>
  40af30:	bl	40cf70 <clear@@Base+0x9ab0>
  40af34:	ldr	x1, [x19, #2160]
  40af38:	cmp	x1, x0
  40af3c:	b.eq	40af50 <clear@@Base+0x7a90>  // b.none
  40af40:	ldr	x19, [sp, #16]
  40af44:	ldp	x29, x30, [sp], #32
  40af48:	b	40a9e8 <clear@@Base+0x7528>
  40af4c:	cbnz	x1, 40af40 <clear@@Base+0x7a80>
  40af50:	mov	w0, #0x0                   	// #0
  40af54:	ldr	x19, [sp, #16]
  40af58:	ldp	x29, x30, [sp], #32
  40af5c:	ret
  40af60:	stp	x29, x30, [sp, #-16]!
  40af64:	adrp	x0, 437000 <PC+0x7b8>
  40af68:	mov	x29, sp
  40af6c:	ldr	w0, [x0, #2088]
  40af70:	bl	401af0 <isatty@plt>
  40af74:	cbnz	w0, 40af88 <clear@@Base+0x7ac8>
  40af78:	ldp	x29, x30, [sp], #16
  40af7c:	adrp	x0, 417000 <winch@@Base+0xc78>
  40af80:	add	x0, x0, #0x590
  40af84:	b	40af18 <clear@@Base+0x7a58>
  40af88:	mov	x1, #0x0                   	// #0
  40af8c:	adrp	x0, 418000 <winch@@Base+0x1c78>
  40af90:	add	x0, x0, #0x588
  40af94:	bl	413498 <error@@Base>
  40af98:	mov	w0, #0x0                   	// #0
  40af9c:	bl	402170 <setlocale@plt+0x550>
  40afa0:	ldp	x29, x30, [sp], #16
  40afa4:	adrp	x0, 417000 <winch@@Base+0xc78>
  40afa8:	add	x0, x0, #0x590
  40afac:	b	40af18 <clear@@Base+0x7a58>
  40afb0:	stp	x29, x30, [sp, #-64]!
  40afb4:	mov	x29, sp
  40afb8:	stp	x19, x20, [sp, #16]
  40afbc:	mov	x20, x0
  40afc0:	stp	x21, x22, [sp, #32]
  40afc4:	mov	w21, w1
  40afc8:	mov	w22, w2
  40afcc:	stp	x23, x24, [sp, #48]
  40afd0:	adrp	x23, 43b000 <PC+0x47b8>
  40afd4:	add	x23, x23, #0x2b8
  40afd8:	adrp	x24, 436000 <winch@@Base+0x1fc78>
  40afdc:	nop
  40afe0:	mov	x0, x20
  40afe4:	cmp	w22, #0x1
  40afe8:	b.ne	40b058 <clear@@Base+0x7b98>  // b.any
  40afec:	bl	40cee8 <clear@@Base+0x9a28>
  40aff0:	mov	x19, x0
  40aff4:	subs	w21, w21, #0x1
  40aff8:	b.mi	40b028 <clear@@Base+0x7b68>  // b.first
  40affc:	cbz	x19, 40b010 <clear@@Base+0x7b50>
  40b000:	ldr	w0, [x23]
  40b004:	mov	x20, x19
  40b008:	tst	x0, #0x3
  40b00c:	b.eq	40afe0 <clear@@Base+0x7b20>  // b.none
  40b010:	mov	w0, #0x1                   	// #1
  40b014:	ldp	x19, x20, [sp, #16]
  40b018:	ldp	x21, x22, [sp, #32]
  40b01c:	ldp	x23, x24, [sp, #48]
  40b020:	ldp	x29, x30, [sp], #64
  40b024:	ret
  40b028:	ldr	x1, [x24, #2160]
  40b02c:	mov	x0, x20
  40b030:	cmp	x20, x1
  40b034:	b.eq	40b040 <clear@@Base+0x7b80>  // b.none
  40b038:	bl	40a9e8 <clear@@Base+0x7528>
  40b03c:	cbnz	w0, 40affc <clear@@Base+0x7b3c>
  40b040:	mov	w0, #0x0                   	// #0
  40b044:	ldp	x19, x20, [sp, #16]
  40b048:	ldp	x21, x22, [sp, #32]
  40b04c:	ldp	x23, x24, [sp, #48]
  40b050:	ldp	x29, x30, [sp], #64
  40b054:	ret
  40b058:	bl	40cf08 <clear@@Base+0x9a48>
  40b05c:	mov	x19, x0
  40b060:	b	40aff4 <clear@@Base+0x7b34>
  40b064:	nop
  40b068:	adrp	x3, 436000 <winch@@Base+0x1fc78>
  40b06c:	mov	w1, w0
  40b070:	mov	w2, #0x1                   	// #1
  40b074:	ldr	x0, [x3, #2160]
  40b078:	b	40afb0 <clear@@Base+0x7af0>
  40b07c:	nop
  40b080:	stp	x29, x30, [sp, #-16]!
  40b084:	mov	x29, sp
  40b088:	bl	40cf60 <clear@@Base+0x9aa0>
  40b08c:	cbz	w0, 40b0ac <clear@@Base+0x7bec>
  40b090:	ldp	x29, x30, [sp], #16
  40b094:	adrp	x3, 436000 <winch@@Base+0x1fc78>
  40b098:	mov	w2, #0x1                   	// #1
  40b09c:	mov	x0, #0x0                   	// #0
  40b0a0:	mov	w1, w2
  40b0a4:	str	xzr, [x3, #2160]
  40b0a8:	b	40afb0 <clear@@Base+0x7af0>
  40b0ac:	ldp	x29, x30, [sp], #16
  40b0b0:	b	40af60 <clear@@Base+0x7aa0>
  40b0b4:	nop
  40b0b8:	adrp	x3, 436000 <winch@@Base+0x1fc78>
  40b0bc:	mov	w1, w0
  40b0c0:	mov	w2, #0xffffffff            	// #-1
  40b0c4:	ldr	x0, [x3, #2160]
  40b0c8:	b	40afb0 <clear@@Base+0x7af0>
  40b0cc:	nop
  40b0d0:	adrp	x3, 436000 <winch@@Base+0x1fc78>
  40b0d4:	mov	w2, #0xffffffff            	// #-1
  40b0d8:	mov	w1, #0x1                   	// #1
  40b0dc:	mov	x0, #0x0                   	// #0
  40b0e0:	str	xzr, [x3, #2160]
  40b0e4:	b	40afb0 <clear@@Base+0x7af0>
  40b0e8:	stp	x29, x30, [sp, #-32]!
  40b0ec:	mov	x29, sp
  40b0f0:	stp	x19, x20, [sp, #16]
  40b0f4:	mov	w20, w0
  40b0f8:	mov	x19, #0x0                   	// #0
  40b0fc:	b	40b10c <clear@@Base+0x7c4c>
  40b100:	bl	40d0f0 <clear@@Base+0x9c30>
  40b104:	cmp	w0, w20
  40b108:	b.eq	40b12c <clear@@Base+0x7c6c>  // b.none
  40b10c:	mov	x0, x19
  40b110:	bl	40cee8 <clear@@Base+0x9a28>
  40b114:	mov	x19, x0
  40b118:	cbnz	x0, 40b100 <clear@@Base+0x7c40>
  40b11c:	mov	w0, #0x1                   	// #1
  40b120:	ldp	x19, x20, [sp, #16]
  40b124:	ldp	x29, x30, [sp], #32
  40b128:	ret
  40b12c:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  40b130:	ldr	x0, [x0, #2160]
  40b134:	cmp	x19, x0
  40b138:	b.eq	40b14c <clear@@Base+0x7c8c>  // b.none
  40b13c:	mov	x0, x19
  40b140:	ldp	x19, x20, [sp, #16]
  40b144:	ldp	x29, x30, [sp], #32
  40b148:	b	40a9e8 <clear@@Base+0x7528>
  40b14c:	mov	w0, #0x0                   	// #0
  40b150:	ldp	x19, x20, [sp, #16]
  40b154:	ldp	x29, x30, [sp], #32
  40b158:	ret
  40b15c:	nop
  40b160:	stp	x29, x30, [sp, #-48]!
  40b164:	mov	x29, sp
  40b168:	stp	x19, x20, [sp, #16]
  40b16c:	mov	x19, x0
  40b170:	str	x21, [sp, #32]
  40b174:	cbz	x0, 40b180 <clear@@Base+0x7cc0>
  40b178:	mov	w1, #0xffffffff            	// #-1
  40b17c:	bl	40d130 <clear@@Base+0x9c70>
  40b180:	mov	x0, x19
  40b184:	bl	40cee8 <clear@@Base+0x9a28>
  40b188:	mov	x20, x0
  40b18c:	mov	x0, x19
  40b190:	bl	40cf08 <clear@@Base+0x9a48>
  40b194:	mov	x21, x0
  40b198:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  40b19c:	ldr	x0, [x1, #2160]
  40b1a0:	cmp	x19, x0
  40b1a4:	b.eq	40b1f8 <clear@@Base+0x7d38>  // b.none
  40b1a8:	mov	x0, x19
  40b1ac:	bl	40a9e8 <clear@@Base+0x7528>
  40b1b0:	cbz	w0, 40b1f8 <clear@@Base+0x7d38>
  40b1b4:	cbz	x20, 40b1cc <clear@@Base+0x7d0c>
  40b1b8:	mov	x0, x20
  40b1bc:	mov	w2, #0x1                   	// #1
  40b1c0:	mov	w1, #0x0                   	// #0
  40b1c4:	bl	40afb0 <clear@@Base+0x7af0>
  40b1c8:	cbz	w0, 40b1f8 <clear@@Base+0x7d38>
  40b1cc:	cbz	x21, 40b1e4 <clear@@Base+0x7d24>
  40b1d0:	mov	x0, x21
  40b1d4:	mov	w2, #0xffffffff            	// #-1
  40b1d8:	mov	w1, #0x0                   	// #0
  40b1dc:	bl	40afb0 <clear@@Base+0x7af0>
  40b1e0:	cbz	w0, 40b1f8 <clear@@Base+0x7d38>
  40b1e4:	ldp	x19, x20, [sp, #16]
  40b1e8:	mov	w0, #0x1                   	// #1
  40b1ec:	ldr	x21, [sp, #32]
  40b1f0:	ldp	x29, x30, [sp], #48
  40b1f4:	b	402170 <setlocale@plt+0x550>
  40b1f8:	ldp	x19, x20, [sp, #16]
  40b1fc:	ldr	x21, [sp, #32]
  40b200:	ldp	x29, x30, [sp], #48
  40b204:	ret
  40b208:	stp	x29, x30, [sp, #-112]!
  40b20c:	mov	x29, sp
  40b210:	stp	x23, x24, [sp, #48]
  40b214:	adrp	x24, 436000 <winch@@Base+0x1fc78>
  40b218:	str	x25, [sp, #64]
  40b21c:	ldr	x25, [x24, #2160]
  40b220:	stp	x19, x20, [sp, #16]
  40b224:	mov	x19, x0
  40b228:	stp	x21, x22, [sp, #32]
  40b22c:	cbz	x25, 40b240 <clear@@Base+0x7d80>
  40b230:	mov	x0, x25
  40b234:	mov	w1, #0x1                   	// #1
  40b238:	bl	40d130 <clear@@Base+0x9c70>
  40b23c:	ldr	x25, [x24, #2160]
  40b240:	mov	x1, x19
  40b244:	add	x0, sp, #0x50
  40b248:	mov	x22, #0x0                   	// #0
  40b24c:	bl	40a5d0 <clear@@Base+0x7110>
  40b250:	mov	x21, #0x0                   	// #0
  40b254:	mov	x1, x22
  40b258:	add	x0, sp, #0x50
  40b25c:	bl	40a730 <clear@@Base+0x7270>
  40b260:	mov	x22, x0
  40b264:	cbz	x0, 40b2d4 <clear@@Base+0x7e14>
  40b268:	bl	40bd10 <clear@@Base+0x8850>
  40b26c:	mov	x23, x0
  40b270:	mov	x1, x23
  40b274:	add	x0, sp, #0x60
  40b278:	mov	x19, #0x0                   	// #0
  40b27c:	bl	40a5d0 <clear@@Base+0x7110>
  40b280:	b	40b2a4 <clear@@Base+0x7de4>
  40b284:	bl	40b4e8 <clear@@Base+0x8028>
  40b288:	mov	x20, x0
  40b28c:	bl	40af18 <clear@@Base+0x7a58>
  40b290:	cmp	w0, #0x0
  40b294:	ccmp	x21, #0x0, #0x0, eq  // eq = none
  40b298:	b.eq	40b320 <clear@@Base+0x7e60>  // b.none
  40b29c:	mov	x0, x20
  40b2a0:	bl	401a90 <free@plt>
  40b2a4:	mov	x1, x19
  40b2a8:	add	x0, sp, #0x60
  40b2ac:	bl	40a730 <clear@@Base+0x7270>
  40b2b0:	mov	x19, x0
  40b2b4:	cbnz	x0, 40b284 <clear@@Base+0x7dc4>
  40b2b8:	mov	x0, x23
  40b2bc:	bl	401a90 <free@plt>
  40b2c0:	mov	x1, x22
  40b2c4:	add	x0, sp, #0x50
  40b2c8:	bl	40a730 <clear@@Base+0x7270>
  40b2cc:	mov	x22, x0
  40b2d0:	cbnz	x0, 40b268 <clear@@Base+0x7da8>
  40b2d4:	cbz	x21, 40b360 <clear@@Base+0x7ea0>
  40b2d8:	ldr	x1, [x24, #2160]
  40b2dc:	mov	x0, x21
  40b2e0:	bl	40cf70 <clear@@Base+0x9ab0>
  40b2e4:	ldr	x1, [x24, #2160]
  40b2e8:	cmp	x1, x0
  40b2ec:	b.eq	40b330 <clear@@Base+0x7e70>  // b.none
  40b2f0:	mov	x0, x25
  40b2f4:	bl	40b160 <clear@@Base+0x7ca0>
  40b2f8:	mov	x0, x21
  40b2fc:	bl	40af18 <clear@@Base+0x7a58>
  40b300:	mov	w19, w0
  40b304:	mov	w0, w19
  40b308:	ldp	x19, x20, [sp, #16]
  40b30c:	ldp	x21, x22, [sp, #32]
  40b310:	ldp	x23, x24, [sp, #48]
  40b314:	ldr	x25, [sp, #64]
  40b318:	ldp	x29, x30, [sp], #112
  40b31c:	ret
  40b320:	ldr	x0, [x24, #2160]
  40b324:	bl	40d0d8 <clear@@Base+0x9c18>
  40b328:	mov	x21, x0
  40b32c:	b	40b29c <clear@@Base+0x7ddc>
  40b330:	mov	w19, #0x0                   	// #0
  40b334:	cbz	x25, 40b304 <clear@@Base+0x7e44>
  40b338:	mov	x0, x25
  40b33c:	mov	w1, #0xffffffff            	// #-1
  40b340:	bl	40d130 <clear@@Base+0x9c70>
  40b344:	mov	w0, w19
  40b348:	ldp	x19, x20, [sp, #16]
  40b34c:	ldp	x21, x22, [sp, #32]
  40b350:	ldp	x23, x24, [sp, #48]
  40b354:	ldr	x25, [sp, #64]
  40b358:	ldp	x29, x30, [sp], #112
  40b35c:	ret
  40b360:	mov	w19, #0x1                   	// #1
  40b364:	cbz	x25, 40b304 <clear@@Base+0x7e44>
  40b368:	mov	x0, x25
  40b36c:	mov	w1, #0xffffffff            	// #-1
  40b370:	bl	40d130 <clear@@Base+0x9c70>
  40b374:	b	40b344 <clear@@Base+0x7e84>
  40b378:	stp	x29, x30, [sp, #-32]!
  40b37c:	mov	x29, sp
  40b380:	stp	x19, x20, [sp, #16]
  40b384:	adrp	x20, 436000 <winch@@Base+0x1fc78>
  40b388:	ldr	x19, [x20, #2160]
  40b38c:	cbz	x19, 40b3a8 <clear@@Base+0x7ee8>
  40b390:	mov	x0, x19
  40b394:	mov	w1, #0x1                   	// #1
  40b398:	bl	40d130 <clear@@Base+0x9c70>
  40b39c:	ldr	x19, [x20, #2160]
  40b3a0:	cbz	x19, 40b3a8 <clear@@Base+0x7ee8>
  40b3a4:	bl	40a510 <clear@@Base+0x7050>
  40b3a8:	mov	x0, x19
  40b3ac:	ldp	x19, x20, [sp, #16]
  40b3b0:	ldp	x29, x30, [sp], #32
  40b3b4:	b	40b160 <clear@@Base+0x7ca0>
  40b3b8:	stp	x29, x30, [sp, #-32]!
  40b3bc:	mov	x29, sp
  40b3c0:	str	x19, [sp, #16]
  40b3c4:	adrp	x19, 437000 <PC+0x7b8>
  40b3c8:	ldr	x0, [x19, #2096]
  40b3cc:	cbz	x0, 40b3dc <clear@@Base+0x7f1c>
  40b3d0:	ldr	x19, [sp, #16]
  40b3d4:	ldp	x29, x30, [sp], #32
  40b3d8:	ret
  40b3dc:	adrp	x0, 418000 <winch@@Base+0x1c78>
  40b3e0:	add	x0, x0, #0x5d8
  40b3e4:	bl	40a208 <clear@@Base+0x6d48>
  40b3e8:	cbz	x0, 40b3fc <clear@@Base+0x7f3c>
  40b3ec:	str	x0, [x19, #2096]
  40b3f0:	ldr	x19, [sp, #16]
  40b3f4:	ldp	x29, x30, [sp], #32
  40b3f8:	ret
  40b3fc:	adrp	x1, 418000 <winch@@Base+0x1c78>
  40b400:	add	x1, x1, #0x5b8
  40b404:	mov	x0, x1
  40b408:	str	x1, [x19, #2096]
  40b40c:	b	40b3d0 <clear@@Base+0x7f10>
  40b410:	stp	x29, x30, [sp, #-64]!
  40b414:	mov	w1, #0x1                   	// #1
  40b418:	mov	x29, sp
  40b41c:	stp	x19, x20, [sp, #16]
  40b420:	stp	x21, x22, [sp, #32]
  40b424:	mov	w22, #0x64                  	// #100
  40b428:	str	x23, [sp, #48]
  40b42c:	mov	x23, x0
  40b430:	mov	w0, #0x64                  	// #100
  40b434:	bl	4021e8 <setlocale@plt+0x5c8>
  40b438:	mov	x20, x0
  40b43c:	mov	x21, x0
  40b440:	mov	x0, x23
  40b444:	bl	4019f0 <getc@plt>
  40b448:	cmp	w0, #0xa
  40b44c:	sub	w2, w22, #0x1
  40b450:	mov	w19, w0
  40b454:	sub	x1, x20, x21
  40b458:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  40b45c:	b.eq	40b48c <clear@@Base+0x7fcc>  // b.none
  40b460:	cmp	x1, w2, sxtw
  40b464:	b.ge	40b4a8 <clear@@Base+0x7fe8>  // b.tcont
  40b468:	strb	w19, [x20], #1
  40b46c:	mov	x0, x23
  40b470:	bl	4019f0 <getc@plt>
  40b474:	cmp	w0, #0xa
  40b478:	sub	w2, w22, #0x1
  40b47c:	mov	w19, w0
  40b480:	sub	x1, x20, x21
  40b484:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  40b488:	b.ne	40b460 <clear@@Base+0x7fa0>  // b.any
  40b48c:	strb	wzr, [x20]
  40b490:	mov	x0, x21
  40b494:	ldp	x19, x20, [sp, #16]
  40b498:	ldp	x21, x22, [sp, #32]
  40b49c:	ldr	x23, [sp, #48]
  40b4a0:	ldp	x29, x30, [sp], #64
  40b4a4:	ret
  40b4a8:	strb	wzr, [x20]
  40b4ac:	lsl	w22, w22, #1
  40b4b0:	mov	w1, #0x1                   	// #1
  40b4b4:	mov	w0, w22
  40b4b8:	bl	4021e8 <setlocale@plt+0x5c8>
  40b4bc:	mov	x20, x0
  40b4c0:	mov	x1, x21
  40b4c4:	bl	401ac0 <strcpy@plt>
  40b4c8:	mov	x0, x21
  40b4cc:	mov	x21, x20
  40b4d0:	bl	401a90 <free@plt>
  40b4d4:	mov	x0, x20
  40b4d8:	bl	4017b0 <strlen@plt>
  40b4dc:	add	x20, x20, x0
  40b4e0:	strb	w19, [x20], #1
  40b4e4:	b	40b46c <clear@@Base+0x7fac>
  40b4e8:	stp	x29, x30, [sp, #-80]!
  40b4ec:	mov	x29, sp
  40b4f0:	stp	x19, x20, [sp, #16]
  40b4f4:	mov	x19, x0
  40b4f8:	stp	x21, x22, [sp, #32]
  40b4fc:	bl	4017b0 <strlen@plt>
  40b500:	mov	w1, #0x1                   	// #1
  40b504:	add	w0, w0, w1
  40b508:	bl	4021e8 <setlocale@plt+0x5c8>
  40b50c:	adrp	x2, 435000 <winch@@Base+0x1ec78>
  40b510:	ldrb	w1, [x19]
  40b514:	mov	x22, x0
  40b518:	ldrb	w0, [x2, #1208]
  40b51c:	cmp	w1, w0
  40b520:	b.ne	40b58c <clear@@Base+0x80cc>  // b.any
  40b524:	ldrb	w2, [x19, #1]
  40b528:	add	x1, x19, #0x1
  40b52c:	cbz	w2, 40b62c <clear@@Base+0x816c>
  40b530:	adrp	x5, 435000 <winch@@Base+0x1ec78>
  40b534:	mov	x20, x22
  40b538:	add	x5, x5, #0x4b9
  40b53c:	b	40b554 <clear@@Base+0x8094>
  40b540:	ldrb	w1, [x1]
  40b544:	strb	w1, [x20], #1
  40b548:	add	x1, x3, #0x1
  40b54c:	ldrb	w2, [x3, #1]
  40b550:	cbz	w2, 40b574 <clear@@Base+0x80b4>
  40b554:	ldrb	w4, [x5]
  40b558:	mov	x3, x1
  40b55c:	cmp	w4, w2
  40b560:	b.ne	40b540 <clear@@Base+0x8080>  // b.any
  40b564:	add	x3, x1, #0x1
  40b568:	ldrb	w1, [x1, #1]
  40b56c:	cmp	w2, w1
  40b570:	b.eq	40b544 <clear@@Base+0x8084>  // b.none
  40b574:	strb	wzr, [x20]
  40b578:	mov	x0, x22
  40b57c:	ldp	x19, x20, [sp, #16]
  40b580:	ldp	x21, x22, [sp, #32]
  40b584:	ldp	x29, x30, [sp], #80
  40b588:	ret
  40b58c:	adrp	x0, 418000 <winch@@Base+0x1c78>
  40b590:	add	x0, x0, #0x5f0
  40b594:	stp	x23, x24, [sp, #48]
  40b598:	str	x25, [sp, #64]
  40b59c:	bl	40a208 <clear@@Base+0x6d48>
  40b5a0:	mov	x24, x0
  40b5a4:	cbz	x0, 40b61c <clear@@Base+0x815c>
  40b5a8:	bl	4017b0 <strlen@plt>
  40b5ac:	mov	w25, w0
  40b5b0:	ldrb	w0, [x19]
  40b5b4:	mov	x20, x22
  40b5b8:	cbz	w0, 40b5fc <clear@@Base+0x813c>
  40b5bc:	sxtw	x23, w25
  40b5c0:	mov	x2, x23
  40b5c4:	mov	x1, x24
  40b5c8:	mov	x21, x19
  40b5cc:	cmp	w25, #0x0
  40b5d0:	mov	x0, x19
  40b5d4:	b.le	40b5e8 <clear@@Base+0x8128>
  40b5d8:	bl	401960 <strncmp@plt>
  40b5dc:	cmp	w0, #0x0
  40b5e0:	add	x0, x19, x23
  40b5e4:	csel	x21, x0, x19, eq  // eq = none
  40b5e8:	mov	x19, x21
  40b5ec:	ldrb	w1, [x19], #1
  40b5f0:	strb	w1, [x20], #1
  40b5f4:	ldrb	w1, [x21, #1]
  40b5f8:	cbnz	w1, 40b5c0 <clear@@Base+0x8100>
  40b5fc:	ldp	x23, x24, [sp, #48]
  40b600:	mov	x0, x22
  40b604:	ldr	x25, [sp, #64]
  40b608:	strb	wzr, [x20]
  40b60c:	ldp	x19, x20, [sp, #16]
  40b610:	ldp	x21, x22, [sp, #32]
  40b614:	ldp	x29, x30, [sp], #80
  40b618:	ret
  40b61c:	adrp	x24, 418000 <winch@@Base+0x1c78>
  40b620:	mov	w25, #0x1                   	// #1
  40b624:	add	x24, x24, #0x5e8
  40b628:	b	40b5b0 <clear@@Base+0x80f0>
  40b62c:	mov	x20, x22
  40b630:	b	40b574 <clear@@Base+0x80b4>
  40b634:	nop
  40b638:	stp	x29, x30, [sp, #-16]!
  40b63c:	adrp	x0, 418000 <winch@@Base+0x1c78>
  40b640:	add	x0, x0, #0x5f0
  40b644:	mov	x29, sp
  40b648:	bl	40a208 <clear@@Base+0x6d48>
  40b64c:	cmp	x0, #0x0
  40b650:	adrp	x1, 418000 <winch@@Base+0x1c78>
  40b654:	add	x1, x1, #0x5e8
  40b658:	csel	x0, x1, x0, eq  // eq = none
  40b65c:	ldp	x29, x30, [sp], #16
  40b660:	ret
  40b664:	nop
  40b668:	stp	x29, x30, [sp, #-112]!
  40b66c:	adrp	x1, 418000 <winch@@Base+0x1c78>
  40b670:	mov	x29, sp
  40b674:	stp	x19, x20, [sp, #16]
  40b678:	mov	x20, x0
  40b67c:	add	x0, x1, #0x5f0
  40b680:	stp	x21, x22, [sp, #32]
  40b684:	stp	x23, x24, [sp, #48]
  40b688:	stp	x25, x26, [sp, #64]
  40b68c:	stp	x27, x28, [sp, #80]
  40b690:	bl	40a208 <clear@@Base+0x6d48>
  40b694:	cbz	x0, 40b810 <clear@@Base+0x8350>
  40b698:	mov	x25, x0
  40b69c:	bl	4017b0 <strlen@plt>
  40b6a0:	sxtw	x22, w0
  40b6a4:	ldrb	w19, [x20]
  40b6a8:	mov	w28, #0x1                   	// #1
  40b6ac:	cbz	w19, 40b794 <clear@@Base+0x82d4>
  40b6b0:	adrp	x0, 435000 <winch@@Base+0x1ec78>
  40b6b4:	adrp	x24, 435000 <winch@@Base+0x1ec78>
  40b6b8:	mov	w26, w28
  40b6bc:	add	x23, x0, #0x4b8
  40b6c0:	mov	x27, x20
  40b6c4:	add	x24, x24, #0x4b9
  40b6c8:	mov	w21, #0x0                   	// #0
  40b6cc:	str	wzr, [sp, #108]
  40b6d0:	b	40b6e0 <clear@@Base+0x8220>
  40b6d4:	add	w28, w28, w22
  40b6d8:	ldrb	w19, [x27, #1]!
  40b6dc:	cbz	w19, 40b720 <clear@@Base+0x8260>
  40b6e0:	ldrb	w0, [x23]
  40b6e4:	add	w28, w28, #0x1
  40b6e8:	cmp	w0, w19
  40b6ec:	b.eq	40b78c <clear@@Base+0x82cc>  // b.none
  40b6f0:	ldrb	w0, [x24]
  40b6f4:	cmp	w0, w19
  40b6f8:	csel	w21, w21, w26, ne  // ne = any
  40b6fc:	bl	40b3b8 <clear@@Base+0x7ef8>
  40b700:	mov	w1, w19
  40b704:	bl	401aa0 <strchr@plt>
  40b708:	cbz	x0, 40b6d8 <clear@@Base+0x8218>
  40b70c:	cbnz	w22, 40b6d4 <clear@@Base+0x8214>
  40b710:	ldrb	w19, [x27, #1]!
  40b714:	mov	w0, #0x1                   	// #1
  40b718:	str	w0, [sp, #108]
  40b71c:	cbnz	w19, 40b6e0 <clear@@Base+0x8220>
  40b720:	ldr	w0, [sp, #108]
  40b724:	cbz	w0, 40b794 <clear@@Base+0x82d4>
  40b728:	cbnz	w21, 40b820 <clear@@Base+0x8360>
  40b72c:	mov	x0, x20
  40b730:	bl	4017b0 <strlen@plt>
  40b734:	add	w19, w0, #0x3
  40b738:	mov	w1, #0x1                   	// #1
  40b73c:	mov	w0, w19
  40b740:	bl	4021e8 <setlocale@plt+0x5c8>
  40b744:	adrp	x2, 435000 <winch@@Base+0x1ec78>
  40b748:	adrp	x1, 435000 <winch@@Base+0x1ec78>
  40b74c:	mov	x4, x20
  40b750:	mov	x23, x0
  40b754:	ldrb	w3, [x1, #1208]
  40b758:	sxtw	x1, w19
  40b75c:	ldrb	w5, [x2, #1209]
  40b760:	adrp	x2, 418000 <winch@@Base+0x1c78>
  40b764:	add	x2, x2, #0x600
  40b768:	bl	401870 <snprintf@plt>
  40b76c:	mov	x0, x23
  40b770:	ldp	x19, x20, [sp, #16]
  40b774:	ldp	x21, x22, [sp, #32]
  40b778:	ldp	x23, x24, [sp, #48]
  40b77c:	ldp	x25, x26, [sp, #64]
  40b780:	ldp	x27, x28, [sp, #80]
  40b784:	ldp	x29, x30, [sp], #112
  40b788:	ret
  40b78c:	mov	w21, #0x1                   	// #1
  40b790:	b	40b6fc <clear@@Base+0x823c>
  40b794:	mov	w0, w28
  40b798:	mov	w1, #0x1                   	// #1
  40b79c:	bl	4021e8 <setlocale@plt+0x5c8>
  40b7a0:	ldrb	w21, [x20]
  40b7a4:	mov	x23, x0
  40b7a8:	cbz	w21, 40b7ec <clear@@Base+0x832c>
  40b7ac:	nop
  40b7b0:	mov	x19, x0
  40b7b4:	bl	40b3b8 <clear@@Base+0x7ef8>
  40b7b8:	mov	w1, w21
  40b7bc:	bl	401aa0 <strchr@plt>
  40b7c0:	mov	x1, x0
  40b7c4:	mov	x0, x19
  40b7c8:	cbz	x1, 40b7d8 <clear@@Base+0x8318>
  40b7cc:	add	x19, x19, x22
  40b7d0:	mov	x1, x25
  40b7d4:	bl	401ac0 <strcpy@plt>
  40b7d8:	mov	x0, x19
  40b7dc:	ldrb	w1, [x20], #1
  40b7e0:	strb	w1, [x0], #1
  40b7e4:	ldrb	w21, [x20]
  40b7e8:	cbnz	w21, 40b7b0 <clear@@Base+0x82f0>
  40b7ec:	strb	wzr, [x0]
  40b7f0:	mov	x0, x23
  40b7f4:	ldp	x19, x20, [sp, #16]
  40b7f8:	ldp	x21, x22, [sp, #32]
  40b7fc:	ldp	x23, x24, [sp, #48]
  40b800:	ldp	x25, x26, [sp, #64]
  40b804:	ldp	x27, x28, [sp, #80]
  40b808:	ldp	x29, x30, [sp], #112
  40b80c:	ret
  40b810:	adrp	x25, 418000 <winch@@Base+0x1c78>
  40b814:	mov	x22, #0x1                   	// #1
  40b818:	add	x25, x25, #0x5e8
  40b81c:	b	40b6a4 <clear@@Base+0x81e4>
  40b820:	mov	x23, #0x0                   	// #0
  40b824:	mov	x0, x23
  40b828:	ldp	x19, x20, [sp, #16]
  40b82c:	ldp	x21, x22, [sp, #32]
  40b830:	ldp	x23, x24, [sp, #48]
  40b834:	ldp	x25, x26, [sp, #64]
  40b838:	ldp	x27, x28, [sp, #80]
  40b83c:	ldp	x29, x30, [sp], #112
  40b840:	ret
  40b844:	nop
  40b848:	stp	x29, x30, [sp, #-48]!
  40b84c:	adrp	x1, 418000 <winch@@Base+0x1c78>
  40b850:	mov	x29, sp
  40b854:	stp	x19, x20, [sp, #16]
  40b858:	mov	x19, x0
  40b85c:	add	x0, x1, #0x608
  40b860:	str	x21, [sp, #32]
  40b864:	bl	40a208 <clear@@Base+0x6d48>
  40b868:	mov	x21, x0
  40b86c:	bl	40a288 <clear@@Base+0x6dc8>
  40b870:	cbnz	w0, 40b908 <clear@@Base+0x8448>
  40b874:	mov	x0, x19
  40b878:	bl	40b668 <clear@@Base+0x81a8>
  40b87c:	mov	x20, x0
  40b880:	cbz	x0, 40b908 <clear@@Base+0x8448>
  40b884:	mov	x0, x21
  40b888:	bl	4017b0 <strlen@plt>
  40b88c:	mov	x19, x0
  40b890:	mov	x0, x20
  40b894:	bl	4017b0 <strlen@plt>
  40b898:	add	w19, w19, w0
  40b89c:	add	w19, w19, #0x5
  40b8a0:	mov	w1, #0x1                   	// #1
  40b8a4:	mov	w0, w19
  40b8a8:	bl	4021e8 <setlocale@plt+0x5c8>
  40b8ac:	mov	x3, x21
  40b8b0:	mov	x5, x20
  40b8b4:	sxtw	x1, w19
  40b8b8:	adrp	x4, 418000 <winch@@Base+0x1c78>
  40b8bc:	adrp	x2, 418000 <winch@@Base+0x1c78>
  40b8c0:	add	x4, x4, #0x610
  40b8c4:	add	x2, x2, #0x618
  40b8c8:	mov	x19, x0
  40b8cc:	bl	401870 <snprintf@plt>
  40b8d0:	mov	x0, x20
  40b8d4:	bl	401a90 <free@plt>
  40b8d8:	adrp	x1, 41c000 <winch@@Base+0x5c78>
  40b8dc:	add	x1, x1, #0x908
  40b8e0:	mov	x0, x19
  40b8e4:	bl	401940 <popen@plt>
  40b8e8:	mov	x20, x0
  40b8ec:	mov	x0, x19
  40b8f0:	bl	401a90 <free@plt>
  40b8f4:	mov	x0, x20
  40b8f8:	ldp	x19, x20, [sp, #16]
  40b8fc:	ldr	x21, [sp, #32]
  40b900:	ldp	x29, x30, [sp], #48
  40b904:	ret
  40b908:	mov	x0, x19
  40b90c:	adrp	x1, 41c000 <winch@@Base+0x5c78>
  40b910:	ldp	x19, x20, [sp, #16]
  40b914:	add	x1, x1, #0x908
  40b918:	ldr	x21, [sp, #32]
  40b91c:	ldp	x29, x30, [sp], #48
  40b920:	b	401940 <popen@plt>
  40b924:	nop
  40b928:	stp	x29, x30, [sp, #-48]!
  40b92c:	adrp	x1, 417000 <winch@@Base+0xc78>
  40b930:	mov	x29, sp
  40b934:	stp	x21, x22, [sp, #32]
  40b938:	mov	x22, x0
  40b93c:	add	x0, x1, #0xf60
  40b940:	bl	40a208 <clear@@Base+0x6d48>
  40b944:	cbz	x0, 40b9d4 <clear@@Base+0x8514>
  40b948:	ldrb	w1, [x0]
  40b94c:	mov	x21, x0
  40b950:	cbz	w1, 40b9d4 <clear@@Base+0x8514>
  40b954:	stp	x19, x20, [sp, #16]
  40b958:	bl	4017b0 <strlen@plt>
  40b95c:	mov	x19, x0
  40b960:	mov	x0, x22
  40b964:	bl	4017b0 <strlen@plt>
  40b968:	add	w19, w19, w0
  40b96c:	mov	x1, #0x1                   	// #1
  40b970:	add	w19, w19, #0x2
  40b974:	sxtw	x19, w19
  40b978:	mov	x0, x19
  40b97c:	bl	4019d0 <calloc@plt>
  40b980:	mov	x20, x0
  40b984:	cbz	x0, 40b9d0 <clear@@Base+0x8510>
  40b988:	mov	x5, x22
  40b98c:	mov	x3, x21
  40b990:	adrp	x4, 417000 <winch@@Base+0xc78>
  40b994:	adrp	x2, 418000 <winch@@Base+0x1c78>
  40b998:	add	x4, x4, #0xfc0
  40b99c:	add	x2, x2, #0x628
  40b9a0:	mov	x1, x19
  40b9a4:	bl	401870 <snprintf@plt>
  40b9a8:	mov	x0, x20
  40b9ac:	mov	w1, #0x0                   	// #0
  40b9b0:	bl	401930 <open@plt>
  40b9b4:	tbnz	w0, #31, 40b9e4 <clear@@Base+0x8524>
  40b9b8:	bl	401a20 <close@plt>
  40b9bc:	mov	x0, x20
  40b9c0:	ldp	x19, x20, [sp, #16]
  40b9c4:	ldp	x21, x22, [sp, #32]
  40b9c8:	ldp	x29, x30, [sp], #48
  40b9cc:	ret
  40b9d0:	ldp	x19, x20, [sp, #16]
  40b9d4:	mov	x0, #0x0                   	// #0
  40b9d8:	ldp	x21, x22, [sp, #32]
  40b9dc:	ldp	x29, x30, [sp], #48
  40b9e0:	ret
  40b9e4:	mov	x0, x20
  40b9e8:	bl	401a90 <free@plt>
  40b9ec:	mov	x0, #0x0                   	// #0
  40b9f0:	ldp	x19, x20, [sp, #16]
  40b9f4:	ldp	x21, x22, [sp, #32]
  40b9f8:	ldp	x29, x30, [sp], #48
  40b9fc:	ret
  40ba00:	stp	x29, x30, [sp, #-64]!
  40ba04:	mov	x29, sp
  40ba08:	stp	x19, x20, [sp, #16]
  40ba0c:	stp	x21, x22, [sp, #32]
  40ba10:	mov	x21, x0
  40ba14:	stp	x23, x24, [sp, #48]
  40ba18:	ldrb	w1, [x0]
  40ba1c:	cbz	w1, 40bbc0 <clear@@Base+0x8700>
  40ba20:	mov	x19, x0
  40ba24:	sub	w4, w1, #0x23
  40ba28:	mov	w20, #0x0                   	// #0
  40ba2c:	adrp	x22, 436000 <winch@@Base+0x1fc78>
  40ba30:	adrp	x23, 436000 <winch@@Base+0x1fc78>
  40ba34:	mov	w3, #0xfd                  	// #253
  40ba38:	ldrb	w2, [x19, #1]
  40ba3c:	tst	w4, w3
  40ba40:	b.eq	40ba6c <clear@@Base+0x85ac>  // b.none
  40ba44:	nop
  40ba48:	add	w20, w20, #0x1
  40ba4c:	mov	w1, w2
  40ba50:	add	x19, x19, #0x1
  40ba54:	cbz	w1, 40bab8 <clear@@Base+0x85f8>
  40ba58:	sub	w4, w1, #0x23
  40ba5c:	mov	w3, #0xfd                  	// #253
  40ba60:	ldrb	w2, [x19, #1]
  40ba64:	tst	w4, w3
  40ba68:	b.ne	40ba48 <clear@@Base+0x8588>  // b.any
  40ba6c:	cmp	x21, x19
  40ba70:	b.cs	40ba80 <clear@@Base+0x85c0>  // b.hs, b.nlast
  40ba74:	ldurb	w0, [x19, #-1]
  40ba78:	cmp	w0, w1
  40ba7c:	b.eq	40ba48 <clear@@Base+0x8588>  // b.none
  40ba80:	cmp	w2, w1
  40ba84:	b.eq	40bb7c <clear@@Base+0x86bc>  // b.none
  40ba88:	cmp	w1, #0x25
  40ba8c:	b.eq	40bbb0 <clear@@Base+0x86f0>  // b.none
  40ba90:	cmp	w1, #0x23
  40ba94:	b.ne	40ba48 <clear@@Base+0x8588>  // b.any
  40ba98:	ldr	x0, [x23, #2152]
  40ba9c:	cbz	x0, 40ba48 <clear@@Base+0x8588>
  40baa0:	bl	40d0d8 <clear@@Base+0x9c18>
  40baa4:	add	x19, x19, #0x1
  40baa8:	bl	4017b0 <strlen@plt>
  40baac:	add	w20, w20, w0
  40bab0:	ldrb	w1, [x19]
  40bab4:	cbnz	w1, 40ba58 <clear@@Base+0x8598>
  40bab8:	add	w0, w20, #0x1
  40babc:	mov	w1, #0x1                   	// #1
  40bac0:	bl	4021e8 <setlocale@plt+0x5c8>
  40bac4:	ldrb	w1, [x21]
  40bac8:	mov	x22, x0
  40bacc:	mov	x19, x0
  40bad0:	cbz	w1, 40bb60 <clear@@Base+0x86a0>
  40bad4:	mov	x20, x21
  40bad8:	sub	w3, w1, #0x23
  40badc:	adrp	x23, 436000 <winch@@Base+0x1fc78>
  40bae0:	adrp	x24, 436000 <winch@@Base+0x1fc78>
  40bae4:	mov	w2, #0xfd                  	// #253
  40bae8:	tst	w3, w2
  40baec:	b.eq	40bb18 <clear@@Base+0x8658>  // b.none
  40baf0:	mov	x0, x19
  40baf4:	strb	w1, [x0], #1
  40baf8:	ldrb	w1, [x20, #1]
  40bafc:	mov	x19, x0
  40bb00:	add	x20, x20, #0x1
  40bb04:	cbz	w1, 40bb60 <clear@@Base+0x86a0>
  40bb08:	sub	w3, w1, #0x23
  40bb0c:	mov	w2, #0xfd                  	// #253
  40bb10:	tst	w3, w2
  40bb14:	b.ne	40baf0 <clear@@Base+0x8630>  // b.any
  40bb18:	cmp	x21, x20
  40bb1c:	b.cs	40bb2c <clear@@Base+0x866c>  // b.hs, b.nlast
  40bb20:	ldurb	w0, [x20, #-1]
  40bb24:	cmp	w0, w1
  40bb28:	b.eq	40bb48 <clear@@Base+0x8688>  // b.none
  40bb2c:	ldrb	w2, [x20, #1]
  40bb30:	cmp	w2, w1
  40bb34:	b.eq	40bb84 <clear@@Base+0x86c4>  // b.none
  40bb38:	cmp	w1, #0x25
  40bb3c:	b.eq	40bb8c <clear@@Base+0x86cc>  // b.none
  40bb40:	cmp	w1, #0x23
  40bb44:	b.eq	40bbb8 <clear@@Base+0x86f8>  // b.none
  40bb48:	mov	x0, x19
  40bb4c:	add	x20, x20, #0x1
  40bb50:	strb	w1, [x0], #1
  40bb54:	ldrb	w1, [x20]
  40bb58:	mov	x19, x0
  40bb5c:	cbnz	w1, 40bb08 <clear@@Base+0x8648>
  40bb60:	strb	wzr, [x19]
  40bb64:	mov	x0, x22
  40bb68:	ldp	x19, x20, [sp, #16]
  40bb6c:	ldp	x21, x22, [sp, #32]
  40bb70:	ldp	x23, x24, [sp, #48]
  40bb74:	ldp	x29, x30, [sp], #64
  40bb78:	ret
  40bb7c:	add	x19, x19, #0x1
  40bb80:	b	40ba34 <clear@@Base+0x8574>
  40bb84:	add	x20, x20, #0x1
  40bb88:	b	40bae4 <clear@@Base+0x8624>
  40bb8c:	ldr	x0, [x23, #2160]
  40bb90:	cbz	x0, 40bb48 <clear@@Base+0x8688>
  40bb94:	bl	40d0d8 <clear@@Base+0x9c18>
  40bb98:	mov	x1, x0
  40bb9c:	mov	x0, x19
  40bba0:	bl	401890 <stpcpy@plt>
  40bba4:	ldrb	w1, [x20, #1]
  40bba8:	mov	x19, x0
  40bbac:	b	40bb00 <clear@@Base+0x8640>
  40bbb0:	ldr	x0, [x22, #2160]
  40bbb4:	b	40ba9c <clear@@Base+0x85dc>
  40bbb8:	ldr	x0, [x24, #2152]
  40bbbc:	b	40bb90 <clear@@Base+0x86d0>
  40bbc0:	mov	w0, #0x1                   	// #1
  40bbc4:	b	40babc <clear@@Base+0x85fc>
  40bbc8:	stp	x29, x30, [sp, #-336]!
  40bbcc:	mov	x29, sp
  40bbd0:	stp	x19, x20, [sp, #16]
  40bbd4:	mov	w20, w0
  40bbd8:	bl	4046a8 <clear@@Base+0x11e8>
  40bbdc:	cbnz	w0, 40bbf0 <clear@@Base+0x8730>
  40bbe0:	mov	w0, #0x0                   	// #0
  40bbe4:	ldp	x19, x20, [sp, #16]
  40bbe8:	ldp	x29, x30, [sp], #336
  40bbec:	ret
  40bbf0:	mov	w0, w20
  40bbf4:	mov	w2, #0x0                   	// #0
  40bbf8:	mov	x1, #0x0                   	// #0
  40bbfc:	bl	401850 <lseek@plt>
  40bc00:	cmn	x0, #0x1
  40bc04:	b.eq	40bbe0 <clear@@Base+0x8720>  // b.none
  40bc08:	add	x19, sp, #0x50
  40bc0c:	mov	w0, w20
  40bc10:	mov	x1, x19
  40bc14:	mov	x2, #0x100                 	// #256
  40bc18:	stp	x21, x22, [sp, #32]
  40bc1c:	bl	401ad0 <read@plt>
  40bc20:	cmp	w0, #0x0
  40bc24:	mov	w22, w0
  40bc28:	b.le	40bcf8 <clear@@Base+0x8838>
  40bc2c:	str	x19, [sp, #72]
  40bc30:	add	x20, x19, w0, sxtw
  40bc34:	cmp	x20, x19
  40bc38:	b.ls	40bd00 <clear@@Base+0x8840>  // b.plast
  40bc3c:	mov	x0, x19
  40bc40:	adrp	x21, 436000 <winch@@Base+0x1fc78>
  40bc44:	mov	w19, #0x0                   	// #0
  40bc48:	add	x21, x21, #0xee8
  40bc4c:	str	x23, [sp, #48]
  40bc50:	adrp	x23, 43b000 <PC+0x47b8>
  40bc54:	add	x23, x23, #0x258
  40bc58:	b	40bc9c <clear@@Base+0x87dc>
  40bc5c:	mov	x2, x20
  40bc60:	mov	w1, #0x1                   	// #1
  40bc64:	add	x0, sp, #0x48
  40bc68:	bl	4053d8 <clear@@Base+0x1f18>
  40bc6c:	ldr	w2, [x23]
  40bc70:	and	x1, x0, #0xffffffffffffff7f
  40bc74:	cmp	w2, #0x2
  40bc78:	b.ne	40bc84 <clear@@Base+0x87c4>  // b.any
  40bc7c:	cmp	x1, #0x1b
  40bc80:	b.eq	40bce8 <clear@@Base+0x8828>  // b.none
  40bc84:	bl	4056c0 <clear@@Base+0x2200>
  40bc88:	cmp	w0, #0x0
  40bc8c:	cinc	w19, w19, ne  // ne = any
  40bc90:	ldr	x0, [sp, #72]
  40bc94:	cmp	x0, x20
  40bc98:	b.cs	40bccc <clear@@Base+0x880c>  // b.hs, b.nlast
  40bc9c:	ldr	w2, [x21]
  40bca0:	mov	w1, w22
  40bca4:	cbz	w2, 40bc5c <clear@@Base+0x879c>
  40bca8:	bl	405038 <clear@@Base+0x1b78>
  40bcac:	cbnz	w0, 40bc5c <clear@@Base+0x879c>
  40bcb0:	add	x0, sp, #0x48
  40bcb4:	mov	x1, x20
  40bcb8:	bl	405100 <clear@@Base+0x1c40>
  40bcbc:	add	w19, w19, #0x1
  40bcc0:	ldr	x0, [sp, #72]
  40bcc4:	cmp	x0, x20
  40bcc8:	b.cc	40bc9c <clear@@Base+0x87dc>  // b.lo, b.ul, b.last
  40bccc:	cmp	w19, #0x5
  40bcd0:	cset	w0, gt
  40bcd4:	ldp	x19, x20, [sp, #16]
  40bcd8:	ldp	x21, x22, [sp, #32]
  40bcdc:	ldr	x23, [sp, #48]
  40bce0:	ldp	x29, x30, [sp], #336
  40bce4:	ret
  40bce8:	mov	x1, x20
  40bcec:	add	x0, sp, #0x48
  40bcf0:	bl	40f320 <clear@@Base+0xbe60>
  40bcf4:	b	40bc90 <clear@@Base+0x87d0>
  40bcf8:	ldp	x21, x22, [sp, #32]
  40bcfc:	b	40bbe0 <clear@@Base+0x8720>
  40bd00:	mov	w0, #0x0                   	// #0
  40bd04:	ldp	x21, x22, [sp, #32]
  40bd08:	b	40bbe4 <clear@@Base+0x8724>
  40bd0c:	nop
  40bd10:	stp	x29, x30, [sp, #-64]!
  40bd14:	mov	x29, sp
  40bd18:	stp	x21, x22, [sp, #32]
  40bd1c:	bl	40ba00 <clear@@Base+0x8540>
  40bd20:	adrp	x1, 43b000 <PC+0x47b8>
  40bd24:	mov	x22, x0
  40bd28:	ldr	w0, [x1, #340]
  40bd2c:	cbz	w0, 40bd40 <clear@@Base+0x8880>
  40bd30:	mov	x0, x22
  40bd34:	ldp	x21, x22, [sp, #32]
  40bd38:	ldp	x29, x30, [sp], #64
  40bd3c:	ret
  40bd40:	adrp	x0, 418000 <winch@@Base+0x1c78>
  40bd44:	add	x0, x0, #0x5f0
  40bd48:	bl	40a208 <clear@@Base+0x6d48>
  40bd4c:	cbz	x0, 40bec8 <clear@@Base+0x8a08>
  40bd50:	ldrb	w2, [x0]
  40bd54:	adrp	x1, 417000 <winch@@Base+0xc78>
  40bd58:	add	x1, x1, #0x590
  40bd5c:	cmp	w2, #0x0
  40bd60:	csel	x0, x1, x0, eq  // eq = none
  40bd64:	bl	40b668 <clear@@Base+0x81a8>
  40bd68:	mov	x21, x0
  40bd6c:	cbz	x0, 40bd30 <clear@@Base+0x8870>
  40bd70:	adrp	x0, 418000 <winch@@Base+0x1c78>
  40bd74:	add	x0, x0, #0x640
  40bd78:	stp	x19, x20, [sp, #16]
  40bd7c:	str	x23, [sp, #48]
  40bd80:	bl	40a208 <clear@@Base+0x6d48>
  40bd84:	mov	x23, x0
  40bd88:	bl	40a288 <clear@@Base+0x6dc8>
  40bd8c:	cbnz	w0, 40beb8 <clear@@Base+0x89f8>
  40bd90:	mov	x0, x23
  40bd94:	bl	4017b0 <strlen@plt>
  40bd98:	mov	w20, w0
  40bd9c:	mov	x0, x22
  40bda0:	bl	4017b0 <strlen@plt>
  40bda4:	mov	x19, x0
  40bda8:	bl	40b3b8 <clear@@Base+0x7ef8>
  40bdac:	bl	4017b0 <strlen@plt>
  40bdb0:	lsl	w2, w0, #3
  40bdb4:	sub	w2, w2, w0
  40bdb8:	add	w20, w20, #0x18
  40bdbc:	add	w19, w2, w19
  40bdc0:	mov	w1, #0x1                   	// #1
  40bdc4:	add	w19, w19, w20
  40bdc8:	mov	w0, w19
  40bdcc:	bl	4021e8 <setlocale@plt+0x5c8>
  40bdd0:	adrp	x3, 435000 <winch@@Base+0x1ec78>
  40bdd4:	adrp	x2, 435000 <winch@@Base+0x1ec78>
  40bdd8:	sxtw	x1, w19
  40bddc:	mov	x6, x21
  40bde0:	ldrb	w5, [x3, #1209]
  40bde4:	mov	x20, x0
  40bde8:	ldrb	w4, [x2, #1208]
  40bdec:	mov	x3, x23
  40bdf0:	adrp	x2, 418000 <winch@@Base+0x1c78>
  40bdf4:	add	x2, x2, #0x650
  40bdf8:	adrp	x23, 418000 <winch@@Base+0x1c78>
  40bdfc:	add	x23, x23, #0x670
  40be00:	bl	401870 <snprintf@plt>
  40be04:	mov	x0, x21
  40be08:	bl	401a90 <free@plt>
  40be0c:	bl	40b3b8 <clear@@Base+0x7ef8>
  40be10:	ldrb	w19, [x0]
  40be14:	mov	x21, x0
  40be18:	cbz	w19, 40be40 <clear@@Base+0x8980>
  40be1c:	nop
  40be20:	mov	x0, x20
  40be24:	bl	4017b0 <strlen@plt>
  40be28:	mov	w2, w19
  40be2c:	mov	x1, x23
  40be30:	add	x0, x20, x0
  40be34:	bl	401820 <sprintf@plt>
  40be38:	ldrb	w19, [x21, #1]!
  40be3c:	cbnz	w19, 40be20 <clear@@Base+0x8960>
  40be40:	mov	x0, x20
  40be44:	bl	4017b0 <strlen@plt>
  40be48:	mov	x2, x22
  40be4c:	adrp	x1, 418000 <winch@@Base+0x1c78>
  40be50:	add	x1, x1, #0x668
  40be54:	add	x0, x20, x0
  40be58:	bl	401820 <sprintf@plt>
  40be5c:	mov	x0, x20
  40be60:	bl	40b848 <clear@@Base+0x8388>
  40be64:	mov	x19, x0
  40be68:	mov	x0, x20
  40be6c:	bl	401a90 <free@plt>
  40be70:	cbz	x19, 40bea0 <clear@@Base+0x89e0>
  40be74:	mov	x0, x19
  40be78:	bl	40b410 <clear@@Base+0x7f50>
  40be7c:	mov	x1, x0
  40be80:	mov	x0, x19
  40be84:	mov	x19, x1
  40be88:	bl	401b90 <pclose@plt>
  40be8c:	ldrb	w0, [x19]
  40be90:	cbz	w0, 40bed4 <clear@@Base+0x8a14>
  40be94:	mov	x0, x22
  40be98:	mov	x22, x19
  40be9c:	bl	401a90 <free@plt>
  40bea0:	mov	x0, x22
  40bea4:	ldp	x19, x20, [sp, #16]
  40bea8:	ldp	x21, x22, [sp, #32]
  40beac:	ldr	x23, [sp, #48]
  40beb0:	ldp	x29, x30, [sp], #64
  40beb4:	ret
  40beb8:	adrp	x23, 418000 <winch@@Base+0x1c78>
  40bebc:	mov	w20, #0x8                   	// #8
  40bec0:	add	x23, x23, #0x630
  40bec4:	b	40bd9c <clear@@Base+0x88dc>
  40bec8:	adrp	x0, 418000 <winch@@Base+0x1c78>
  40becc:	add	x0, x0, #0x5e8
  40bed0:	b	40bd64 <clear@@Base+0x88a4>
  40bed4:	mov	x0, x19
  40bed8:	bl	401a90 <free@plt>
  40bedc:	ldp	x19, x20, [sp, #16]
  40bee0:	ldr	x23, [sp, #48]
  40bee4:	b	40bd30 <clear@@Base+0x8870>
  40bee8:	stp	x29, x30, [sp, #-48]!
  40beec:	adrp	x1, 43b000 <PC+0x47b8>
  40bef0:	mov	x29, sp
  40bef4:	ldr	w1, [x1, #340]
  40bef8:	stp	x19, x20, [sp, #16]
  40befc:	mov	x20, #0x0                   	// #0
  40bf00:	cbnz	w1, 40bf6c <clear@@Base+0x8aac>
  40bf04:	mov	x19, x0
  40bf08:	str	x21, [sp, #32]
  40bf0c:	bl	4017b0 <strlen@plt>
  40bf10:	add	w20, w0, #0x2
  40bf14:	mov	w0, w20
  40bf18:	mov	w1, #0x1                   	// #1
  40bf1c:	bl	4021e8 <setlocale@plt+0x5c8>
  40bf20:	sxtw	x1, w20
  40bf24:	mov	x3, x19
  40bf28:	adrp	x2, 418000 <winch@@Base+0x1c78>
  40bf2c:	add	x2, x2, #0x678
  40bf30:	mov	x19, x0
  40bf34:	bl	401870 <snprintf@plt>
  40bf38:	mov	x0, x19
  40bf3c:	bl	40bd10 <clear@@Base+0x8850>
  40bf40:	mov	x20, x0
  40bf44:	bl	40b4e8 <clear@@Base+0x8028>
  40bf48:	mov	x21, x0
  40bf4c:	mov	x1, x19
  40bf50:	bl	401a60 <strcmp@plt>
  40bf54:	cbz	w0, 40bf7c <clear@@Base+0x8abc>
  40bf58:	mov	x0, x21
  40bf5c:	bl	401a90 <free@plt>
  40bf60:	mov	x0, x19
  40bf64:	bl	401a90 <free@plt>
  40bf68:	ldr	x21, [sp, #32]
  40bf6c:	mov	x0, x20
  40bf70:	ldp	x19, x20, [sp, #16]
  40bf74:	ldp	x29, x30, [sp], #48
  40bf78:	ret
  40bf7c:	mov	x0, x20
  40bf80:	mov	x20, #0x0                   	// #0
  40bf84:	bl	401a90 <free@plt>
  40bf88:	b	40bf58 <clear@@Base+0x8a98>
  40bf8c:	nop
  40bf90:	mov	x12, #0x1020                	// #4128
  40bf94:	sub	sp, sp, x12
  40bf98:	add	x1, sp, #0x20
  40bf9c:	stp	x29, x30, [sp]
  40bfa0:	mov	x29, sp
  40bfa4:	str	x19, [sp, #16]
  40bfa8:	mov	x19, x0
  40bfac:	bl	401b40 <realpath@plt>
  40bfb0:	cbz	x0, 40bfd0 <clear@@Base+0x8b10>
  40bfb4:	add	x0, sp, #0x20
  40bfb8:	bl	402220 <setlocale@plt+0x600>
  40bfbc:	mov	x12, #0x1020                	// #4128
  40bfc0:	ldp	x29, x30, [sp]
  40bfc4:	ldr	x19, [sp, #16]
  40bfc8:	add	sp, sp, x12
  40bfcc:	ret
  40bfd0:	mov	x0, x19
  40bfd4:	bl	402220 <setlocale@plt+0x600>
  40bfd8:	mov	x12, #0x1020                	// #4128
  40bfdc:	ldp	x29, x30, [sp]
  40bfe0:	ldr	x19, [sp, #16]
  40bfe4:	add	sp, sp, x12
  40bfe8:	ret
  40bfec:	nop
  40bff0:	stp	x29, x30, [sp, #-96]!
  40bff4:	adrp	x3, 43b000 <PC+0x47b8>
  40bff8:	mov	x29, sp
  40bffc:	ldr	w3, [x3, #640]
  40c000:	stp	x19, x20, [sp, #16]
  40c004:	cbz	w3, 40c1b0 <clear@@Base+0x8cf0>
  40c008:	stp	x23, x24, [sp, #48]
  40c00c:	mov	x24, x0
  40c010:	adrp	x0, 43b000 <PC+0x47b8>
  40c014:	stp	x21, x22, [sp, #32]
  40c018:	ldr	w21, [x0, #340]
  40c01c:	cbnz	w21, 40c1a8 <clear@@Base+0x8ce8>
  40c020:	mov	x22, x1
  40c024:	mov	x23, x2
  40c028:	mov	w0, #0xffffffff            	// #-1
  40c02c:	bl	403f58 <clear@@Base+0xa98>
  40c030:	adrp	x0, 418000 <winch@@Base+0x1c78>
  40c034:	add	x0, x0, #0x680
  40c038:	bl	40a208 <clear@@Base+0x6d48>
  40c03c:	mov	x19, x0
  40c040:	cbz	x0, 40c1a8 <clear@@Base+0x8ce8>
  40c044:	ldrb	w3, [x0]
  40c048:	mov	w20, #0x0                   	// #0
  40c04c:	cmp	w3, #0x7c
  40c050:	b.ne	40c068 <clear@@Base+0x8ba8>  // b.any
  40c054:	nop
  40c058:	ldrb	w3, [x19, #1]!
  40c05c:	add	w20, w20, #0x1
  40c060:	cmp	w3, #0x7c
  40c064:	b.eq	40c058 <clear@@Base+0x8b98>  // b.none
  40c068:	cmp	w3, #0x2d
  40c06c:	b.eq	40c1c4 <clear@@Base+0x8d04>  // b.none
  40c070:	ldrb	w0, [x24]
  40c074:	cmp	w0, #0x2d
  40c078:	b.eq	40c1a0 <clear@@Base+0x8ce0>  // b.none
  40c07c:	ldrb	w3, [x19]
  40c080:	cbz	w3, 40c200 <clear@@Base+0x8d40>
  40c084:	mov	x4, x19
  40c088:	b	40c094 <clear@@Base+0x8bd4>
  40c08c:	add	x4, x4, #0x1
  40c090:	cbz	w3, 40c0c4 <clear@@Base+0x8c04>
  40c094:	cmp	w3, #0x25
  40c098:	ldrb	w3, [x4, #1]
  40c09c:	b.ne	40c08c <clear@@Base+0x8bcc>  // b.any
  40c0a0:	cmp	w3, #0x25
  40c0a4:	b.eq	40c0b4 <clear@@Base+0x8bf4>  // b.none
  40c0a8:	cmp	w3, #0x73
  40c0ac:	b.ne	40c200 <clear@@Base+0x8d40>  // b.any
  40c0b0:	add	w21, w21, #0x1
  40c0b4:	ldrb	w3, [x4, #2]
  40c0b8:	add	x4, x4, #0x1
  40c0bc:	add	x4, x4, #0x1
  40c0c0:	cbnz	w3, 40c094 <clear@@Base+0x8bd4>
  40c0c4:	cmp	w21, #0x1
  40c0c8:	b.ne	40c200 <clear@@Base+0x8d40>  // b.any
  40c0cc:	mov	x0, x24
  40c0d0:	str	x25, [sp, #64]
  40c0d4:	bl	40b668 <clear@@Base+0x81a8>
  40c0d8:	mov	x25, x0
  40c0dc:	mov	x0, x19
  40c0e0:	bl	4017b0 <strlen@plt>
  40c0e4:	mov	x24, x0
  40c0e8:	mov	x0, x25
  40c0ec:	bl	4017b0 <strlen@plt>
  40c0f0:	mov	w1, w21
  40c0f4:	add	w21, w24, w0
  40c0f8:	add	w21, w21, #0x2
  40c0fc:	mov	w0, w21
  40c100:	bl	4021e8 <setlocale@plt+0x5c8>
  40c104:	sxtw	x1, w21
  40c108:	mov	x2, x19
  40c10c:	mov	x3, x25
  40c110:	mov	x19, x0
  40c114:	bl	401870 <snprintf@plt>
  40c118:	mov	x0, x25
  40c11c:	bl	401a90 <free@plt>
  40c120:	mov	x0, x19
  40c124:	bl	40b848 <clear@@Base+0x8388>
  40c128:	mov	x21, x0
  40c12c:	mov	x0, x19
  40c130:	bl	401a90 <free@plt>
  40c134:	cbz	x21, 40c22c <clear@@Base+0x8d6c>
  40c138:	mov	x0, x21
  40c13c:	cbz	w20, 40c1cc <clear@@Base+0x8d0c>
  40c140:	bl	4018a0 <fileno@plt>
  40c144:	mov	w19, w0
  40c148:	add	x1, sp, #0x5f
  40c14c:	mov	x2, #0x1                   	// #1
  40c150:	bl	401ad0 <read@plt>
  40c154:	cmp	x0, #0x1
  40c158:	b.eq	40c23c <clear@@Base+0x8d7c>  // b.none
  40c15c:	mov	x0, x21
  40c160:	bl	401b90 <pclose@plt>
  40c164:	cmp	w0, #0x0
  40c168:	mov	x19, #0x0                   	// #0
  40c16c:	ccmp	w20, #0x1, #0x4, eq  // eq = none
  40c170:	b.le	40c1e4 <clear@@Base+0x8d24>
  40c174:	mov	w0, #0xffffffff            	// #-1
  40c178:	str	xzr, [x23]
  40c17c:	str	w0, [x22]
  40c180:	adrp	x0, 418000 <winch@@Base+0x1c78>
  40c184:	add	x0, x0, #0x540
  40c188:	bl	402220 <setlocale@plt+0x600>
  40c18c:	mov	x19, x0
  40c190:	ldp	x21, x22, [sp, #32]
  40c194:	ldp	x23, x24, [sp, #48]
  40c198:	ldr	x25, [sp, #64]
  40c19c:	b	40c1b4 <clear@@Base+0x8cf4>
  40c1a0:	ldrb	w0, [x24, #1]
  40c1a4:	cbnz	w0, 40c07c <clear@@Base+0x8bbc>
  40c1a8:	ldp	x21, x22, [sp, #32]
  40c1ac:	ldp	x23, x24, [sp, #48]
  40c1b0:	mov	x19, #0x0                   	// #0
  40c1b4:	mov	x0, x19
  40c1b8:	ldp	x19, x20, [sp, #16]
  40c1bc:	ldp	x29, x30, [sp], #96
  40c1c0:	ret
  40c1c4:	add	x19, x19, #0x1
  40c1c8:	b	40c07c <clear@@Base+0x8bbc>
  40c1cc:	bl	40b410 <clear@@Base+0x7f50>
  40c1d0:	mov	x19, x0
  40c1d4:	mov	x0, x21
  40c1d8:	bl	401b90 <pclose@plt>
  40c1dc:	ldrb	w0, [x19]
  40c1e0:	cbz	w0, 40c22c <clear@@Base+0x8d6c>
  40c1e4:	mov	x0, x19
  40c1e8:	ldp	x19, x20, [sp, #16]
  40c1ec:	ldp	x21, x22, [sp, #32]
  40c1f0:	ldp	x23, x24, [sp, #48]
  40c1f4:	ldr	x25, [sp, #64]
  40c1f8:	ldp	x29, x30, [sp], #96
  40c1fc:	ret
  40c200:	mov	x1, #0x0                   	// #0
  40c204:	mov	x19, #0x0                   	// #0
  40c208:	adrp	x0, 418000 <winch@@Base+0x1c78>
  40c20c:	add	x0, x0, #0x690
  40c210:	bl	413498 <error@@Base>
  40c214:	mov	x0, x19
  40c218:	ldp	x19, x20, [sp, #16]
  40c21c:	ldp	x21, x22, [sp, #32]
  40c220:	ldp	x23, x24, [sp, #48]
  40c224:	ldp	x29, x30, [sp], #96
  40c228:	ret
  40c22c:	ldp	x21, x22, [sp, #32]
  40c230:	ldp	x23, x24, [sp, #48]
  40c234:	ldr	x25, [sp, #64]
  40c238:	b	40c1b0 <clear@@Base+0x8cf0>
  40c23c:	ldrb	w0, [sp, #95]
  40c240:	bl	403f58 <clear@@Base+0xa98>
  40c244:	str	x21, [x23]
  40c248:	adrp	x0, 417000 <winch@@Base+0xc78>
  40c24c:	add	x0, x0, #0x590
  40c250:	str	w19, [x22]
  40c254:	b	40c188 <clear@@Base+0x8cc8>
  40c258:	stp	x29, x30, [sp, #-64]!
  40c25c:	adrp	x2, 43b000 <PC+0x47b8>
  40c260:	mov	x29, sp
  40c264:	stp	x19, x20, [sp, #16]
  40c268:	ldr	w19, [x2, #340]
  40c26c:	cbz	w19, 40c27c <clear@@Base+0x8dbc>
  40c270:	ldp	x19, x20, [sp, #16]
  40c274:	ldp	x29, x30, [sp], #64
  40c278:	ret
  40c27c:	stp	x21, x22, [sp, #32]
  40c280:	mov	x21, x1
  40c284:	mov	x22, x0
  40c288:	mov	w0, #0xffffffff            	// #-1
  40c28c:	bl	403f58 <clear@@Base+0xa98>
  40c290:	adrp	x0, 418000 <winch@@Base+0x1c78>
  40c294:	add	x0, x0, #0x6c0
  40c298:	bl	40a208 <clear@@Base+0x6d48>
  40c29c:	mov	x20, x0
  40c2a0:	cbz	x0, 40c3a8 <clear@@Base+0x8ee8>
  40c2a4:	ldrb	w5, [x0]
  40c2a8:	cbz	w5, 40c2f4 <clear@@Base+0x8e34>
  40c2ac:	mov	x6, x0
  40c2b0:	b	40c2bc <clear@@Base+0x8dfc>
  40c2b4:	add	x6, x6, #0x1
  40c2b8:	cbz	w5, 40c2ec <clear@@Base+0x8e2c>
  40c2bc:	cmp	w5, #0x25
  40c2c0:	ldrb	w5, [x6, #1]
  40c2c4:	b.ne	40c2b4 <clear@@Base+0x8df4>  // b.any
  40c2c8:	cmp	w5, #0x25
  40c2cc:	b.eq	40c2dc <clear@@Base+0x8e1c>  // b.none
  40c2d0:	cmp	w5, #0x73
  40c2d4:	b.ne	40c38c <clear@@Base+0x8ecc>  // b.any
  40c2d8:	add	w19, w19, #0x1
  40c2dc:	ldrb	w5, [x6, #2]
  40c2e0:	add	x6, x6, #0x1
  40c2e4:	add	x6, x6, #0x1
  40c2e8:	cbnz	w5, 40c2bc <clear@@Base+0x8dfc>
  40c2ec:	cmp	w19, #0x2
  40c2f0:	b.gt	40c38c <clear@@Base+0x8ecc>
  40c2f4:	mov	x0, x20
  40c2f8:	str	x23, [sp, #48]
  40c2fc:	bl	4017b0 <strlen@plt>
  40c300:	mov	x19, x0
  40c304:	mov	x0, x21
  40c308:	bl	4017b0 <strlen@plt>
  40c30c:	mov	x23, x0
  40c310:	mov	x0, x22
  40c314:	bl	4017b0 <strlen@plt>
  40c318:	add	w2, w19, w23
  40c31c:	add	w19, w0, #0x2
  40c320:	add	w19, w19, w2
  40c324:	mov	w1, #0x1                   	// #1
  40c328:	mov	w0, w19
  40c32c:	bl	4021e8 <setlocale@plt+0x5c8>
  40c330:	sxtw	x1, w19
  40c334:	mov	x2, x20
  40c338:	mov	x4, x22
  40c33c:	mov	x3, x21
  40c340:	mov	x19, x0
  40c344:	bl	401870 <snprintf@plt>
  40c348:	mov	x0, x19
  40c34c:	bl	40b848 <clear@@Base+0x8388>
  40c350:	mov	x20, x0
  40c354:	mov	x0, x19
  40c358:	bl	401a90 <free@plt>
  40c35c:	cbz	x20, 40c378 <clear@@Base+0x8eb8>
  40c360:	mov	x0, x20
  40c364:	ldp	x19, x20, [sp, #16]
  40c368:	ldp	x21, x22, [sp, #32]
  40c36c:	ldr	x23, [sp, #48]
  40c370:	ldp	x29, x30, [sp], #64
  40c374:	b	401b90 <pclose@plt>
  40c378:	ldp	x19, x20, [sp, #16]
  40c37c:	ldp	x21, x22, [sp, #32]
  40c380:	ldr	x23, [sp, #48]
  40c384:	ldp	x29, x30, [sp], #64
  40c388:	ret
  40c38c:	ldp	x19, x20, [sp, #16]
  40c390:	adrp	x0, 418000 <winch@@Base+0x1c78>
  40c394:	ldp	x21, x22, [sp, #32]
  40c398:	add	x0, x0, #0x6d0
  40c39c:	ldp	x29, x30, [sp], #64
  40c3a0:	mov	x1, #0x0                   	// #0
  40c3a4:	b	413498 <error@@Base>
  40c3a8:	ldp	x21, x22, [sp, #32]
  40c3ac:	b	40c270 <clear@@Base+0x8db0>
  40c3b0:	stp	x29, x30, [sp, #-144]!
  40c3b4:	mov	x1, x0
  40c3b8:	mov	w0, #0x0                   	// #0
  40c3bc:	mov	x29, sp
  40c3c0:	add	x2, sp, #0x10
  40c3c4:	bl	401bc0 <__xstat@plt>
  40c3c8:	tbnz	w0, #31, 40c3e4 <clear@@Base+0x8f24>
  40c3cc:	ldr	w0, [sp, #32]
  40c3d0:	ldp	x29, x30, [sp], #144
  40c3d4:	and	w0, w0, #0xf000
  40c3d8:	cmp	w0, #0x4, lsl #12
  40c3dc:	cset	w0, eq  // eq = none
  40c3e0:	ret
  40c3e4:	mov	w0, #0x0                   	// #0
  40c3e8:	ldp	x29, x30, [sp], #144
  40c3ec:	ret
  40c3f0:	stp	x29, x30, [sp, #-160]!
  40c3f4:	mov	x29, sp
  40c3f8:	stp	x19, x20, [sp, #16]
  40c3fc:	adrp	x20, 43b000 <PC+0x47b8>
  40c400:	mov	x19, x0
  40c404:	ldr	w1, [x20, #572]
  40c408:	cbnz	w1, 40c414 <clear@@Base+0x8f54>
  40c40c:	bl	40c3b0 <clear@@Base+0x8ef0>
  40c410:	cbnz	w0, 40c4b0 <clear@@Base+0x8ff0>
  40c414:	add	x2, sp, #0x20
  40c418:	mov	x1, x19
  40c41c:	mov	w0, #0x0                   	// #0
  40c420:	bl	401bc0 <__xstat@plt>
  40c424:	tbnz	w0, #31, 40c494 <clear@@Base+0x8fd4>
  40c428:	ldr	w0, [x20, #572]
  40c42c:	mov	x20, #0x0                   	// #0
  40c430:	cbz	w0, 40c444 <clear@@Base+0x8f84>
  40c434:	mov	x0, x20
  40c438:	ldp	x19, x20, [sp, #16]
  40c43c:	ldp	x29, x30, [sp], #160
  40c440:	ret
  40c444:	ldr	w0, [sp, #48]
  40c448:	and	w0, w0, #0xf000
  40c44c:	cmp	w0, #0x8, lsl #12
  40c450:	b.eq	40c434 <clear@@Base+0x8f74>  // b.none
  40c454:	mov	x0, x19
  40c458:	bl	4017b0 <strlen@plt>
  40c45c:	mov	w1, #0x1                   	// #1
  40c460:	add	w0, w0, #0x2a
  40c464:	bl	4021e8 <setlocale@plt+0x5c8>
  40c468:	mov	x20, x0
  40c46c:	mov	x1, x19
  40c470:	bl	401890 <stpcpy@plt>
  40c474:	adrp	x1, 435000 <winch@@Base+0x1ec78>
  40c478:	add	x1, x1, #0x7b8
  40c47c:	add	x1, x1, #0x10
  40c480:	bl	401ac0 <strcpy@plt>
  40c484:	mov	x0, x20
  40c488:	ldp	x19, x20, [sp, #16]
  40c48c:	ldp	x29, x30, [sp], #160
  40c490:	ret
  40c494:	mov	x0, x19
  40c498:	bl	412e80 <clear@@Base+0xf9c0>
  40c49c:	mov	x20, x0
  40c4a0:	mov	x0, x20
  40c4a4:	ldp	x19, x20, [sp, #16]
  40c4a8:	ldp	x29, x30, [sp], #160
  40c4ac:	ret
  40c4b0:	mov	x0, x19
  40c4b4:	bl	4017b0 <strlen@plt>
  40c4b8:	mov	w1, #0x1                   	// #1
  40c4bc:	add	w0, w0, #0x10
  40c4c0:	bl	4021e8 <setlocale@plt+0x5c8>
  40c4c4:	mov	x20, x0
  40c4c8:	mov	x1, x19
  40c4cc:	bl	401890 <stpcpy@plt>
  40c4d0:	adrp	x1, 435000 <winch@@Base+0x1ec78>
  40c4d4:	add	x1, x1, #0x7b8
  40c4d8:	bl	401ac0 <strcpy@plt>
  40c4dc:	mov	x0, x20
  40c4e0:	ldp	x19, x20, [sp, #16]
  40c4e4:	ldp	x29, x30, [sp], #160
  40c4e8:	ret
  40c4ec:	nop
  40c4f0:	stp	x29, x30, [sp, #-160]!
  40c4f4:	mov	x29, sp
  40c4f8:	str	x19, [sp, #16]
  40c4fc:	mov	w19, w0
  40c500:	add	x2, sp, #0x20
  40c504:	mov	w1, w19
  40c508:	mov	w0, #0x0                   	// #0
  40c50c:	bl	401b20 <__fxstat@plt>
  40c510:	tbnz	w0, #31, 40c524 <clear@@Base+0x9064>
  40c514:	ldr	x19, [sp, #16]
  40c518:	ldr	x0, [sp, #80]
  40c51c:	ldp	x29, x30, [sp], #160
  40c520:	ret
  40c524:	mov	w0, w19
  40c528:	mov	w2, #0x2                   	// #2
  40c52c:	mov	x1, #0x0                   	// #0
  40c530:	bl	401850 <lseek@plt>
  40c534:	ldr	x19, [sp, #16]
  40c538:	ldp	x29, x30, [sp], #160
  40c53c:	ret
  40c540:	adrp	x0, 418000 <winch@@Base+0x1c78>
  40c544:	add	x0, x0, #0x610
  40c548:	ret
  40c54c:	nop
  40c550:	stp	x29, x30, [sp, #-32]!
  40c554:	mov	x29, sp
  40c558:	str	x19, [sp, #16]
  40c55c:	mov	x19, x0
  40c560:	bl	4017b0 <strlen@plt>
  40c564:	add	x1, x19, x0
  40c568:	b	40c580 <clear@@Base+0x90c0>
  40c56c:	ldurb	w2, [x1, #-1]
  40c570:	sub	x3, x1, #0x1
  40c574:	cmp	w2, #0x2f
  40c578:	b.eq	40c598 <clear@@Base+0x90d8>  // b.none
  40c57c:	mov	x1, x3
  40c580:	cmp	x1, x19
  40c584:	b.hi	40c56c <clear@@Base+0x90ac>  // b.pmore
  40c588:	mov	x0, x19
  40c58c:	ldr	x19, [sp, #16]
  40c590:	ldp	x29, x30, [sp], #32
  40c594:	ret
  40c598:	mov	x19, x1
  40c59c:	mov	x0, x19
  40c5a0:	ldr	x19, [sp, #16]
  40c5a4:	ldp	x29, x30, [sp], #32
  40c5a8:	ret
  40c5ac:	nop
  40c5b0:	adrp	x0, 43b000 <PC+0x47b8>
  40c5b4:	ldr	w0, [x0, #444]
  40c5b8:	cbz	w0, 40c5c4 <clear@@Base+0x9104>
  40c5bc:	mov	w0, #0x0                   	// #0
  40c5c0:	ret
  40c5c4:	stp	x29, x30, [sp, #-32]!
  40c5c8:	mov	x29, sp
  40c5cc:	bl	4040a0 <clear@@Base+0xbe0>
  40c5d0:	cmn	x0, #0x1
  40c5d4:	b.eq	40c600 <clear@@Base+0x9140>  // b.none
  40c5d8:	mov	w0, #0xfffffffe            	// #-2
  40c5dc:	str	x19, [sp, #16]
  40c5e0:	bl	413a40 <error@@Base+0x5a8>
  40c5e4:	mov	x19, x0
  40c5e8:	cmn	x19, #0x1
  40c5ec:	mov	w0, #0x1                   	// #1
  40c5f0:	b.ne	40c60c <clear@@Base+0x914c>  // b.any
  40c5f4:	ldr	x19, [sp, #16]
  40c5f8:	ldp	x29, x30, [sp], #32
  40c5fc:	ret
  40c600:	mov	w0, #0x0                   	// #0
  40c604:	ldp	x29, x30, [sp], #32
  40c608:	ret
  40c60c:	bl	4040a0 <clear@@Base+0xbe0>
  40c610:	cmp	x19, x0
  40c614:	cset	w0, eq  // eq = none
  40c618:	ldr	x19, [sp, #16]
  40c61c:	ldp	x29, x30, [sp], #32
  40c620:	ret
  40c624:	nop
  40c628:	stp	x29, x30, [sp, #-16]!
  40c62c:	mov	x29, sp
  40c630:	bl	40c5b0 <clear@@Base+0x90f0>
  40c634:	cbz	w0, 40c64c <clear@@Base+0x918c>
  40c638:	mov	w0, #0x0                   	// #0
  40c63c:	bl	413a40 <error@@Base+0x5a8>
  40c640:	add	x0, x0, #0x1
  40c644:	cmp	x0, #0x1
  40c648:	cset	w0, ls  // ls = plast
  40c64c:	ldp	x29, x30, [sp], #16
  40c650:	ret
  40c654:	nop
  40c658:	adrp	x0, 43b000 <PC+0x47b8>
  40c65c:	ldr	w1, [x0, #464]
  40c660:	cbnz	w1, 40c668 <clear@@Base+0x91a8>
  40c664:	ret
  40c668:	str	wzr, [x0, #464]
  40c66c:	b	40dbd8 <clear@@Base+0xa718>
  40c670:	stp	x29, x30, [sp, #-112]!
  40c674:	mov	x29, sp
  40c678:	stp	x27, x28, [sp, #80]
  40c67c:	adrp	x28, 43b000 <PC+0x47b8>
  40c680:	mov	w27, w2
  40c684:	ldr	w5, [x28, #464]
  40c688:	stp	x19, x20, [sp, #16]
  40c68c:	mov	x19, x1
  40c690:	mov	w20, w4
  40c694:	stp	x21, x22, [sp, #32]
  40c698:	mov	w22, w0
  40c69c:	mov	w21, w3
  40c6a0:	stp	x23, x24, [sp, #48]
  40c6a4:	stp	x25, x26, [sp, #64]
  40c6a8:	cbnz	w5, 40c928 <clear@@Base+0x9468>
  40c6ac:	cbz	w21, 40c840 <clear@@Base+0x9380>
  40c6b0:	adrp	x0, 43b000 <PC+0x47b8>
  40c6b4:	mov	w23, #0x1                   	// #1
  40c6b8:	ldr	w0, [x0, #384]
  40c6bc:	cmp	w0, w22
  40c6c0:	b.gt	40c840 <clear@@Base+0x9380>
  40c6c4:	adrp	x0, 43b000 <PC+0x47b8>
  40c6c8:	ldr	w0, [x0, #636]
  40c6cc:	cmp	w0, #0x2
  40c6d0:	b.ne	40c87c <clear@@Base+0x93bc>  // b.any
  40c6d4:	adrp	x1, 437000 <PC+0x7b8>
  40c6d8:	adrp	x3, 43b000 <PC+0x47b8>
  40c6dc:	mov	w2, #0xffffffff            	// #-1
  40c6e0:	mov	x0, x19
  40c6e4:	ldr	w1, [x1, #2112]
  40c6e8:	ldr	w3, [x3, #444]
  40c6ec:	lsl	w1, w1, #2
  40c6f0:	cmp	w3, #0x0
  40c6f4:	cneg	w2, w2, ne  // ne = any
  40c6f8:	add	x1, x19, w1, sxtw
  40c6fc:	bl	415b50 <error@@Base+0x26b8>
  40c700:	mov	x0, x19
  40c704:	bl	4158b8 <error@@Base+0x2420>
  40c708:	mov	x19, x0
  40c70c:	adrp	x26, 435000 <winch@@Base+0x1ec78>
  40c710:	cbnz	w23, 40c768 <clear@@Base+0x92a8>
  40c714:	adrp	x21, 43b000 <PC+0x47b8>
  40c718:	ldr	w0, [x21, #524]
  40c71c:	cbz	w0, 40c734 <clear@@Base+0x9274>
  40c720:	adrp	x0, 43b000 <PC+0x47b8>
  40c724:	ldr	w0, [x0, #384]
  40c728:	sub	w0, w0, #0x1
  40c72c:	cmp	w0, w22
  40c730:	b.le	40c95c <clear@@Base+0x949c>
  40c734:	mov	w0, #0xfffffffe            	// #-2
  40c738:	bl	413a40 <error@@Base+0x5a8>
  40c73c:	cmp	x0, x19
  40c740:	b.eq	40c93c <clear@@Base+0x947c>  // b.none
  40c744:	bl	413b58 <error@@Base+0x6c0>
  40c748:	mov	x0, x19
  40c74c:	bl	413ac8 <error@@Base+0x630>
  40c750:	ldr	w0, [x21, #524]
  40c754:	cbnz	w0, 40c984 <clear@@Base+0x94c4>
  40c758:	adrp	x26, 435000 <winch@@Base+0x1ec78>
  40c75c:	mov	w27, #0x1                   	// #1
  40c760:	ldr	w0, [x26, #2036]
  40c764:	cbz	w0, 40c94c <clear@@Base+0x948c>
  40c768:	cmp	w22, #0x0
  40c76c:	mov	w21, #0x0                   	// #0
  40c770:	b.le	40c8fc <clear@@Base+0x943c>
  40c774:	adrp	x24, 43b000 <PC+0x47b8>
  40c778:	adrp	x0, 43b000 <PC+0x47b8>
  40c77c:	add	x24, x24, #0x1d8
  40c780:	add	x0, x0, #0x20c
  40c784:	mov	w25, #0x1                   	// #1
  40c788:	str	x0, [sp, #104]
  40c78c:	b	40c7b4 <clear@@Base+0x92f4>
  40c790:	mov	x19, #0x0                   	// #0
  40c794:	mov	x0, x19
  40c798:	bl	413ac8 <error@@Base+0x630>
  40c79c:	cbnz	w23, 40c7a8 <clear@@Base+0x92e8>
  40c7a0:	bl	413090 <clear@@Base+0xfbd0>
  40c7a4:	str	w25, [x24]
  40c7a8:	add	w21, w21, #0x1
  40c7ac:	cmp	w21, w22
  40c7b0:	b.eq	40c818 <clear@@Base+0x9358>  // b.none
  40c7b4:	cmp	w20, #0x0
  40c7b8:	b.le	40c894 <clear@@Base+0x93d4>
  40c7bc:	subs	w20, w20, #0x1
  40c7c0:	b.eq	40c790 <clear@@Base+0x92d0>  // b.none
  40c7c4:	mov	x0, x19
  40c7c8:	bl	413ac8 <error@@Base+0x630>
  40c7cc:	cbnz	w23, 40c7a8 <clear@@Base+0x92e8>
  40c7d0:	ldr	w0, [x26, #2036]
  40c7d4:	cmp	w0, #0x0
  40c7d8:	ccmn	x19, #0x1, #0x0, ne  // ne = any
  40c7dc:	b.ne	40c7a0 <clear@@Base+0x92e0>  // b.any
  40c7e0:	adrp	x0, 43a000 <PC+0x37b8>
  40c7e4:	mov	x19, #0xffffffffffffffff    	// #-1
  40c7e8:	ldr	x0, [x0, #736]
  40c7ec:	cbnz	x0, 40c7a0 <clear@@Base+0x92e0>
  40c7f0:	ldr	x0, [sp, #104]
  40c7f4:	adrp	x1, 43a000 <PC+0x37b8>
  40c7f8:	ldr	w1, [x1, #808]
  40c7fc:	ldr	w0, [x0]
  40c800:	orr	w0, w0, w1
  40c804:	cbnz	w0, 40c7a0 <clear@@Base+0x92e0>
  40c808:	str	w25, [x28, #464]
  40c80c:	add	w21, w21, #0x1
  40c810:	cmp	w21, w22
  40c814:	b.ne	40c7b4 <clear@@Base+0x92f4>  // b.any
  40c818:	cbnz	w23, 40c934 <clear@@Base+0x9474>
  40c81c:	str	wzr, [x26, #2036]
  40c820:	mov	w0, #0xffffffff            	// #-1
  40c824:	ldp	x19, x20, [sp, #16]
  40c828:	ldp	x21, x22, [sp, #32]
  40c82c:	ldp	x23, x24, [sp, #48]
  40c830:	ldp	x25, x26, [sp, #64]
  40c834:	ldp	x27, x28, [sp, #80]
  40c838:	ldp	x29, x30, [sp], #112
  40c83c:	b	410268 <clear@@Base+0xcda8>
  40c840:	adrp	x0, 43b000 <PC+0x47b8>
  40c844:	mov	w23, #0x0                   	// #0
  40c848:	ldr	w0, [x0, #628]
  40c84c:	cmp	w0, #0x0
  40c850:	ccmp	w0, w22, #0x0, ge  // ge = tcont
  40c854:	b.ge	40c6c4 <clear@@Base+0x9204>  // b.tcont
  40c858:	adrp	x0, 43b000 <PC+0x47b8>
  40c85c:	ldr	w0, [x0, #384]
  40c860:	sub	w0, w0, #0x1
  40c864:	cmp	w0, w22
  40c868:	adrp	x0, 43b000 <PC+0x47b8>
  40c86c:	cset	w23, ne  // ne = any
  40c870:	ldr	w0, [x0, #636]
  40c874:	cmp	w0, #0x2
  40c878:	b.eq	40c6d4 <clear@@Base+0x9214>  // b.none
  40c87c:	bl	415b00 <error@@Base+0x2668>
  40c880:	adrp	x1, 43b000 <PC+0x47b8>
  40c884:	ldr	w1, [x1, #528]
  40c888:	orr	w0, w0, w1
  40c88c:	cbnz	w0, 40c6d4 <clear@@Base+0x9214>
  40c890:	b	40c70c <clear@@Base+0x924c>
  40c894:	mov	x0, x19
  40c898:	bl	40d1a0 <clear@@Base+0x9ce0>
  40c89c:	bl	4158b8 <error@@Base+0x2420>
  40c8a0:	mov	x19, x0
  40c8a4:	cmn	x0, #0x1
  40c8a8:	b.ne	40c794 <clear@@Base+0x92d4>  // b.any
  40c8ac:	cbnz	w27, 40c8c0 <clear@@Base+0x9400>
  40c8b0:	mov	w0, #0x0                   	// #0
  40c8b4:	bl	413a40 <error@@Base+0x5a8>
  40c8b8:	cmn	x0, #0x1
  40c8bc:	b.ne	40c8f8 <clear@@Base+0x9438>  // b.any
  40c8c0:	mov	w1, #0x0                   	// #0
  40c8c4:	mov	w0, #0x0                   	// #0
  40c8c8:	bl	413c38 <error@@Base+0x7a0>
  40c8cc:	cbnz	w0, 40c7c4 <clear@@Base+0x9304>
  40c8d0:	mov	w1, #0x1                   	// #1
  40c8d4:	mov	w0, w1
  40c8d8:	bl	413c38 <error@@Base+0x7a0>
  40c8dc:	cbnz	w0, 40c7c4 <clear@@Base+0x9304>
  40c8e0:	adrp	x1, 43b000 <PC+0x47b8>
  40c8e4:	mov	w0, #0x2                   	// #2
  40c8e8:	ldr	w1, [x1, #384]
  40c8ec:	sub	w1, w1, #0x1
  40c8f0:	bl	413c38 <error@@Base+0x7a0>
  40c8f4:	cbz	w0, 40c7c4 <clear@@Base+0x9304>
  40c8f8:	cbnz	w21, 40c818 <clear@@Base+0x9358>
  40c8fc:	adrp	x0, 43b000 <PC+0x47b8>
  40c900:	ldr	w0, [x0, #444]
  40c904:	cbnz	w0, 40c818 <clear@@Base+0x9358>
  40c908:	add	x0, x26, #0x7f4
  40c90c:	ldr	w0, [x0, #4]
  40c910:	cbz	w0, 40c818 <clear@@Base+0x9358>
  40c914:	adrp	x0, 43b000 <PC+0x47b8>
  40c918:	ldr	w0, [x0, #556]
  40c91c:	cbnz	w0, 40c998 <clear@@Base+0x94d8>
  40c920:	bl	4034a0 <setlocale@plt+0x1880>
  40c924:	b	40c81c <clear@@Base+0x935c>
  40c928:	str	wzr, [x28, #464]
  40c92c:	bl	40dbd8 <clear@@Base+0xa718>
  40c930:	b	40c6ac <clear@@Base+0x91ec>
  40c934:	bl	40dbd8 <clear@@Base+0xa718>
  40c938:	b	40c81c <clear@@Base+0x935c>
  40c93c:	bl	413be8 <error@@Base+0x750>
  40c940:	cbnz	w0, 40c744 <clear@@Base+0x9284>
  40c944:	adrp	x26, 435000 <winch@@Base+0x1ec78>
  40c948:	b	40c768 <clear@@Base+0x92a8>
  40c94c:	adrp	x0, 418000 <winch@@Base+0x1c78>
  40c950:	add	x0, x0, #0x708
  40c954:	bl	413140 <clear@@Base+0xfc80>
  40c958:	b	40c768 <clear@@Base+0x92a8>
  40c95c:	bl	4040a0 <clear@@Base+0xbe0>
  40c960:	cmp	x0, x19
  40c964:	b.eq	40c734 <clear@@Base+0x9274>  // b.none
  40c968:	bl	413b58 <error@@Base+0x6c0>
  40c96c:	mov	w27, #0x1                   	// #1
  40c970:	mov	x0, x19
  40c974:	bl	413ac8 <error@@Base+0x630>
  40c978:	bl	4034c0 <clear@@Base>
  40c97c:	bl	4033c8 <setlocale@plt+0x17a8>
  40c980:	b	40c734 <clear@@Base+0x9274>
  40c984:	bl	4034c0 <clear@@Base>
  40c988:	mov	w27, #0x1                   	// #1
  40c98c:	adrp	x26, 435000 <winch@@Base+0x1ec78>
  40c990:	bl	4033c8 <setlocale@plt+0x17a8>
  40c994:	b	40c768 <clear@@Base+0x92a8>
  40c998:	bl	403478 <setlocale@plt+0x1858>
  40c99c:	b	40c81c <clear@@Base+0x935c>
  40c9a0:	stp	x29, x30, [sp, #-64]!
  40c9a4:	adrp	x4, 43b000 <PC+0x47b8>
  40c9a8:	mov	x29, sp
  40c9ac:	ldr	w5, [x4, #464]
  40c9b0:	stp	x19, x20, [sp, #16]
  40c9b4:	mov	x19, x1
  40c9b8:	mov	w20, w2
  40c9bc:	stp	x21, x22, [sp, #32]
  40c9c0:	mov	w21, w0
  40c9c4:	mov	w22, w3
  40c9c8:	cbz	w5, 40c9d4 <clear@@Base+0x9514>
  40c9cc:	str	wzr, [x4, #464]
  40c9d0:	bl	40dbd8 <clear@@Base+0xa718>
  40c9d4:	adrp	x1, 437000 <PC+0x7b8>
  40c9d8:	mov	w0, #0x0                   	// #0
  40c9dc:	ldr	w1, [x1, #2104]
  40c9e0:	cbnz	w1, 40ca00 <clear@@Base+0x9540>
  40c9e4:	adrp	x0, 43b000 <PC+0x47b8>
  40c9e8:	ldr	w0, [x0, #516]
  40c9ec:	tbz	w0, #31, 40ca00 <clear@@Base+0x9540>
  40c9f0:	adrp	x1, 43b000 <PC+0x47b8>
  40c9f4:	mov	w0, #0x2710                	// #10000
  40c9f8:	ldr	w1, [x1, #524]
  40c9fc:	cbnz	w1, 40cb64 <clear@@Base+0x96a4>
  40ca00:	cmp	w21, w0
  40ca04:	b.gt	40cb04 <clear@@Base+0x9644>
  40ca08:	cbnz	w22, 40cb38 <clear@@Base+0x9678>
  40ca0c:	adrp	x0, 43b000 <PC+0x47b8>
  40ca10:	sub	w21, w21, #0x1
  40ca14:	ldr	w0, [x0, #636]
  40ca18:	cmp	w0, #0x2
  40ca1c:	b.ne	40cb1c <clear@@Base+0x965c>  // b.any
  40ca20:	adrp	x0, 437000 <PC+0x7b8>
  40ca24:	mov	x1, x19
  40ca28:	mov	w2, #0xffffffff            	// #-1
  40ca2c:	ldr	w0, [x0, #2112]
  40ca30:	add	w0, w0, w0, lsl #1
  40ca34:	sxtw	x0, w0
  40ca38:	cmp	x0, x19
  40ca3c:	sub	x0, x19, x0
  40ca40:	csel	x0, x0, xzr, le
  40ca44:	bl	415b50 <error@@Base+0x26b8>
  40ca48:	tbnz	w21, #31, 40cad4 <clear@@Base+0x9614>
  40ca4c:	cmp	w20, #0x0
  40ca50:	mov	w20, #0x0                   	// #0
  40ca54:	str	x23, [sp, #48]
  40ca58:	cset	w23, eq  // eq = none
  40ca5c:	b	40ca68 <clear@@Base+0x95a8>
  40ca60:	cmp	w21, w20
  40ca64:	b.mi	40caa4 <clear@@Base+0x95e4>  // b.first
  40ca68:	mov	x0, x19
  40ca6c:	bl	415928 <error@@Base+0x2490>
  40ca70:	bl	40d510 <clear@@Base+0xa050>
  40ca74:	mov	x19, x0
  40ca78:	cmp	w23, #0x0
  40ca7c:	ccmn	x0, #0x1, #0x0, ne  // ne = any
  40ca80:	b.eq	40cacc <clear@@Base+0x960c>  // b.none
  40ca84:	add	w20, w20, #0x1
  40ca88:	bl	413b10 <error@@Base+0x678>
  40ca8c:	cbnz	w22, 40ca60 <clear@@Base+0x95a0>
  40ca90:	bl	4033c8 <setlocale@plt+0x17a8>
  40ca94:	bl	4033e0 <setlocale@plt+0x17c0>
  40ca98:	bl	413090 <clear@@Base+0xfbd0>
  40ca9c:	cmp	w21, w20
  40caa0:	b.pl	40ca68 <clear@@Base+0x95a8>  // b.nfrst
  40caa4:	ldr	x23, [sp, #48]
  40caa8:	cbnz	w22, 40cb4c <clear@@Base+0x968c>
  40caac:	adrp	x0, 43b000 <PC+0x47b8>
  40cab0:	ldr	w0, [x0, #624]
  40cab4:	cbz	w0, 40cb74 <clear@@Base+0x96b4>
  40cab8:	ldp	x19, x20, [sp, #16]
  40cabc:	mov	w0, #0xffffffff            	// #-1
  40cac0:	ldp	x21, x22, [sp, #32]
  40cac4:	ldp	x29, x30, [sp], #64
  40cac8:	b	410268 <clear@@Base+0xcda8>
  40cacc:	ldr	x23, [sp, #48]
  40cad0:	cbnz	w20, 40caa8 <clear@@Base+0x95e8>
  40cad4:	adrp	x0, 435000 <winch@@Base+0x1ec78>
  40cad8:	ldr	w0, [x0, #2040]
  40cadc:	cbz	w0, 40caa8 <clear@@Base+0x95e8>
  40cae0:	adrp	x0, 43b000 <PC+0x47b8>
  40cae4:	ldr	w0, [x0, #556]
  40cae8:	cbnz	w0, 40cb8c <clear@@Base+0x96cc>
  40caec:	bl	4034a0 <setlocale@plt+0x1880>
  40caf0:	ldp	x19, x20, [sp, #16]
  40caf4:	mov	w0, #0xffffffff            	// #-1
  40caf8:	ldp	x21, x22, [sp, #32]
  40cafc:	ldp	x29, x30, [sp], #64
  40cb00:	b	410268 <clear@@Base+0xcda8>
  40cb04:	adrp	x0, 43b000 <PC+0x47b8>
  40cb08:	sub	w21, w21, #0x1
  40cb0c:	mov	w22, #0x1                   	// #1
  40cb10:	ldr	w0, [x0, #636]
  40cb14:	cmp	w0, #0x2
  40cb18:	b.eq	40ca20 <clear@@Base+0x9560>  // b.none
  40cb1c:	bl	415b00 <error@@Base+0x2668>
  40cb20:	adrp	x1, 43b000 <PC+0x47b8>
  40cb24:	ldr	w1, [x1, #528]
  40cb28:	orr	w0, w0, w1
  40cb2c:	cbnz	w0, 40ca20 <clear@@Base+0x9560>
  40cb30:	tbz	w21, #31, 40ca4c <clear@@Base+0x958c>
  40cb34:	b	40cad4 <clear@@Base+0x9614>
  40cb38:	adrp	x0, 43b000 <PC+0x47b8>
  40cb3c:	ldr	w0, [x0, #384]
  40cb40:	cmp	w0, w21
  40cb44:	cset	w22, le
  40cb48:	b	40ca0c <clear@@Base+0x954c>
  40cb4c:	bl	40dbd8 <clear@@Base+0xa718>
  40cb50:	ldp	x19, x20, [sp, #16]
  40cb54:	mov	w0, #0xffffffff            	// #-1
  40cb58:	ldp	x21, x22, [sp, #32]
  40cb5c:	ldp	x29, x30, [sp], #64
  40cb60:	b	410268 <clear@@Base+0xcda8>
  40cb64:	adrp	x0, 43b000 <PC+0x47b8>
  40cb68:	ldr	w0, [x0, #384]
  40cb6c:	sub	w0, w0, #0x2
  40cb70:	b	40ca00 <clear@@Base+0x9540>
  40cb74:	bl	403400 <setlocale@plt+0x17e0>
  40cb78:	ldp	x19, x20, [sp, #16]
  40cb7c:	mov	w0, #0xffffffff            	// #-1
  40cb80:	ldp	x21, x22, [sp, #32]
  40cb84:	ldp	x29, x30, [sp], #64
  40cb88:	b	410268 <clear@@Base+0xcda8>
  40cb8c:	bl	403478 <setlocale@plt+0x1858>
  40cb90:	ldp	x19, x20, [sp, #16]
  40cb94:	mov	w0, #0xffffffff            	// #-1
  40cb98:	ldp	x21, x22, [sp, #32]
  40cb9c:	ldp	x29, x30, [sp], #64
  40cba0:	b	410268 <clear@@Base+0xcda8>
  40cba4:	nop
  40cba8:	stp	x29, x30, [sp, #-48]!
  40cbac:	mov	x29, sp
  40cbb0:	stp	x19, x20, [sp, #16]
  40cbb4:	mov	w20, w1
  40cbb8:	stp	x21, x22, [sp, #32]
  40cbbc:	mov	w22, w0
  40cbc0:	mov	w21, w2
  40cbc4:	bl	412a48 <clear@@Base+0xf588>
  40cbc8:	cbz	w0, 40cbd4 <clear@@Base+0x9714>
  40cbcc:	bl	40c5b0 <clear@@Base+0x90f0>
  40cbd0:	cbnz	w0, 40cc78 <clear@@Base+0x97b8>
  40cbd4:	mov	w0, #0xfffffffe            	// #-2
  40cbd8:	bl	413a40 <error@@Base+0x5a8>
  40cbdc:	mov	x19, x0
  40cbe0:	cmn	x0, #0x1
  40cbe4:	b.ne	40cc04 <clear@@Base+0x9744>  // b.any
  40cbe8:	cbnz	w20, 40ccac <clear@@Base+0x97ec>
  40cbec:	adrp	x0, 43b000 <PC+0x47b8>
  40cbf0:	ldr	w0, [x0, #444]
  40cbf4:	cbz	w0, 40cc5c <clear@@Base+0x979c>
  40cbf8:	mov	x19, #0x0                   	// #0
  40cbfc:	bl	413be8 <error@@Base+0x750>
  40cc00:	cbz	w0, 40cc28 <clear@@Base+0x9768>
  40cc04:	mov	w3, w21
  40cc08:	mov	w2, w20
  40cc0c:	mov	x1, x19
  40cc10:	mov	w0, w22
  40cc14:	ldp	x19, x20, [sp, #16]
  40cc18:	mov	w4, #0x0                   	// #0
  40cc1c:	ldp	x21, x22, [sp, #32]
  40cc20:	ldp	x29, x30, [sp], #48
  40cc24:	b	40c670 <clear@@Base+0x91b0>
  40cc28:	mov	w0, #0x0                   	// #0
  40cc2c:	bl	413a40 <error@@Base+0x5a8>
  40cc30:	mov	x1, x0
  40cc34:	mov	w2, #0x1                   	// #1
  40cc38:	mov	w3, #0x0                   	// #0
  40cc3c:	mov	w0, w2
  40cc40:	bl	40c9a0 <clear@@Base+0x94e0>
  40cc44:	mov	w0, #0xfffffffe            	// #-2
  40cc48:	bl	413a40 <error@@Base+0x5a8>
  40cc4c:	mov	x19, x0
  40cc50:	cmn	x0, #0x1
  40cc54:	b.eq	40cc28 <clear@@Base+0x9768>  // b.none
  40cc58:	b	40cc04 <clear@@Base+0x9744>
  40cc5c:	adrp	x0, 43b000 <PC+0x47b8>
  40cc60:	ldr	w0, [x0, #556]
  40cc64:	cbnz	w0, 40cc9c <clear@@Base+0x97dc>
  40cc68:	ldp	x19, x20, [sp, #16]
  40cc6c:	ldp	x21, x22, [sp, #32]
  40cc70:	ldp	x29, x30, [sp], #48
  40cc74:	b	4034a0 <setlocale@plt+0x1880>
  40cc78:	bl	404900 <clear@@Base+0x1440>
  40cc7c:	tbnz	w0, #3, 40cbd4 <clear@@Base+0x9714>
  40cc80:	mov	w0, #0x1                   	// #1
  40cc84:	bl	40b068 <clear@@Base+0x7ba8>
  40cc88:	cbnz	w0, 40ccc8 <clear@@Base+0x9808>
  40cc8c:	ldp	x19, x20, [sp, #16]
  40cc90:	ldp	x21, x22, [sp, #32]
  40cc94:	ldp	x29, x30, [sp], #48
  40cc98:	ret
  40cc9c:	ldp	x19, x20, [sp, #16]
  40cca0:	ldp	x21, x22, [sp, #32]
  40cca4:	ldp	x29, x30, [sp], #48
  40cca8:	b	403478 <setlocale@plt+0x1858>
  40ccac:	adrp	x1, 43b000 <PC+0x47b8>
  40ccb0:	mov	w0, #0x2                   	// #2
  40ccb4:	ldr	w1, [x1, #384]
  40ccb8:	sub	w1, w1, #0x1
  40ccbc:	bl	413c38 <error@@Base+0x7a0>
  40ccc0:	cbnz	w0, 40cbec <clear@@Base+0x972c>
  40ccc4:	b	40cc04 <clear@@Base+0x9744>
  40ccc8:	ldp	x19, x20, [sp, #16]
  40cccc:	mov	w0, #0x0                   	// #0
  40ccd0:	ldp	x21, x22, [sp, #32]
  40ccd4:	ldp	x29, x30, [sp], #48
  40ccd8:	b	402170 <setlocale@plt+0x550>
  40ccdc:	nop
  40cce0:	stp	x29, x30, [sp, #-48]!
  40cce4:	mov	x29, sp
  40cce8:	stp	x19, x20, [sp, #16]
  40ccec:	mov	w20, w1
  40ccf0:	stp	x21, x22, [sp, #32]
  40ccf4:	mov	w21, w0
  40ccf8:	mov	w22, w2
  40ccfc:	mov	w0, #0x0                   	// #0
  40cd00:	bl	413a40 <error@@Base+0x5a8>
  40cd04:	mov	x19, x0
  40cd08:	cmn	x0, #0x1
  40cd0c:	b.ne	40cd38 <clear@@Base+0x9878>  // b.any
  40cd10:	cbnz	w20, 40cd30 <clear@@Base+0x9870>
  40cd14:	adrp	x0, 43b000 <PC+0x47b8>
  40cd18:	ldr	w0, [x0, #556]
  40cd1c:	cbnz	w0, 40cd58 <clear@@Base+0x9898>
  40cd20:	ldp	x19, x20, [sp, #16]
  40cd24:	ldp	x21, x22, [sp, #32]
  40cd28:	ldp	x29, x30, [sp], #48
  40cd2c:	b	4034a0 <setlocale@plt+0x1880>
  40cd30:	bl	413a40 <error@@Base+0x5a8>
  40cd34:	cbz	x0, 40cd14 <clear@@Base+0x9854>
  40cd38:	mov	w3, w22
  40cd3c:	mov	w2, w20
  40cd40:	mov	x1, x19
  40cd44:	mov	w0, w21
  40cd48:	ldp	x19, x20, [sp, #16]
  40cd4c:	ldp	x21, x22, [sp, #32]
  40cd50:	ldp	x29, x30, [sp], #48
  40cd54:	b	40c9a0 <clear@@Base+0x94e0>
  40cd58:	ldp	x19, x20, [sp, #16]
  40cd5c:	ldp	x21, x22, [sp, #32]
  40cd60:	ldp	x29, x30, [sp], #48
  40cd64:	b	403478 <setlocale@plt+0x1858>
  40cd68:	adrp	x1, 437000 <PC+0x7b8>
  40cd6c:	mov	w0, #0x0                   	// #0
  40cd70:	ldr	w1, [x1, #2104]
  40cd74:	cbnz	w1, 40cd94 <clear@@Base+0x98d4>
  40cd78:	adrp	x0, 43b000 <PC+0x47b8>
  40cd7c:	ldr	w0, [x0, #516]
  40cd80:	tbz	w0, #31, 40cd94 <clear@@Base+0x98d4>
  40cd84:	adrp	x1, 43b000 <PC+0x47b8>
  40cd88:	mov	w0, #0x2710                	// #10000
  40cd8c:	ldr	w1, [x1, #524]
  40cd90:	cbnz	w1, 40cd98 <clear@@Base+0x98d8>
  40cd94:	ret
  40cd98:	adrp	x0, 43b000 <PC+0x47b8>
  40cd9c:	ldr	w0, [x0, #384]
  40cda0:	sub	w0, w0, #0x2
  40cda4:	ret
  40cda8:	stp	x29, x30, [sp, #-48]!
  40cdac:	mov	x29, sp
  40cdb0:	str	x21, [sp, #32]
  40cdb4:	adrp	x21, 43b000 <PC+0x47b8>
  40cdb8:	stp	x19, x20, [sp, #16]
  40cdbc:	ldr	w1, [x21, #384]
  40cdc0:	cmp	w1, #0x0
  40cdc4:	b.le	40ce10 <clear@@Base+0x9950>
  40cdc8:	add	x20, x21, #0x180
  40cdcc:	mov	x0, #0x0                   	// #0
  40cdd0:	mov	w19, #0x0                   	// #0
  40cdd4:	b	40cde8 <clear@@Base+0x9928>
  40cdd8:	ldr	w1, [x20]
  40cddc:	add	w19, w19, #0x1
  40cde0:	cmp	w1, w19
  40cde4:	b.le	40cdf8 <clear@@Base+0x9938>
  40cde8:	bl	40d1a0 <clear@@Base+0x9ce0>
  40cdec:	cmn	x0, #0x1
  40cdf0:	b.ne	40cdd8 <clear@@Base+0x9918>  // b.any
  40cdf4:	ldr	w1, [x21, #384]
  40cdf8:	cmp	w1, w19
  40cdfc:	cset	w0, gt
  40ce00:	ldp	x19, x20, [sp, #16]
  40ce04:	ldr	x21, [sp, #32]
  40ce08:	ldp	x29, x30, [sp], #48
  40ce0c:	ret
  40ce10:	mov	w19, #0x0                   	// #0
  40ce14:	b	40cdf8 <clear@@Base+0x9938>
  40ce18:	cbz	x0, 40cecc <clear@@Base+0x9a0c>
  40ce1c:	stp	x29, x30, [sp, #-32]!
  40ce20:	mov	x29, sp
  40ce24:	str	x19, [sp, #16]
  40ce28:	mov	x19, x0
  40ce2c:	bl	410c90 <clear@@Base+0xd7d0>
  40ce30:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  40ce34:	ldr	x0, [x1, #2160]
  40ce38:	cmp	x0, x19
  40ce3c:	b.eq	40cea8 <clear@@Base+0x99e8>  // b.none
  40ce40:	ldr	x0, [x19, #8]
  40ce44:	adrp	x3, 435000 <winch@@Base+0x1ec78>
  40ce48:	add	x3, x3, #0x800
  40ce4c:	ldr	x1, [x19]
  40ce50:	str	x0, [x1, #8]
  40ce54:	str	x1, [x0]
  40ce58:	ldr	x1, [x19]
  40ce5c:	cmp	x1, x3
  40ce60:	b.eq	40ce80 <clear@@Base+0x99c0>  // b.none
  40ce64:	nop
  40ce68:	ldr	w2, [x1, #32]
  40ce6c:	sub	w2, w2, #0x1
  40ce70:	str	w2, [x1, #32]
  40ce74:	ldr	x1, [x1]
  40ce78:	cmp	x1, x3
  40ce7c:	b.ne	40ce68 <clear@@Base+0x99a8>  // b.any
  40ce80:	adrp	x2, 437000 <PC+0x7b8>
  40ce84:	ldr	x0, [x19, #16]
  40ce88:	ldr	w1, [x2, #2108]
  40ce8c:	sub	w1, w1, #0x1
  40ce90:	str	w1, [x2, #2108]
  40ce94:	bl	401a90 <free@plt>
  40ce98:	mov	x0, x19
  40ce9c:	ldr	x19, [sp, #16]
  40cea0:	ldp	x29, x30, [sp], #32
  40cea4:	b	401a90 <free@plt>
  40cea8:	ldr	x0, [x19, #8]
  40ceac:	adrp	x3, 435000 <winch@@Base+0x1ec78>
  40ceb0:	add	x3, x3, #0x800
  40ceb4:	cmp	x0, #0x0
  40ceb8:	mov	x2, x0
  40cebc:	ccmp	x0, x3, #0x4, ne  // ne = any
  40cec0:	b.eq	40ced0 <clear@@Base+0x9a10>  // b.none
  40cec4:	str	x2, [x1, #2160]
  40cec8:	b	40ce4c <clear@@Base+0x998c>
  40cecc:	ret
  40ced0:	ldr	x2, [x19]
  40ced4:	cmp	x2, x3
  40ced8:	csel	x2, x2, xzr, ne  // ne = any
  40cedc:	str	x2, [x1, #2160]
  40cee0:	b	40ce4c <clear@@Base+0x998c>
  40cee4:	nop
  40cee8:	cmp	x0, #0x0
  40ceec:	adrp	x1, 435000 <winch@@Base+0x1ec78>
  40cef0:	add	x1, x1, #0x800
  40cef4:	csel	x0, x0, x1, ne  // ne = any
  40cef8:	ldr	x0, [x0]
  40cefc:	cmp	x0, x1
  40cf00:	csel	x0, x0, xzr, ne  // ne = any
  40cf04:	ret
  40cf08:	cmp	x0, #0x0
  40cf0c:	adrp	x1, 435000 <winch@@Base+0x1ec78>
  40cf10:	add	x1, x1, #0x800
  40cf14:	csel	x0, x0, x1, ne  // ne = any
  40cf18:	ldr	x0, [x0, #8]
  40cf1c:	cmp	x0, x1
  40cf20:	csel	x0, x0, xzr, ne  // ne = any
  40cf24:	ret
  40cf28:	cmp	x0, #0x0
  40cf2c:	adrp	x2, 435000 <winch@@Base+0x1ec78>
  40cf30:	add	x2, x2, #0x800
  40cf34:	csel	x1, x0, x2, ne  // ne = any
  40cf38:	ldr	x0, [x1, #8]
  40cf3c:	cmp	x0, #0x0
  40cf40:	ccmp	x0, x2, #0x4, ne  // ne = any
  40cf44:	b.eq	40cf4c <clear@@Base+0x9a8c>  // b.none
  40cf48:	ret
  40cf4c:	ldr	x0, [x1]
  40cf50:	cmp	x0, x2
  40cf54:	csel	x0, x0, xzr, ne  // ne = any
  40cf58:	ret
  40cf5c:	nop
  40cf60:	adrp	x0, 437000 <PC+0x7b8>
  40cf64:	ldr	w0, [x0, #2108]
  40cf68:	ret
  40cf6c:	nop
  40cf70:	stp	x29, x30, [sp, #-64]!
  40cf74:	mov	x29, sp
  40cf78:	stp	x19, x20, [sp, #16]
  40cf7c:	mov	x20, x0
  40cf80:	stp	x21, x22, [sp, #32]
  40cf84:	stp	x23, x24, [sp, #48]
  40cf88:	mov	x24, x1
  40cf8c:	bl	40bf90 <clear@@Base+0x8ad0>
  40cf90:	adrp	x2, 435000 <winch@@Base+0x1ec78>
  40cf94:	add	x22, x2, #0x800
  40cf98:	mov	x21, x0
  40cf9c:	ldr	x19, [x2, #2048]
  40cfa0:	cmp	x19, x22
  40cfa4:	b.ne	40cfc8 <clear@@Base+0x9b08>  // b.any
  40cfa8:	b	40d02c <clear@@Base+0x9b6c>
  40cfac:	mov	x1, x23
  40cfb0:	mov	x0, x21
  40cfb4:	bl	401a60 <strcmp@plt>
  40cfb8:	cbz	w0, 40cfdc <clear@@Base+0x9b1c>
  40cfbc:	ldr	x19, [x19]
  40cfc0:	cmp	x19, x22
  40cfc4:	b.eq	40d02c <clear@@Base+0x9b6c>  // b.none
  40cfc8:	ldr	x23, [x19, #16]
  40cfcc:	mov	x0, x20
  40cfd0:	mov	x1, x23
  40cfd4:	bl	401a60 <strcmp@plt>
  40cfd8:	cbnz	w0, 40cfac <clear@@Base+0x9aec>
  40cfdc:	mov	x0, x20
  40cfe0:	bl	4017b0 <strlen@plt>
  40cfe4:	mov	x22, x0
  40cfe8:	mov	x0, x23
  40cfec:	bl	4017b0 <strlen@plt>
  40cff0:	cmp	x22, x0
  40cff4:	b.cc	40d018 <clear@@Base+0x9b58>  // b.lo, b.ul, b.last
  40cff8:	mov	x0, x21
  40cffc:	bl	401a90 <free@plt>
  40d000:	mov	x0, x19
  40d004:	ldp	x19, x20, [sp, #16]
  40d008:	ldp	x21, x22, [sp, #32]
  40d00c:	ldp	x23, x24, [sp, #48]
  40d010:	ldp	x29, x30, [sp], #64
  40d014:	ret
  40d018:	add	x2, x22, #0x1
  40d01c:	mov	x1, x20
  40d020:	mov	x0, x23
  40d024:	bl	4017a0 <memcpy@plt>
  40d028:	b	40cff8 <clear@@Base+0x9b38>
  40d02c:	mov	x0, x21
  40d030:	bl	401a90 <free@plt>
  40d034:	mov	w1, #0x50                  	// #80
  40d038:	mov	w0, #0x1                   	// #1
  40d03c:	bl	4021e8 <setlocale@plt+0x5c8>
  40d040:	mov	x19, x0
  40d044:	mov	x0, x20
  40d048:	bl	402220 <setlocale@plt+0x600>
  40d04c:	cmp	x24, #0x0
  40d050:	mov	x1, #0xffffffffffffffff    	// #-1
  40d054:	csel	x24, x24, x22, ne  // ne = any
  40d058:	strb	wzr, [x19, #40]
  40d05c:	stp	x0, xzr, [x19, #16]
  40d060:	ldr	x0, [x24]
  40d064:	stp	x0, x24, [x19]
  40d068:	str	wzr, [x19, #36]
  40d06c:	str	x1, [x19, #48]
  40d070:	ldr	w1, [x24, #32]
  40d074:	str	x19, [x0, #8]
  40d078:	str	x19, [x24]
  40d07c:	add	w1, w1, #0x1
  40d080:	str	w1, [x19, #32]
  40d084:	ldr	x0, [x19]
  40d088:	cmp	x0, x22
  40d08c:	b.eq	40d0a8 <clear@@Base+0x9be8>  // b.none
  40d090:	ldr	w1, [x0, #32]
  40d094:	add	w1, w1, #0x1
  40d098:	str	w1, [x0, #32]
  40d09c:	ldr	x0, [x0]
  40d0a0:	cmp	x0, x22
  40d0a4:	b.ne	40d090 <clear@@Base+0x9bd0>  // b.any
  40d0a8:	adrp	x2, 437000 <PC+0x7b8>
  40d0ac:	mov	x0, x19
  40d0b0:	ldr	w1, [x2, #2108]
  40d0b4:	add	w1, w1, #0x1
  40d0b8:	str	w1, [x2, #2108]
  40d0bc:	bl	410cd8 <clear@@Base+0xd818>
  40d0c0:	mov	x0, x19
  40d0c4:	ldp	x19, x20, [sp, #16]
  40d0c8:	ldp	x21, x22, [sp, #32]
  40d0cc:	ldp	x23, x24, [sp, #48]
  40d0d0:	ldp	x29, x30, [sp], #64
  40d0d4:	ret
  40d0d8:	cbz	x0, 40d0e4 <clear@@Base+0x9c24>
  40d0dc:	ldr	x0, [x0, #16]
  40d0e0:	ret
  40d0e4:	mov	x0, #0x0                   	// #0
  40d0e8:	ret
  40d0ec:	nop
  40d0f0:	ldr	w0, [x0, #32]
  40d0f4:	ret
  40d0f8:	ldp	x2, x3, [x1]
  40d0fc:	stp	x2, x3, [x0, #48]
  40d100:	ret
  40d104:	nop
  40d108:	ldp	x2, x3, [x0, #48]
  40d10c:	stp	x2, x3, [x1]
  40d110:	ret
  40d114:	nop
  40d118:	mov	w1, #0x1                   	// #1
  40d11c:	strb	w1, [x0, #40]
  40d120:	ret
  40d124:	nop
  40d128:	ldrb	w0, [x0, #40]
  40d12c:	ret
  40d130:	ldr	w2, [x0, #36]
  40d134:	add	w2, w2, w1
  40d138:	str	w2, [x0, #36]
  40d13c:	ret
  40d140:	ldr	w0, [x0, #36]
  40d144:	ret
  40d148:	ldr	x0, [x0, #24]
  40d14c:	ret
  40d150:	str	x1, [x0, #24]
  40d154:	ret
  40d158:	str	x1, [x0, #64]
  40d15c:	ret
  40d160:	ldr	x0, [x0, #64]
  40d164:	ret
  40d168:	stp	x29, x30, [sp, #-32]!
  40d16c:	mov	x29, sp
  40d170:	stp	x19, x20, [sp, #16]
  40d174:	mov	x19, x0
  40d178:	mov	x20, x1
  40d17c:	ldr	x0, [x0, #72]
  40d180:	cbz	x0, 40d188 <clear@@Base+0x9cc8>
  40d184:	bl	401a90 <free@plt>
  40d188:	str	x20, [x19, #72]
  40d18c:	ldp	x19, x20, [sp, #16]
  40d190:	ldp	x29, x30, [sp], #32
  40d194:	ret
  40d198:	ldr	x0, [x0, #72]
  40d19c:	ret
  40d1a0:	stp	x29, x30, [sp, #-96]!
  40d1a4:	mov	x29, sp
  40d1a8:	stp	x19, x20, [sp, #16]
  40d1ac:	mov	x19, x0
  40d1b0:	stp	x21, x22, [sp, #32]
  40d1b4:	adrp	x22, 43b000 <PC+0x47b8>
  40d1b8:	add	x22, x22, #0x27c
  40d1bc:	stp	x23, x24, [sp, #48]
  40d1c0:	adrp	x24, 43b000 <PC+0x47b8>
  40d1c4:	add	x24, x24, #0x210
  40d1c8:	stp	x25, x26, [sp, #64]
  40d1cc:	adrp	x25, 437000 <PC+0x7b8>
  40d1d0:	cmn	x19, #0x1
  40d1d4:	b.eq	40d3b4 <clear@@Base+0x9ef4>  // b.none
  40d1d8:	ldr	w0, [x22]
  40d1dc:	cmp	w0, #0x2
  40d1e0:	b.eq	40d358 <clear@@Base+0x9e98>  // b.none
  40d1e4:	bl	415b00 <error@@Base+0x2668>
  40d1e8:	ldr	w1, [x24]
  40d1ec:	orr	w0, w0, w1
  40d1f0:	cbnz	w0, 40d358 <clear@@Base+0x9e98>
  40d1f4:	mov	x0, x19
  40d1f8:	bl	404228 <clear@@Base+0xd68>
  40d1fc:	cbnz	w0, 40d3b4 <clear@@Base+0x9ef4>
  40d200:	adrp	x23, 43b000 <PC+0x47b8>
  40d204:	add	x20, x23, #0x2b8
  40d208:	ldr	w0, [x23, #696]
  40d20c:	tst	x0, #0x3
  40d210:	b.ne	40d3b4 <clear@@Base+0x9ef4>  // b.any
  40d214:	mov	x21, x19
  40d218:	b	40d234 <clear@@Base+0x9d74>
  40d21c:	cmp	w0, #0xa
  40d220:	b.eq	40d3d4 <clear@@Base+0x9f14>  // b.none
  40d224:	ldr	w0, [x20]
  40d228:	sub	x21, x21, #0x1
  40d22c:	tst	x0, #0x3
  40d230:	b.ne	40d3b4 <clear@@Base+0x9ef4>  // b.any
  40d234:	bl	4044f8 <clear@@Base+0x1038>
  40d238:	cmn	w0, #0x1
  40d23c:	b.ne	40d21c <clear@@Base+0x9d5c>  // b.any
  40d240:	stp	x27, x28, [sp, #80]
  40d244:	bl	40e268 <clear@@Base+0xada8>
  40d248:	mov	x0, x21
  40d24c:	bl	40e2a8 <clear@@Base+0xade8>
  40d250:	mov	x27, x21
  40d254:	mov	x0, x21
  40d258:	bl	404228 <clear@@Base+0xd68>
  40d25c:	b	40d284 <clear@@Base+0x9dc4>
  40d260:	ldr	w0, [x20]
  40d264:	tst	x0, #0x3
  40d268:	b.ne	40d3b0 <clear@@Base+0x9ef0>  // b.any
  40d26c:	bl	404110 <clear@@Base+0xc50>
  40d270:	mov	x1, x27
  40d274:	add	x27, x27, #0x1
  40d278:	bl	40f368 <clear@@Base+0xbea8>
  40d27c:	cmp	w0, #0x0
  40d280:	b.gt	40d3e0 <clear@@Base+0x9f20>
  40d284:	cmp	x19, x27
  40d288:	b.gt	40d260 <clear@@Base+0x9da0>
  40d28c:	bl	40f5e8 <clear@@Base+0xc128>
  40d290:	bl	40e960 <clear@@Base+0xb4a0>
  40d294:	bl	404110 <clear@@Base+0xc50>
  40d298:	mov	w19, w0
  40d29c:	cmn	w0, #0x1
  40d2a0:	b.eq	40d3b0 <clear@@Base+0x9ef0>  // b.none
  40d2a4:	ldr	w26, [x23, #696]
  40d2a8:	cmp	w0, #0xa
  40d2ac:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  40d2b0:	cset	w23, eq  // eq = none
  40d2b4:	ands	w26, w26, #0x3
  40d2b8:	b.ne	40d3b0 <clear@@Base+0x9ef0>  // b.any
  40d2bc:	cmp	w0, #0xa
  40d2c0:	b.ne	40d2e8 <clear@@Base+0x9e28>  // b.any
  40d2c4:	b	40d428 <clear@@Base+0x9f68>
  40d2c8:	bl	404110 <clear@@Base+0xc50>
  40d2cc:	mov	w19, w0
  40d2d0:	ldr	w1, [x20]
  40d2d4:	tst	x1, #0x3
  40d2d8:	b.ne	40d3b0 <clear@@Base+0x9ef0>  // b.any
  40d2dc:	cmp	w19, #0xa
  40d2e0:	ccmn	w19, #0x1, #0x4, ne  // ne = any
  40d2e4:	b.eq	40d428 <clear@@Base+0x9f68>  // b.none
  40d2e8:	cmp	w19, #0xd
  40d2ec:	csel	w23, w23, wzr, eq  // eq = none
  40d2f0:	bl	4040e8 <clear@@Base+0xc28>
  40d2f4:	sub	x1, x0, #0x1
  40d2f8:	mov	w0, w19
  40d2fc:	bl	40f368 <clear@@Base+0xbea8>
  40d300:	mov	w19, w0
  40d304:	cmp	w0, #0x0
  40d308:	b.le	40d2c8 <clear@@Base+0x9e08>
  40d30c:	adrp	x0, 43b000 <PC+0x47b8>
  40d310:	ldr	w27, [x0, #544]
  40d314:	cbnz	w27, 40d414 <clear@@Base+0x9f54>
  40d318:	adrp	x0, 43b000 <PC+0x47b8>
  40d31c:	ldr	w0, [x0, #488]
  40d320:	cmp	w0, #0x0
  40d324:	b.gt	40d414 <clear@@Base+0x9f54>
  40d328:	bl	4040e8 <clear@@Base+0xc28>
  40d32c:	sub	x19, x0, w19, sxtw
  40d330:	mov	w26, #0x0                   	// #0
  40d334:	mov	w1, w26
  40d338:	mov	w2, #0x1                   	// #1
  40d33c:	mov	w0, w27
  40d340:	bl	40f628 <clear@@Base+0xc168>
  40d344:	mov	x0, x21
  40d348:	bl	415420 <error@@Base+0x1f88>
  40d34c:	cbz	w0, 40d490 <clear@@Base+0x9fd0>
  40d350:	ldp	x27, x28, [sp, #80]
  40d354:	b	40d1d0 <clear@@Base+0x9d10>
  40d358:	ldr	w1, [x25, #2112]
  40d35c:	adrp	x3, 43b000 <PC+0x47b8>
  40d360:	mov	w2, #0xffffffff            	// #-1
  40d364:	mov	x0, x19
  40d368:	ldr	w3, [x3, #444]
  40d36c:	add	w1, w1, w1, lsl #1
  40d370:	cmp	w3, #0x0
  40d374:	add	x1, x19, w1, sxtw
  40d378:	cneg	w2, w2, ne  // ne = any
  40d37c:	bl	415b50 <error@@Base+0x26b8>
  40d380:	mov	x0, x19
  40d384:	bl	4158b8 <error@@Base+0x2420>
  40d388:	mov	x19, x0
  40d38c:	b	40d1f4 <clear@@Base+0x9d34>
  40d390:	bl	404110 <clear@@Base+0xc50>
  40d394:	cmp	w0, #0xa
  40d398:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  40d39c:	b.ne	40d4e8 <clear@@Base+0xa028>  // b.any
  40d3a0:	ldr	w0, [x20]
  40d3a4:	tst	x0, #0x3
  40d3a8:	b.eq	40d390 <clear@@Base+0x9ed0>  // b.none
  40d3ac:	nop
  40d3b0:	ldp	x27, x28, [sp, #80]
  40d3b4:	bl	40f8d8 <clear@@Base+0xc418>
  40d3b8:	mov	x0, #0xffffffffffffffff    	// #-1
  40d3bc:	ldp	x19, x20, [sp, #16]
  40d3c0:	ldp	x21, x22, [sp, #32]
  40d3c4:	ldp	x23, x24, [sp, #48]
  40d3c8:	ldp	x25, x26, [sp, #64]
  40d3cc:	ldp	x29, x30, [sp], #96
  40d3d0:	ret
  40d3d4:	stp	x27, x28, [sp, #80]
  40d3d8:	bl	404110 <clear@@Base+0xc50>
  40d3dc:	b	40d244 <clear@@Base+0x9d84>
  40d3e0:	sub	x27, x27, w0, sxtw
  40d3e4:	sub	w26, w0, #0x1
  40d3e8:	bl	40e960 <clear@@Base+0xb4a0>
  40d3ec:	nop
  40d3f0:	sub	w26, w26, #0x1
  40d3f4:	bl	4044f8 <clear@@Base+0x1038>
  40d3f8:	cmn	w26, #0x1
  40d3fc:	b.ne	40d3f0 <clear@@Base+0x9f30>  // b.any
  40d400:	b	40d284 <clear@@Base+0x9dc4>
  40d404:	bl	404110 <clear@@Base+0xc50>
  40d408:	cmp	w0, #0xa
  40d40c:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  40d410:	b.eq	40d474 <clear@@Base+0x9fb4>  // b.none
  40d414:	ldr	w0, [x20]
  40d418:	tst	x0, #0x3
  40d41c:	b.eq	40d404 <clear@@Base+0x9f44>  // b.none
  40d420:	ldp	x27, x28, [sp, #80]
  40d424:	b	40d3b4 <clear@@Base+0x9ef4>
  40d428:	bl	40f5e8 <clear@@Base+0xc128>
  40d42c:	mov	w28, w0
  40d430:	bl	4040e8 <clear@@Base+0xc28>
  40d434:	mov	w27, #0x1                   	// #1
  40d438:	cmp	w28, #0x0
  40d43c:	mov	x19, x0
  40d440:	b.le	40d334 <clear@@Base+0x9e74>
  40d444:	adrp	x1, 43b000 <PC+0x47b8>
  40d448:	adrp	x0, 43b000 <PC+0x47b8>
  40d44c:	ldr	w27, [x1, #544]
  40d450:	ldr	w0, [x0, #488]
  40d454:	orr	w27, w27, w0
  40d458:	cbnz	w27, 40d46c <clear@@Base+0x9fac>
  40d45c:	add	w28, w28, #0x1
  40d460:	mov	w26, #0x0                   	// #0
  40d464:	sub	x19, x19, w28, sxtw
  40d468:	b	40d334 <clear@@Base+0x9e74>
  40d46c:	mov	w27, #0x1                   	// #1
  40d470:	b	40d334 <clear@@Base+0x9e74>
  40d474:	bl	4040e8 <clear@@Base+0xc28>
  40d478:	mov	w26, #0x1                   	// #1
  40d47c:	adrp	x1, 43b000 <PC+0x47b8>
  40d480:	mov	x19, x0
  40d484:	mov	w27, w26
  40d488:	str	wzr, [x1, #532]
  40d48c:	b	40d334 <clear@@Base+0x9e74>
  40d490:	adrp	x0, 43b000 <PC+0x47b8>
  40d494:	ldr	w0, [x0, #528]
  40d498:	cbnz	w0, 40d4c0 <clear@@Base+0xa000>
  40d49c:	adrp	x1, 43b000 <PC+0x47b8>
  40d4a0:	and	w0, w23, #0x1
  40d4a4:	ldr	w1, [x1, #492]
  40d4a8:	cmp	w1, #0x0
  40d4ac:	csel	w0, w0, wzr, ne  // ne = any
  40d4b0:	cbnz	w0, 40d390 <clear@@Base+0x9ed0>
  40d4b4:	mov	x0, x19
  40d4b8:	ldp	x27, x28, [sp, #80]
  40d4bc:	b	40d3bc <clear@@Base+0x9efc>
  40d4c0:	bl	4040e8 <clear@@Base+0xc28>
  40d4c4:	sub	x1, x0, #0x1
  40d4c8:	mov	x3, #0x0                   	// #0
  40d4cc:	mov	x0, x21
  40d4d0:	mov	w2, #0x1                   	// #1
  40d4d4:	bl	415990 <error@@Base+0x24f8>
  40d4d8:	cbz	w0, 40d49c <clear@@Base+0x9fdc>
  40d4dc:	mov	w0, #0x2a                  	// #42
  40d4e0:	bl	40f858 <clear@@Base+0xc398>
  40d4e4:	b	40d49c <clear@@Base+0x9fdc>
  40d4e8:	cmn	w0, #0x1
  40d4ec:	b.eq	40d4f4 <clear@@Base+0xa034>  // b.none
  40d4f0:	bl	4044f8 <clear@@Base+0x1038>
  40d4f4:	ldp	x19, x20, [sp, #16]
  40d4f8:	ldp	x21, x22, [sp, #32]
  40d4fc:	ldp	x23, x24, [sp, #48]
  40d500:	ldp	x25, x26, [sp, #64]
  40d504:	ldp	x27, x28, [sp, #80]
  40d508:	ldp	x29, x30, [sp], #96
  40d50c:	b	4040e8 <clear@@Base+0xc28>
  40d510:	stp	x29, x30, [sp, #-112]!
  40d514:	mov	x29, sp
  40d518:	stp	x19, x20, [sp, #16]
  40d51c:	adrp	x20, 43b000 <PC+0x47b8>
  40d520:	add	x20, x20, #0x2b8
  40d524:	stp	x21, x22, [sp, #32]
  40d528:	mov	x22, x0
  40d52c:	stp	x25, x26, [sp, #64]
  40d530:	adrp	x25, 43b000 <PC+0x47b8>
  40d534:	add	x25, x25, #0x27c
  40d538:	stp	x23, x24, [sp, #48]
  40d53c:	stp	x27, x28, [sp, #80]
  40d540:	cmp	x22, #0x0
  40d544:	b.le	40d5a8 <clear@@Base+0xa0e8>
  40d548:	ldr	w0, [x25]
  40d54c:	cmp	w0, #0x2
  40d550:	b.eq	40d5d0 <clear@@Base+0xa110>  // b.none
  40d554:	bl	415b00 <error@@Base+0x2668>
  40d558:	adrp	x1, 43b000 <PC+0x47b8>
  40d55c:	ldr	w1, [x1, #528]
  40d560:	orr	w0, w0, w1
  40d564:	cbnz	w0, 40d5d0 <clear@@Base+0xa110>
  40d568:	sub	x28, x22, #0x1
  40d56c:	mov	x0, x28
  40d570:	bl	404228 <clear@@Base+0xd68>
  40d574:	cbnz	w0, 40d5a8 <clear@@Base+0xa0e8>
  40d578:	adrp	x0, 43b000 <PC+0x47b8>
  40d57c:	ldr	w0, [x0, #492]
  40d580:	cbz	w0, 40d59c <clear@@Base+0xa0dc>
  40d584:	b	40d5fc <clear@@Base+0xa13c>
  40d588:	bl	4044f8 <clear@@Base+0x1038>
  40d58c:	cmp	w0, #0xa
  40d590:	b.eq	40d640 <clear@@Base+0xa180>  // b.none
  40d594:	cmn	w0, #0x1
  40d598:	b.eq	40d6dc <clear@@Base+0xa21c>  // b.none
  40d59c:	ldr	w0, [x20]
  40d5a0:	tst	x0, #0x3
  40d5a4:	b.eq	40d588 <clear@@Base+0xa0c8>  // b.none
  40d5a8:	mov	x23, #0xffffffffffffffff    	// #-1
  40d5ac:	bl	40f8d8 <clear@@Base+0xc418>
  40d5b0:	mov	x0, x23
  40d5b4:	ldp	x19, x20, [sp, #16]
  40d5b8:	ldp	x21, x22, [sp, #32]
  40d5bc:	ldp	x23, x24, [sp, #48]
  40d5c0:	ldp	x25, x26, [sp, #64]
  40d5c4:	ldp	x27, x28, [sp, #80]
  40d5c8:	ldp	x29, x30, [sp], #112
  40d5cc:	ret
  40d5d0:	adrp	x0, 437000 <PC+0x7b8>
  40d5d4:	mov	x1, x22
  40d5d8:	mov	w2, #0xffffffff            	// #-1
  40d5dc:	ldr	w0, [x0, #2112]
  40d5e0:	add	w0, w0, w0, lsl #1
  40d5e4:	sxtw	x0, w0
  40d5e8:	cmp	x0, x22
  40d5ec:	sub	x0, x22, x0
  40d5f0:	csel	x0, x0, xzr, le
  40d5f4:	bl	415b50 <error@@Base+0x26b8>
  40d5f8:	b	40d568 <clear@@Base+0xa0a8>
  40d5fc:	bl	404110 <clear@@Base+0xc50>
  40d600:	bl	404110 <clear@@Base+0xc50>
  40d604:	mov	w19, w0
  40d608:	bl	4044f8 <clear@@Base+0x1038>
  40d60c:	bl	4044f8 <clear@@Base+0x1038>
  40d610:	cmp	w19, #0xa
  40d614:	ccmp	w19, #0xd, #0x4, ne  // ne = any
  40d618:	b.ne	40d59c <clear@@Base+0xa0dc>  // b.any
  40d61c:	nop
  40d620:	bl	4044f8 <clear@@Base+0x1038>
  40d624:	cmp	w0, #0xa
  40d628:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  40d62c:	b.ne	40d77c <clear@@Base+0xa2bc>  // b.any
  40d630:	ldr	w0, [x20]
  40d634:	tst	x0, #0x3
  40d638:	b.eq	40d620 <clear@@Base+0xa160>  // b.none
  40d63c:	b	40d5a8 <clear@@Base+0xa0e8>
  40d640:	bl	4040e8 <clear@@Base+0xc28>
  40d644:	add	x24, x0, #0x1
  40d648:	mov	x0, x24
  40d64c:	bl	404228 <clear@@Base+0xd68>
  40d650:	cbnz	w0, 40d5a8 <clear@@Base+0xa0e8>
  40d654:	bl	40e268 <clear@@Base+0xada8>
  40d658:	adrp	x27, 43b000 <PC+0x47b8>
  40d65c:	mov	x0, x24
  40d660:	bl	40e2a8 <clear@@Base+0xade8>
  40d664:	add	x0, x27, #0x220
  40d668:	mov	x23, x24
  40d66c:	adrp	x26, 43b000 <PC+0x47b8>
  40d670:	str	x0, [sp, #96]
  40d674:	add	x0, x26, #0x1e8
  40d678:	str	x0, [sp, #104]
  40d67c:	mov	x0, x23
  40d680:	mov	x21, x23
  40d684:	bl	404228 <clear@@Base+0xd68>
  40d688:	b	40d6c4 <clear@@Base+0xa204>
  40d68c:	ldr	w19, [x20]
  40d690:	ands	w19, w19, #0x3
  40d694:	b.ne	40d5a8 <clear@@Base+0xa0e8>  // b.any
  40d698:	cmp	w0, #0xa
  40d69c:	b.eq	40d6e8 <clear@@Base+0xa228>  // b.none
  40d6a0:	bl	4040e8 <clear@@Base+0xc28>
  40d6a4:	sub	x1, x0, #0x1
  40d6a8:	mov	w0, w27
  40d6ac:	bl	40f368 <clear@@Base+0xbea8>
  40d6b0:	cmp	w0, #0x0
  40d6b4:	b.gt	40d730 <clear@@Base+0xa270>
  40d6b8:	mov	x21, x26
  40d6bc:	cmp	x22, x26
  40d6c0:	b.le	40d758 <clear@@Base+0xa298>
  40d6c4:	bl	404110 <clear@@Base+0xc50>
  40d6c8:	add	x26, x21, #0x1
  40d6cc:	mov	w27, w0
  40d6d0:	cmn	w0, #0x1
  40d6d4:	b.ne	40d68c <clear@@Base+0xa1cc>  // b.any
  40d6d8:	b	40d5a8 <clear@@Base+0xa0e8>
  40d6dc:	bl	4040e8 <clear@@Base+0xc28>
  40d6e0:	mov	x24, x0
  40d6e4:	b	40d648 <clear@@Base+0xa188>
  40d6e8:	bl	40f5e8 <clear@@Base+0xc128>
  40d6ec:	mov	w26, w0
  40d6f0:	cmp	w0, #0x0
  40d6f4:	b.le	40d78c <clear@@Base+0xa2cc>
  40d6f8:	ldp	x0, x1, [sp, #96]
  40d6fc:	ldr	w0, [x0]
  40d700:	ldr	w1, [x1]
  40d704:	orr	w0, w0, w1
  40d708:	cbnz	w0, 40d78c <clear@@Base+0xa2cc>
  40d70c:	mov	w19, w26
  40d710:	bl	40e960 <clear@@Base+0xb4a0>
  40d714:	nop
  40d718:	sub	w19, w19, #0x1
  40d71c:	bl	4044f8 <clear@@Base+0x1038>
  40d720:	cmn	w19, #0x1
  40d724:	b.ne	40d718 <clear@@Base+0xa258>  // b.any
  40d728:	sub	x23, x21, w26, sxtw
  40d72c:	b	40d67c <clear@@Base+0xa1bc>
  40d730:	ldr	x1, [sp, #96]
  40d734:	ldr	w1, [x1]
  40d738:	cbnz	w1, 40d794 <clear@@Base+0xa2d4>
  40d73c:	ldr	x1, [sp, #104]
  40d740:	ldr	w1, [x1]
  40d744:	cmp	w1, #0x0
  40d748:	b.gt	40d794 <clear@@Base+0xa2d4>
  40d74c:	sub	w0, w0, #0x1
  40d750:	mov	w26, w0
  40d754:	b	40d70c <clear@@Base+0xa24c>
  40d758:	mov	w0, #0x0                   	// #0
  40d75c:	mov	w1, w19
  40d760:	mov	w2, #0x0                   	// #0
  40d764:	bl	40f628 <clear@@Base+0xc168>
  40d768:	mov	x0, x24
  40d76c:	bl	415420 <error@@Base+0x1f88>
  40d770:	cbz	w0, 40d7a8 <clear@@Base+0xa2e8>
  40d774:	mov	x22, x23
  40d778:	b	40d540 <clear@@Base+0xa080>
  40d77c:	cmn	w0, #0x1
  40d780:	b.eq	40d5a8 <clear@@Base+0xa0e8>  // b.none
  40d784:	bl	404110 <clear@@Base+0xc50>
  40d788:	b	40d59c <clear@@Base+0xa0dc>
  40d78c:	mov	w0, #0x1                   	// #1
  40d790:	b	40d75c <clear@@Base+0xa29c>
  40d794:	adrp	x1, 43b000 <PC+0x47b8>
  40d798:	mov	w19, #0x1                   	// #1
  40d79c:	mov	w0, w19
  40d7a0:	str	wzr, [x1, #532]
  40d7a4:	b	40d75c <clear@@Base+0xa29c>
  40d7a8:	adrp	x0, 43b000 <PC+0x47b8>
  40d7ac:	ldr	w0, [x0, #528]
  40d7b0:	cbz	w0, 40d5b0 <clear@@Base+0xa0f0>
  40d7b4:	mov	x1, x28
  40d7b8:	mov	x0, x24
  40d7bc:	mov	x3, #0x0                   	// #0
  40d7c0:	mov	w2, #0x1                   	// #1
  40d7c4:	bl	415990 <error@@Base+0x24f8>
  40d7c8:	cbz	w0, 40d5b0 <clear@@Base+0xa0f0>
  40d7cc:	mov	w0, #0x2a                  	// #42
  40d7d0:	bl	40f858 <clear@@Base+0xc398>
  40d7d4:	b	40d5b0 <clear@@Base+0xa0f0>
  40d7d8:	stp	x29, x30, [sp, #-32]!
  40d7dc:	cmn	x0, #0x1
  40d7e0:	mov	x29, sp
  40d7e4:	str	x19, [sp, #16]
  40d7e8:	mov	x19, x0
  40d7ec:	b.ne	40d804 <clear@@Base+0xa344>  // b.any
  40d7f0:	adrp	x0, 433000 <winch@@Base+0x1cc78>
  40d7f4:	str	x19, [x0, #616]
  40d7f8:	ldr	x19, [sp, #16]
  40d7fc:	ldp	x29, x30, [sp], #32
  40d800:	ret
  40d804:	bl	404228 <clear@@Base+0xd68>
  40d808:	cbz	w0, 40d820 <clear@@Base+0xa360>
  40d80c:	b	40d7f8 <clear@@Base+0xa338>
  40d810:	cmp	w0, #0xa
  40d814:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  40d818:	b.eq	40d854 <clear@@Base+0xa394>  // b.none
  40d81c:	add	x19, x19, #0x1
  40d820:	bl	404110 <clear@@Base+0xc50>
  40d824:	cmn	w0, #0x1
  40d828:	b.ne	40d810 <clear@@Base+0xa350>  // b.any
  40d82c:	adrp	x0, 433000 <winch@@Base+0x1cc78>
  40d830:	str	x19, [x0, #608]
  40d834:	b	40d83c <clear@@Base+0xa37c>
  40d838:	sub	x19, x19, #0x1
  40d83c:	bl	4044f8 <clear@@Base+0x1038>
  40d840:	cmp	w0, #0xa
  40d844:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  40d848:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  40d84c:	b.ne	40d838 <clear@@Base+0xa378>  // b.any
  40d850:	b	40d7f0 <clear@@Base+0xa330>
  40d854:	bl	4044f8 <clear@@Base+0x1038>
  40d858:	b	40d82c <clear@@Base+0xa36c>
  40d85c:	nop
  40d860:	stp	x29, x30, [sp, #-64]!
  40d864:	mov	x29, sp
  40d868:	stp	x19, x20, [sp, #16]
  40d86c:	mov	x19, x0
  40d870:	mov	w0, w1
  40d874:	stp	x21, x22, [sp, #32]
  40d878:	bl	413df0 <error@@Base+0x958>
  40d87c:	mov	w21, w0
  40d880:	mov	x0, x19
  40d884:	bl	413b90 <error@@Base+0x6f8>
  40d888:	tbnz	w0, #31, 40d8f8 <clear@@Base+0xa438>
  40d88c:	sub	w19, w0, w21
  40d890:	cmp	w19, #0x0
  40d894:	b.gt	40d8b8 <clear@@Base+0xa3f8>
  40d898:	b.ne	40da84 <clear@@Base+0xa5c4>  // b.any
  40d89c:	adrp	x0, 43b000 <PC+0x47b8>
  40d8a0:	ldr	w0, [x0, #580]
  40d8a4:	cbnz	w0, 40d8e4 <clear@@Base+0xa424>
  40d8a8:	ldp	x19, x20, [sp, #16]
  40d8ac:	ldp	x21, x22, [sp, #32]
  40d8b0:	ldp	x29, x30, [sp], #64
  40d8b4:	ret
  40d8b8:	mov	w0, #0xfffffffe            	// #-2
  40d8bc:	bl	413a40 <error@@Base+0x5a8>
  40d8c0:	mov	w4, #0x0                   	// #0
  40d8c4:	mov	x1, x0
  40d8c8:	mov	w3, #0x0                   	// #0
  40d8cc:	mov	w0, w19
  40d8d0:	mov	w2, #0x1                   	// #1
  40d8d4:	bl	40c670 <clear@@Base+0x91b0>
  40d8d8:	adrp	x0, 43b000 <PC+0x47b8>
  40d8dc:	ldr	w0, [x0, #580]
  40d8e0:	cbz	w0, 40d8a8 <clear@@Base+0xa3e8>
  40d8e4:	ldp	x19, x20, [sp, #16]
  40d8e8:	mov	w0, #0x1                   	// #1
  40d8ec:	ldp	x21, x22, [sp, #32]
  40d8f0:	ldp	x29, x30, [sp], #64
  40d8f4:	b	415028 <error@@Base+0x1b90>
  40d8f8:	mov	x0, x19
  40d8fc:	stp	x23, x24, [sp, #48]
  40d900:	bl	404228 <clear@@Base+0xd68>
  40d904:	mov	w23, w0
  40d908:	cbnz	w0, 40da64 <clear@@Base+0xa5a4>
  40d90c:	bl	413a40 <error@@Base+0x5a8>
  40d910:	mov	x20, x0
  40d914:	mov	w0, #0xfffffffe            	// #-2
  40d918:	bl	413a40 <error@@Base+0x5a8>
  40d91c:	cmp	x19, x20
  40d920:	mov	x22, x0
  40d924:	ccmn	x20, #0x1, #0x4, lt  // lt = tstop
  40d928:	b.ne	40d9c4 <clear@@Base+0xa504>  // b.any
  40d92c:	cmp	w21, #0x0
  40d930:	b.le	40db14 <clear@@Base+0xa654>
  40d934:	cmn	x0, #0x1
  40d938:	mov	w20, #0x0                   	// #0
  40d93c:	cset	w24, ne  // ne = any
  40d940:	cmp	w24, #0x0
  40d944:	ccmp	x19, x0, #0x0, ne  // ne = any
  40d948:	b.gt	40d968 <clear@@Base+0xa4a8>
  40d94c:	b	40dab0 <clear@@Base+0xa5f0>
  40d950:	add	w20, w20, #0x1
  40d954:	cmp	w21, w20
  40d958:	b.eq	40d980 <clear@@Base+0xa4c0>  // b.none
  40d95c:	cmp	w24, #0x0
  40d960:	ccmp	x22, x19, #0x1, ne  // ne = any
  40d964:	b.ge	40dab0 <clear@@Base+0xa5f0>  // b.tcont
  40d968:	mov	x0, x19
  40d96c:	bl	40d510 <clear@@Base+0xa050>
  40d970:	mov	x19, x0
  40d974:	cmn	x0, #0x1
  40d978:	b.ne	40d950 <clear@@Base+0xa490>  // b.any
  40d97c:	sub	w23, w21, w20
  40d980:	bl	410a90 <clear@@Base+0xd5d0>
  40d984:	mov	w4, w23
  40d988:	mov	x1, x19
  40d98c:	ldp	x19, x20, [sp, #16]
  40d990:	adrp	x0, 43b000 <PC+0x47b8>
  40d994:	ldp	x21, x22, [sp, #32]
  40d998:	adrp	x3, 43b000 <PC+0x47b8>
  40d99c:	ldp	x23, x24, [sp, #48]
  40d9a0:	adrp	x2, 43b000 <PC+0x47b8>
  40d9a4:	ldp	x29, x30, [sp], #64
  40d9a8:	str	wzr, [x3, #464]
  40d9ac:	ldr	w0, [x0, #384]
  40d9b0:	mov	w3, #0x0                   	// #0
  40d9b4:	str	wzr, [x2, #468]
  40d9b8:	mov	w2, #0x1                   	// #1
  40d9bc:	sub	w0, w0, #0x1
  40d9c0:	b	40c670 <clear@@Base+0x91b0>
  40d9c4:	adrp	x23, 43b000 <PC+0x47b8>
  40d9c8:	add	x22, x23, #0x180
  40d9cc:	ldr	w0, [x23, #384]
  40d9d0:	sub	w0, w0, #0x1
  40d9d4:	cmp	w21, w0
  40d9d8:	b.lt	40da00 <clear@@Base+0xa540>  // b.tstop
  40d9dc:	b	40da18 <clear@@Base+0xa558>
  40d9e0:	bl	4158b8 <error@@Base+0x2420>
  40d9e4:	mov	x19, x0
  40d9e8:	cmp	x20, x0
  40d9ec:	b.le	40daec <clear@@Base+0xa62c>
  40d9f0:	ldr	w1, [x22]
  40d9f4:	sub	w1, w1, #0x1
  40d9f8:	cmp	w1, w21
  40d9fc:	b.le	40da18 <clear@@Base+0xa558>
  40da00:	mov	x0, x19
  40da04:	add	w21, w21, #0x1
  40da08:	bl	40d1a0 <clear@@Base+0x9ce0>
  40da0c:	mov	x19, x0
  40da10:	cmn	x0, #0x1
  40da14:	b.ne	40d9e0 <clear@@Base+0xa520>  // b.any
  40da18:	bl	410a90 <clear@@Base+0xd5d0>
  40da1c:	adrp	x0, 43b000 <PC+0x47b8>
  40da20:	ldr	w0, [x0, #524]
  40da24:	cbz	w0, 40daa8 <clear@@Base+0xa5e8>
  40da28:	bl	4033c8 <setlocale@plt+0x17a8>
  40da2c:	adrp	x1, 43b000 <PC+0x47b8>
  40da30:	mov	x0, x19
  40da34:	str	wzr, [x1, #468]
  40da38:	bl	413b10 <error@@Base+0x678>
  40da3c:	ldr	w0, [x23, #384]
  40da40:	mov	x1, x19
  40da44:	ldp	x19, x20, [sp, #16]
  40da48:	sub	w0, w0, #0x1
  40da4c:	ldp	x21, x22, [sp, #32]
  40da50:	mov	w3, #0x0                   	// #0
  40da54:	ldp	x23, x24, [sp, #48]
  40da58:	mov	w2, #0x1                   	// #1
  40da5c:	ldp	x29, x30, [sp], #64
  40da60:	b	40c9a0 <clear@@Base+0x94e0>
  40da64:	ldp	x19, x20, [sp, #16]
  40da68:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  40da6c:	ldp	x21, x22, [sp, #32]
  40da70:	add	x0, x0, #0x7e8
  40da74:	ldp	x23, x24, [sp, #48]
  40da78:	mov	x1, #0x0                   	// #0
  40da7c:	ldp	x29, x30, [sp], #64
  40da80:	b	413498 <error@@Base>
  40da84:	sub	w21, w21, w0
  40da88:	mov	w0, #0x0                   	// #0
  40da8c:	bl	413a40 <error@@Base+0x5a8>
  40da90:	mov	x1, x0
  40da94:	mov	w3, #0x0                   	// #0
  40da98:	mov	w0, w21
  40da9c:	mov	w2, #0x1                   	// #1
  40daa0:	bl	40c9a0 <clear@@Base+0x94e0>
  40daa4:	b	40d89c <clear@@Base+0xa3dc>
  40daa8:	bl	4034c0 <clear@@Base>
  40daac:	b	40da2c <clear@@Base+0xa56c>
  40dab0:	adrp	x0, 43b000 <PC+0x47b8>
  40dab4:	mov	x1, x22
  40dab8:	mov	w4, #0x0                   	// #0
  40dabc:	mov	w3, #0x0                   	// #0
  40dac0:	ldr	w0, [x0, #384]
  40dac4:	mov	w2, #0x1                   	// #1
  40dac8:	sub	w0, w0, w21
  40dacc:	add	w0, w0, w20
  40dad0:	sub	w0, w0, #0x1
  40dad4:	bl	40c670 <clear@@Base+0x91b0>
  40dad8:	adrp	x0, 43b000 <PC+0x47b8>
  40dadc:	ldr	w0, [x0, #580]
  40dae0:	cbnz	w0, 40db0c <clear@@Base+0xa64c>
  40dae4:	ldp	x23, x24, [sp, #48]
  40dae8:	b	40d8a8 <clear@@Base+0xa3e8>
  40daec:	mov	w0, w21
  40daf0:	mov	x1, x20
  40daf4:	mov	w3, #0x0                   	// #0
  40daf8:	mov	w2, #0x1                   	// #1
  40dafc:	bl	40c9a0 <clear@@Base+0x94e0>
  40db00:	adrp	x0, 43b000 <PC+0x47b8>
  40db04:	ldr	w0, [x0, #580]
  40db08:	cbz	w0, 40dae4 <clear@@Base+0xa624>
  40db0c:	ldp	x23, x24, [sp, #48]
  40db10:	b	40d8e4 <clear@@Base+0xa424>
  40db14:	mov	w23, w21
  40db18:	b	40d980 <clear@@Base+0xa4c0>
  40db1c:	nop
  40db20:	stp	x29, x30, [sp, #-48]!
  40db24:	mov	x29, sp
  40db28:	stp	x19, x20, [sp, #16]
  40db2c:	mov	x19, x0
  40db30:	bl	4100c8 <clear@@Base+0xcc08>
  40db34:	cmn	x0, #0x1
  40db38:	b.ne	40db98 <clear@@Base+0xa6d8>  // b.any
  40db3c:	cmp	x19, #0x1
  40db40:	b.le	40db64 <clear@@Base+0xa6a4>
  40db44:	add	x1, sp, #0x28
  40db48:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  40db4c:	add	x0, x0, #0x838
  40db50:	str	x19, [sp, #40]
  40db54:	bl	413498 <error@@Base>
  40db58:	ldp	x19, x20, [sp, #16]
  40db5c:	ldp	x29, x30, [sp], #48
  40db60:	ret
  40db64:	bl	404370 <clear@@Base+0xeb0>
  40db68:	cbnz	w0, 40db44 <clear@@Base+0xa684>
  40db6c:	bl	4040e8 <clear@@Base+0xc28>
  40db70:	adrp	x1, 43b000 <PC+0x47b8>
  40db74:	ldr	w1, [x1, #564]
  40db78:	bl	40d860 <clear@@Base+0xa3a0>
  40db7c:	mov	x1, #0x0                   	// #0
  40db80:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  40db84:	add	x0, x0, #0x810
  40db88:	bl	413498 <error@@Base>
  40db8c:	ldp	x19, x20, [sp, #16]
  40db90:	ldp	x29, x30, [sp], #48
  40db94:	ret
  40db98:	mov	x20, x0
  40db9c:	bl	404228 <clear@@Base+0xd68>
  40dba0:	cbnz	w0, 40db3c <clear@@Base+0xa67c>
  40dba4:	adrp	x0, 43b000 <PC+0x47b8>
  40dba8:	ldr	w0, [x0, #580]
  40dbac:	cbnz	w0, 40dbcc <clear@@Base+0xa70c>
  40dbb0:	adrp	x1, 43b000 <PC+0x47b8>
  40dbb4:	mov	x0, x20
  40dbb8:	ldr	w1, [x1, #564]
  40dbbc:	bl	40d860 <clear@@Base+0xa3a0>
  40dbc0:	ldp	x19, x20, [sp, #16]
  40dbc4:	ldp	x29, x30, [sp], #48
  40dbc8:	ret
  40dbcc:	mov	x0, x20
  40dbd0:	bl	40d7d8 <clear@@Base+0xa318>
  40dbd4:	b	40dbb0 <clear@@Base+0xa6f0>
  40dbd8:	stp	x29, x30, [sp, #-32]!
  40dbdc:	mov	w1, #0x0                   	// #0
  40dbe0:	add	x0, sp, #0x10
  40dbe4:	mov	x29, sp
  40dbe8:	bl	413c80 <error@@Base+0x7e8>
  40dbec:	bl	413b58 <error@@Base+0x6c0>
  40dbf0:	ldr	x0, [sp, #16]
  40dbf4:	cmn	x0, #0x1
  40dbf8:	b.eq	40dc0c <clear@@Base+0xa74c>  // b.none
  40dbfc:	ldr	w1, [sp, #24]
  40dc00:	bl	40d860 <clear@@Base+0xa3a0>
  40dc04:	ldp	x29, x30, [sp], #32
  40dc08:	ret
  40dc0c:	mov	w1, #0x1                   	// #1
  40dc10:	mov	x0, #0x0                   	// #0
  40dc14:	bl	40d860 <clear@@Base+0xa3a0>
  40dc18:	ldp	x29, x30, [sp], #32
  40dc1c:	ret
  40dc20:	stp	x29, x30, [sp, #-32]!
  40dc24:	mov	x29, sp
  40dc28:	bl	4043e0 <clear@@Base+0xf20>
  40dc2c:	cbnz	w0, 40dc9c <clear@@Base+0xa7dc>
  40dc30:	stp	x19, x20, [sp, #16]
  40dc34:	bl	410a90 <clear@@Base+0xd5d0>
  40dc38:	bl	413b58 <error@@Base+0x6c0>
  40dc3c:	bl	4040e8 <clear@@Base+0xc28>
  40dc40:	mov	x19, x0
  40dc44:	bl	40d510 <clear@@Base+0xa050>
  40dc48:	cmn	x0, #0x1
  40dc4c:	b.eq	40dc80 <clear@@Base+0xa7c0>  // b.none
  40dc50:	adrp	x20, 43b000 <PC+0x47b8>
  40dc54:	ldr	w1, [x20, #384]
  40dc58:	sub	w1, w1, #0x1
  40dc5c:	bl	40d860 <clear@@Base+0xa3a0>
  40dc60:	ldr	w0, [x20, #384]
  40dc64:	sub	w0, w0, #0x1
  40dc68:	bl	413a40 <error@@Base+0x5a8>
  40dc6c:	cmp	x0, x19
  40dc70:	ldp	x19, x20, [sp, #16]
  40dc74:	b.eq	40dcb0 <clear@@Base+0xa7f0>  // b.none
  40dc78:	ldp	x29, x30, [sp], #32
  40dc7c:	b	40dbd8 <clear@@Base+0xa718>
  40dc80:	ldp	x19, x20, [sp, #16]
  40dc84:	adrp	x1, 43b000 <PC+0x47b8>
  40dc88:	ldp	x29, x30, [sp], #32
  40dc8c:	mov	x0, #0x0                   	// #0
  40dc90:	ldr	w1, [x1, #384]
  40dc94:	sub	w1, w1, #0x1
  40dc98:	b	40d860 <clear@@Base+0xa3a0>
  40dc9c:	ldp	x29, x30, [sp], #32
  40dca0:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  40dca4:	mov	x1, #0x0                   	// #0
  40dca8:	add	x0, x0, #0x858
  40dcac:	b	413498 <error@@Base>
  40dcb0:	ldp	x29, x30, [sp], #32
  40dcb4:	ret
  40dcb8:	stp	x29, x30, [sp, #-32]!
  40dcbc:	mov	x29, sp
  40dcc0:	stp	x19, x20, [sp, #16]
  40dcc4:	mov	w20, w1
  40dcc8:	mov	x19, x0
  40dccc:	bl	404228 <clear@@Base+0xd68>
  40dcd0:	cbz	w0, 40dcfc <clear@@Base+0xa83c>
  40dcd4:	adrp	x0, 43b000 <PC+0x47b8>
  40dcd8:	ldr	w0, [x0, #580]
  40dcdc:	cbnz	w0, 40dd20 <clear@@Base+0xa860>
  40dce0:	mov	w1, w20
  40dce4:	mov	x0, x19
  40dce8:	ldp	x19, x20, [sp, #16]
  40dcec:	ldp	x29, x30, [sp], #32
  40dcf0:	b	40d860 <clear@@Base+0xa3a0>
  40dcf4:	cmn	w0, #0x1
  40dcf8:	b.eq	40dd0c <clear@@Base+0xa84c>  // b.none
  40dcfc:	bl	4044f8 <clear@@Base+0x1038>
  40dd00:	cmp	w0, #0xa
  40dd04:	b.ne	40dcf4 <clear@@Base+0xa834>  // b.any
  40dd08:	bl	404110 <clear@@Base+0xc50>
  40dd0c:	bl	4040e8 <clear@@Base+0xc28>
  40dd10:	mov	x19, x0
  40dd14:	adrp	x0, 43b000 <PC+0x47b8>
  40dd18:	ldr	w0, [x0, #580]
  40dd1c:	cbz	w0, 40dce0 <clear@@Base+0xa820>
  40dd20:	mov	x0, x19
  40dd24:	bl	40d7d8 <clear@@Base+0xa318>
  40dd28:	mov	w1, w20
  40dd2c:	mov	x0, x19
  40dd30:	ldp	x19, x20, [sp, #16]
  40dd34:	ldp	x29, x30, [sp], #32
  40dd38:	b	40d860 <clear@@Base+0xa3a0>
  40dd3c:	nop
  40dd40:	stp	x29, x30, [sp, #-16]!
  40dd44:	mov	x29, sp
  40dd48:	bl	4044a8 <clear@@Base+0xfe8>
  40dd4c:	cbnz	w0, 40dd7c <clear@@Base+0xa8bc>
  40dd50:	bl	4040e8 <clear@@Base+0xc28>
  40dd54:	cmp	x0, #0x0
  40dd58:	b.gt	40dd64 <clear@@Base+0xa8a4>
  40dd5c:	ldp	x29, x30, [sp], #16
  40dd60:	ret
  40dd64:	ldp	x29, x30, [sp], #16
  40dd68:	adrp	x1, 43b000 <PC+0x47b8>
  40dd6c:	sub	x0, x0, #0x1
  40dd70:	ldr	w1, [x1, #384]
  40dd74:	sub	w1, w1, #0x1
  40dd78:	b	40dcb8 <clear@@Base+0xa7f8>
  40dd7c:	ldp	x29, x30, [sp], #16
  40dd80:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  40dd84:	mov	x1, #0x0                   	// #0
  40dd88:	add	x0, x0, #0x878
  40dd8c:	b	413498 <error@@Base>
  40dd90:	stp	x29, x30, [sp, #-48]!
  40dd94:	mov	x29, sp
  40dd98:	stp	x19, x20, [sp, #16]
  40dd9c:	mov	w20, w0
  40dda0:	str	x21, [sp, #32]
  40dda4:	mov	x21, x1
  40dda8:	bl	4040a0 <clear@@Base+0xbe0>
  40ddac:	cmn	x0, #0x1
  40ddb0:	b.eq	40de10 <clear@@Base+0xa950>  // b.none
  40ddb4:	bl	4040a0 <clear@@Base+0xbe0>
  40ddb8:	mov	x19, x0
  40ddbc:	cmn	x0, #0x1
  40ddc0:	b.eq	40ddf4 <clear@@Base+0xa934>  // b.none
  40ddc4:	mov	x2, x21
  40ddc8:	mov	w1, w20
  40ddcc:	bl	412f28 <clear@@Base+0xfa68>
  40ddd0:	cmp	x19, x0
  40ddd4:	sub	x19, x19, #0x1
  40ddd8:	adrp	x1, 43b000 <PC+0x47b8>
  40dddc:	csel	x0, x19, x0, le
  40dde0:	ldp	x19, x20, [sp, #16]
  40dde4:	ldr	x21, [sp, #32]
  40dde8:	ldp	x29, x30, [sp], #48
  40ddec:	ldr	w1, [x1, #564]
  40ddf0:	b	40dcb8 <clear@@Base+0xa7f8>
  40ddf4:	ldp	x19, x20, [sp, #16]
  40ddf8:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  40ddfc:	ldr	x21, [sp, #32]
  40de00:	add	x0, x0, #0x8b8
  40de04:	ldp	x29, x30, [sp], #48
  40de08:	mov	x1, #0x0                   	// #0
  40de0c:	b	413498 <error@@Base>
  40de10:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  40de14:	add	x0, x0, #0x898
  40de18:	mov	x1, #0x0                   	// #0
  40de1c:	bl	4135c8 <error@@Base+0x130>
  40de20:	bl	4043e0 <clear@@Base+0xf20>
  40de24:	b	40ddb4 <clear@@Base+0xa8f4>
  40de28:	stp	x29, x30, [sp, #-16]!
  40de2c:	mov	x29, sp
  40de30:	bl	4037d0 <clear@@Base+0x310>
  40de34:	mov	w1, w0
  40de38:	adrp	x2, 43b000 <PC+0x47b8>
  40de3c:	ands	w0, w0, #0x1
  40de40:	ldr	w2, [x2, #424]
  40de44:	csel	w0, w2, w0, ne  // ne = any
  40de48:	tbz	w1, #1, 40de58 <clear@@Base+0xa998>
  40de4c:	adrp	x2, 43b000 <PC+0x47b8>
  40de50:	ldr	w2, [x2, #388]
  40de54:	add	w0, w0, w2
  40de58:	tbz	w1, #2, 40de68 <clear@@Base+0xa9a8>
  40de5c:	adrp	x2, 43b000 <PC+0x47b8>
  40de60:	ldr	w2, [x2, #392]
  40de64:	add	w0, w0, w2
  40de68:	tbz	w1, #3, 40de78 <clear@@Base+0xa9b8>
  40de6c:	adrp	x1, 43b000 <PC+0x47b8>
  40de70:	ldr	w1, [x1, #400]
  40de74:	add	w0, w0, w1
  40de78:	ldp	x29, x30, [sp], #16
  40de7c:	ret
  40de80:	stp	x29, x30, [sp, #-16]!
  40de84:	mov	x29, sp
  40de88:	bl	4037d0 <clear@@Base+0x310>
  40de8c:	mov	w1, w0
  40de90:	adrp	x2, 43b000 <PC+0x47b8>
  40de94:	ands	w0, w0, #0x1
  40de98:	ldr	w2, [x2, #436]
  40de9c:	csel	w0, w2, w0, ne  // ne = any
  40dea0:	tbz	w1, #1, 40deb0 <clear@@Base+0xa9f0>
  40dea4:	adrp	x2, 43b000 <PC+0x47b8>
  40dea8:	ldr	w2, [x2, #432]
  40deac:	add	w0, w0, w2
  40deb0:	tbz	w1, #2, 40dec0 <clear@@Base+0xaa00>
  40deb4:	adrp	x2, 43b000 <PC+0x47b8>
  40deb8:	ldr	w2, [x2, #420]
  40debc:	add	w0, w0, w2
  40dec0:	tbz	w1, #3, 40ded0 <clear@@Base+0xaa10>
  40dec4:	adrp	x1, 43b000 <PC+0x47b8>
  40dec8:	ldr	w1, [x1, #372]
  40decc:	add	w0, w0, w1
  40ded0:	ldp	x29, x30, [sp], #16
  40ded4:	ret
  40ded8:	stp	x29, x30, [sp, #-80]!
  40dedc:	mov	x1, #0x1                   	// #1
  40dee0:	mov	x29, sp
  40dee4:	stp	x23, x24, [sp, #48]
  40dee8:	adrp	x23, 437000 <PC+0x7b8>
  40deec:	stp	x21, x22, [sp, #32]
  40def0:	ldr	w21, [x23, #2112]
  40def4:	stp	x19, x20, [sp, #16]
  40def8:	lsl	w24, w21, #1
  40defc:	sxtw	x20, w24
  40df00:	mov	x0, x20
  40df04:	bl	4019d0 <calloc@plt>
  40df08:	mov	x1, #0x1                   	// #1
  40df0c:	mov	x19, x0
  40df10:	mov	x0, x20
  40df14:	bl	4019d0 <calloc@plt>
  40df18:	cmp	x19, #0x0
  40df1c:	mov	x20, x0
  40df20:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40df24:	b.eq	40df90 <clear@@Base+0xaad0>  // b.none
  40df28:	add	x22, x23, #0x840
  40df2c:	stp	x25, x26, [sp, #64]
  40df30:	sxtw	x21, w21
  40df34:	mov	x2, x21
  40df38:	mov	x0, x19
  40df3c:	ldr	x25, [x22, #8]
  40df40:	mov	x1, x25
  40df44:	bl	4017a0 <memcpy@plt>
  40df48:	ldr	x26, [x22, #16]
  40df4c:	mov	x2, x21
  40df50:	mov	x0, x20
  40df54:	mov	x1, x26
  40df58:	bl	4017a0 <memcpy@plt>
  40df5c:	mov	x0, x26
  40df60:	bl	401a90 <free@plt>
  40df64:	mov	x0, x25
  40df68:	bl	401a90 <free@plt>
  40df6c:	ldp	x25, x26, [sp, #64]
  40df70:	str	w24, [x23, #2112]
  40df74:	mov	w0, #0x0                   	// #0
  40df78:	stp	x19, x20, [x22, #8]
  40df7c:	ldp	x19, x20, [sp, #16]
  40df80:	ldp	x21, x22, [sp, #32]
  40df84:	ldp	x23, x24, [sp, #48]
  40df88:	ldp	x29, x30, [sp], #80
  40df8c:	ret
  40df90:	cbz	x0, 40df98 <clear@@Base+0xaad8>
  40df94:	bl	401a90 <free@plt>
  40df98:	cbz	x19, 40dfac <clear@@Base+0xaaec>
  40df9c:	mov	x0, x19
  40dfa0:	bl	401a90 <free@plt>
  40dfa4:	mov	w0, #0x1                   	// #1
  40dfa8:	b	40df7c <clear@@Base+0xaabc>
  40dfac:	mov	w0, #0x1                   	// #1
  40dfb0:	b	40df7c <clear@@Base+0xaabc>
  40dfb4:	nop
  40dfb8:	stp	x29, x30, [sp, #-48]!
  40dfbc:	adrp	x3, 436000 <winch@@Base+0x1fc78>
  40dfc0:	cmp	x0, #0x8
  40dfc4:	mov	x29, sp
  40dfc8:	stp	x19, x20, [sp, #16]
  40dfcc:	mov	x20, x2
  40dfd0:	str	x21, [sp, #32]
  40dfd4:	mov	w21, w1
  40dfd8:	ldr	w1, [x3, #3816]
  40dfdc:	b.eq	40e088 <clear@@Base+0xabc8>  // b.none
  40dfe0:	cmp	x0, #0x7f
  40dfe4:	mov	x19, x0
  40dfe8:	ccmp	w1, #0x0, #0x4, hi  // hi = pmore
  40dfec:	b.ne	40e058 <clear@@Base+0xab98>  // b.any
  40dff0:	and	x0, x0, #0xff
  40dff4:	bl	404ed0 <clear@@Base+0x1a10>
  40dff8:	cbnz	w0, 40e070 <clear@@Base+0xabb0>
  40dffc:	adrp	x20, 437000 <PC+0x7b8>
  40e000:	add	x20, x20, #0x840
  40e004:	mov	x0, x19
  40e008:	bl	405820 <clear@@Base+0x2360>
  40e00c:	cmp	w0, #0x0
  40e010:	ldr	w0, [x20, #24]
  40e014:	cset	w19, ne  // ne = any
  40e018:	add	w19, w19, #0x1
  40e01c:	cmp	w0, #0x0
  40e020:	b.gt	40e0d4 <clear@@Base+0xac14>
  40e024:	mov	w0, w21
  40e028:	bl	4037d0 <clear@@Base+0x310>
  40e02c:	cbz	w0, 40e074 <clear@@Base+0xabb4>
  40e030:	ldr	w0, [x20, #24]
  40e034:	cbnz	w0, 40e0a4 <clear@@Base+0xabe4>
  40e038:	mov	w0, w21
  40e03c:	bl	40de80 <clear@@Base+0xa9c0>
  40e040:	add	w19, w19, w0
  40e044:	mov	w0, w19
  40e048:	ldp	x19, x20, [sp, #16]
  40e04c:	ldr	x21, [sp, #32]
  40e050:	ldp	x29, x30, [sp], #48
  40e054:	ret
  40e058:	bl	4054d0 <clear@@Base+0x2010>
  40e05c:	cbnz	w0, 40e070 <clear@@Base+0xabb0>
  40e060:	mov	x0, x20
  40e064:	mov	x1, x19
  40e068:	bl	405898 <clear@@Base+0x23d8>
  40e06c:	cbz	w0, 40dffc <clear@@Base+0xab3c>
  40e070:	mov	w19, #0x0                   	// #0
  40e074:	mov	w0, w19
  40e078:	ldp	x19, x20, [sp, #16]
  40e07c:	ldr	x21, [sp, #32]
  40e080:	ldp	x29, x30, [sp], #48
  40e084:	ret
  40e088:	cbnz	w1, 40e0c0 <clear@@Base+0xac00>
  40e08c:	mov	w19, #0xffffffff            	// #-1
  40e090:	mov	w0, w19
  40e094:	ldp	x19, x20, [sp, #16]
  40e098:	ldr	x21, [sp, #32]
  40e09c:	ldp	x29, x30, [sp], #48
  40e0a0:	ret
  40e0a4:	ldr	x2, [x20, #16]
  40e0a8:	mov	w1, w21
  40e0ac:	add	x0, x2, w0, sxtw
  40e0b0:	ldurb	w0, [x0, #-1]
  40e0b4:	bl	403780 <clear@@Base+0x2c0>
  40e0b8:	cbz	w0, 40e038 <clear@@Base+0xab78>
  40e0bc:	b	40e074 <clear@@Base+0xabb4>
  40e0c0:	mov	x0, x2
  40e0c4:	mov	w19, #0xfffffffe            	// #-2
  40e0c8:	bl	405820 <clear@@Base+0x2360>
  40e0cc:	cbnz	w0, 40e074 <clear@@Base+0xabb4>
  40e0d0:	b	40e08c <clear@@Base+0xabcc>
  40e0d4:	ldr	x2, [x20, #16]
  40e0d8:	mov	w1, w21
  40e0dc:	add	x0, x2, w0, sxtw
  40e0e0:	ldurb	w0, [x0, #-1]
  40e0e4:	bl	403780 <clear@@Base+0x2c0>
  40e0e8:	cbnz	w0, 40e024 <clear@@Base+0xab64>
  40e0ec:	ldr	x0, [x20, #16]
  40e0f0:	ldrsw	x1, [x20, #24]
  40e0f4:	add	x0, x0, x1
  40e0f8:	ldurb	w0, [x0, #-1]
  40e0fc:	bl	40de28 <clear@@Base+0xa968>
  40e100:	add	w19, w19, w0
  40e104:	b	40e024 <clear@@Base+0xab64>
  40e108:	stp	x29, x30, [sp, #-16]!
  40e10c:	adrp	x2, 437000 <PC+0x7b8>
  40e110:	and	w1, w0, #0xff
  40e114:	mov	x29, sp
  40e118:	ldr	x0, [x2, #2144]
  40e11c:	bl	401aa0 <strchr@plt>
  40e120:	cmp	x0, #0x0
  40e124:	cset	w0, ne  // ne = any
  40e128:	ldp	x29, x30, [sp], #16
  40e12c:	ret
  40e130:	adrp	x0, 43b000 <PC+0x47b8>
  40e134:	ldr	w0, [x0, #600]
  40e138:	cmp	w0, #0x2
  40e13c:	b.ne	40e1b8 <clear@@Base+0xacf8>  // b.any
  40e140:	stp	x29, x30, [sp, #-16]!
  40e144:	mov	x0, #0x6d                  	// #109
  40e148:	mov	x29, sp
  40e14c:	bl	40e108 <clear@@Base+0xac48>
  40e150:	cbz	w0, 40e1b0 <clear@@Base+0xacf0>
  40e154:	adrp	x8, 437000 <PC+0x7b8>
  40e158:	add	x8, x8, #0x840
  40e15c:	adrp	x3, 41b000 <winch@@Base+0x4c78>
  40e160:	add	x3, x3, #0x8d8
  40e164:	mov	w1, #0x5b                  	// #91
  40e168:	mov	w2, #0x1b                  	// #27
  40e16c:	ldp	x5, x4, [x8, #8]
  40e170:	mov	w6, #0x10                  	// #16
  40e174:	ldr	w7, [x8, #24]
  40e178:	add	w0, w7, #0x1
  40e17c:	sub	x3, x3, w7, sxtw
  40e180:	sxtw	x0, w0
  40e184:	sub	x5, x5, #0x1
  40e188:	sub	x4, x4, #0x1
  40e18c:	b	40e194 <clear@@Base+0xacd4>
  40e190:	ldrb	w1, [x3, x0]
  40e194:	strb	w2, [x5, x0]
  40e198:	mov	w7, w0
  40e19c:	strb	w6, [x4, x0]
  40e1a0:	mov	w2, w1
  40e1a4:	add	x0, x0, #0x1
  40e1a8:	cbnz	w1, 40e190 <clear@@Base+0xacd0>
  40e1ac:	str	w7, [x8, #24]
  40e1b0:	ldp	x29, x30, [sp], #16
  40e1b4:	ret
  40e1b8:	ret
  40e1bc:	nop
  40e1c0:	stp	x29, x30, [sp, #-32]!
  40e1c4:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  40e1c8:	add	x0, x0, #0x8e0
  40e1cc:	mov	x29, sp
  40e1d0:	stp	x19, x20, [sp, #16]
  40e1d4:	adrp	x20, 437000 <PC+0x7b8>
  40e1d8:	add	x19, x20, #0x840
  40e1dc:	bl	40a208 <clear@@Base+0x6d48>
  40e1e0:	str	x0, [x19, #32]
  40e1e4:	bl	40a288 <clear@@Base+0x6dc8>
  40e1e8:	cbz	w0, 40e1f8 <clear@@Base+0xad38>
  40e1ec:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  40e1f0:	add	x0, x0, #0x8f8
  40e1f4:	str	x0, [x19, #32]
  40e1f8:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  40e1fc:	add	x0, x0, #0x900
  40e200:	bl	40a208 <clear@@Base+0x6d48>
  40e204:	str	x0, [x19, #40]
  40e208:	bl	40a288 <clear@@Base+0x6dc8>
  40e20c:	cbz	w0, 40e21c <clear@@Base+0xad5c>
  40e210:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  40e214:	add	x0, x0, #0x918
  40e218:	str	x0, [x19, #40]
  40e21c:	mov	w1, #0x1                   	// #1
  40e220:	mov	w0, #0x400                 	// #1024
  40e224:	bl	4021e8 <setlocale@plt+0x5c8>
  40e228:	mov	x2, x0
  40e22c:	mov	w1, #0x1                   	// #1
  40e230:	mov	w0, #0x400                 	// #1024
  40e234:	str	x2, [x19, #8]
  40e238:	bl	4021e8 <setlocale@plt+0x5c8>
  40e23c:	str	x0, [x19, #16]
  40e240:	mov	w1, #0x400                 	// #1024
  40e244:	str	w1, [x20, #2112]
  40e248:	ldp	x19, x20, [sp, #16]
  40e24c:	ldp	x29, x30, [sp], #32
  40e250:	ret
  40e254:	nop
  40e258:	cmp	x0, #0x7f
  40e25c:	cset	w0, ls  // ls = plast
  40e260:	ret
  40e264:	nop
  40e268:	adrp	x2, 43b000 <PC+0x47b8>
  40e26c:	adrp	x0, 437000 <PC+0x7b8>
  40e270:	add	x0, x0, #0x840
  40e274:	mov	w1, #0x2                   	// #2
  40e278:	ldr	w2, [x2, #528]
  40e27c:	cmp	w2, #0x0
  40e280:	str	wzr, [x0, #24]
  40e284:	csel	w1, w1, wzr, ne  // ne = any
  40e288:	stp	wzr, wzr, [x0, #48]
  40e28c:	stp	wzr, wzr, [x0, #56]
  40e290:	stp	wzr, wzr, [x0, #64]
  40e294:	stp	wzr, wzr, [x0, #72]
  40e298:	str	xzr, [x0, #80]
  40e29c:	str	w1, [x0, #88]
  40e2a0:	ret
  40e2a4:	nop
  40e2a8:	stp	x29, x30, [sp, #-80]!
  40e2ac:	mov	x29, sp
  40e2b0:	stp	x21, x22, [sp, #32]
  40e2b4:	adrp	x21, 43b000 <PC+0x47b8>
  40e2b8:	ldr	w1, [x21, #508]
  40e2bc:	stp	x19, x20, [sp, #16]
  40e2c0:	mov	x20, x0
  40e2c4:	cmp	w1, #0x2
  40e2c8:	b.eq	40e48c <clear@@Base+0xafcc>  // b.none
  40e2cc:	adrp	x0, 43b000 <PC+0x47b8>
  40e2d0:	ldr	w0, [x0, #528]
  40e2d4:	cbnz	w0, 40e348 <clear@@Base+0xae88>
  40e2d8:	adrp	x19, 437000 <PC+0x7b8>
  40e2dc:	add	x19, x19, #0x840
  40e2e0:	ldr	w8, [x19, #48]
  40e2e4:	ldr	w7, [x19, #88]
  40e2e8:	cmp	w8, w7
  40e2ec:	b.ge	40e338 <clear@@Base+0xae78>  // b.tcont
  40e2f0:	ldr	w6, [x19, #24]
  40e2f4:	sub	w2, w7, #0x1
  40e2f8:	ldp	x4, x3, [x19, #8]
  40e2fc:	sub	w2, w2, w8
  40e300:	sxtw	x1, w6
  40e304:	mov	w5, #0x20                  	// #32
  40e308:	add	x0, x1, #0x1
  40e30c:	add	x2, x2, x0
  40e310:	strb	w5, [x4, x1]
  40e314:	cmp	x0, x2
  40e318:	strb	wzr, [x3, x1]
  40e31c:	mov	x1, x0
  40e320:	add	x0, x0, #0x1
  40e324:	b.ne	40e310 <clear@@Base+0xae50>  // b.any
  40e328:	add	w6, w6, w7
  40e32c:	str	w7, [x19, #48]
  40e330:	sub	w6, w6, w8
  40e334:	str	w6, [x19, #24]
  40e338:	ldp	x19, x20, [sp, #16]
  40e33c:	ldp	x21, x22, [sp, #32]
  40e340:	ldp	x29, x30, [sp], #80
  40e344:	ret
  40e348:	mov	x22, #0x0                   	// #0
  40e34c:	mov	x0, x20
  40e350:	bl	410c18 <clear@@Base+0xd758>
  40e354:	mov	w6, #0x40                  	// #64
  40e358:	ands	w0, w0, #0xff
  40e35c:	b.eq	40e4ac <clear@@Base+0xafec>  // b.none
  40e360:	adrp	x19, 437000 <PC+0x7b8>
  40e364:	add	x19, x19, #0x840
  40e368:	mov	w8, #0x20                  	// #32
  40e36c:	ldp	x5, x3, [x19, #8]
  40e370:	ldr	w1, [x19, #24]
  40e374:	ldr	w2, [x19, #48]
  40e378:	add	w4, w1, #0x1
  40e37c:	add	w7, w1, #0x2
  40e380:	str	w7, [x19, #24]
  40e384:	strb	w0, [x5, w1, sxtw]
  40e388:	strb	w6, [x3, w1, sxtw]
  40e38c:	add	w1, w2, #0x2
  40e390:	strb	w8, [x5, w4, sxtw]
  40e394:	strb	wzr, [x3, w4, sxtw]
  40e398:	str	w1, [x19, #48]
  40e39c:	ldr	w0, [x21, #508]
  40e3a0:	cmp	w0, #0x2
  40e3a4:	b.ne	40e2e0 <clear@@Base+0xae20>  // b.any
  40e3a8:	add	x20, sp, #0x38
  40e3ac:	mov	x0, x22
  40e3b0:	mov	x1, x20
  40e3b4:	bl	4131d8 <clear@@Base+0xfd18>
  40e3b8:	mov	x0, x20
  40e3bc:	bl	4017b0 <strlen@plt>
  40e3c0:	cmp	x0, #0x6
  40e3c4:	b.hi	40e4e0 <clear@@Base+0xb020>  // b.pmore
  40e3c8:	ldr	w10, [x19, #24]
  40e3cc:	mov	w6, #0x7                   	// #7
  40e3d0:	ldp	x5, x4, [x19, #8]
  40e3d4:	sub	w8, w6, w0
  40e3d8:	sxtw	x3, w10
  40e3dc:	sub	w1, w8, #0x1
  40e3e0:	add	x2, x3, #0x1
  40e3e4:	ldr	w6, [x19, #48]
  40e3e8:	add	x1, x2, x1
  40e3ec:	mov	w7, #0x20                  	// #32
  40e3f0:	strb	w7, [x5, x3]
  40e3f4:	cmp	x2, x1
  40e3f8:	strb	wzr, [x4, x3]
  40e3fc:	mov	x3, x2
  40e400:	add	x2, x2, #0x1
  40e404:	b.ne	40e3f0 <clear@@Base+0xaf30>  // b.any
  40e408:	add	w10, w10, w8
  40e40c:	add	w6, w6, w8
  40e410:	mov	w7, #0x8                   	// #8
  40e414:	str	w10, [x19, #24]
  40e418:	str	w6, [x19, #48]
  40e41c:	cbz	x0, 40e460 <clear@@Base+0xafa0>
  40e420:	sub	w3, w0, #0x1
  40e424:	sxtw	x1, w10
  40e428:	add	x3, x3, #0x1
  40e42c:	mov	x2, x1
  40e430:	sub	x8, x20, x1
  40e434:	add	x3, x3, x1
  40e438:	mov	w9, #0x2                   	// #2
  40e43c:	nop
  40e440:	ldrb	w1, [x8, x2]
  40e444:	strb	w1, [x5, x2]
  40e448:	strb	w9, [x4, x2]
  40e44c:	add	x2, x2, #0x1
  40e450:	cmp	x2, x3
  40e454:	b.ne	40e440 <clear@@Base+0xaf80>  // b.any
  40e458:	add	w10, w10, w0
  40e45c:	add	w6, w6, w0
  40e460:	ldr	w0, [x19, #88]
  40e464:	mov	w1, #0x20                  	// #32
  40e468:	strb	w1, [x5, w10, sxtw]
  40e46c:	add	w8, w6, #0x1
  40e470:	add	w7, w7, w0
  40e474:	add	w0, w10, #0x1
  40e478:	strb	wzr, [x4, w10, sxtw]
  40e47c:	str	w0, [x19, #24]
  40e480:	str	w8, [x19, #48]
  40e484:	str	w7, [x19, #88]
  40e488:	b	40e2e8 <clear@@Base+0xae28>
  40e48c:	bl	410098 <clear@@Base+0xcbd8>
  40e490:	mov	x22, x0
  40e494:	adrp	x1, 43b000 <PC+0x47b8>
  40e498:	adrp	x19, 437000 <PC+0x7b8>
  40e49c:	add	x19, x19, #0x840
  40e4a0:	ldr	w0, [x1, #528]
  40e4a4:	cbz	w0, 40e39c <clear@@Base+0xaedc>
  40e4a8:	b	40e34c <clear@@Base+0xae8c>
  40e4ac:	adrp	x1, 433000 <winch@@Base+0x1cc78>
  40e4b0:	mov	w6, #0x0                   	// #0
  40e4b4:	mov	w0, #0x20                  	// #32
  40e4b8:	ldr	x1, [x1, #616]
  40e4bc:	cmp	x1, x20
  40e4c0:	ccmn	x1, #0x1, #0x4, le
  40e4c4:	b.eq	40e360 <clear@@Base+0xaea0>  // b.none
  40e4c8:	adrp	x1, 433000 <winch@@Base+0x1cc78>
  40e4cc:	mov	w6, #0x40                  	// #64
  40e4d0:	ldr	x1, [x1, #608]
  40e4d4:	cmp	x1, x20
  40e4d8:	csel	w6, wzr, w6, lt  // lt = tstop
  40e4dc:	b	40e360 <clear@@Base+0xaea0>
  40e4e0:	ldr	w10, [x19, #24]
  40e4e4:	add	w7, w0, #0x1
  40e4e8:	ldr	w6, [x19, #48]
  40e4ec:	ldp	x5, x4, [x19, #8]
  40e4f0:	b	40e41c <clear@@Base+0xaf5c>
  40e4f4:	nop
  40e4f8:	cmp	x0, #0x7f
  40e4fc:	b.hi	40e504 <clear@@Base+0xb044>  // b.pmore
  40e500:	b	40e108 <clear@@Base+0xac48>
  40e504:	mov	w0, #0x0                   	// #0
  40e508:	ret
  40e50c:	nop
  40e510:	cmp	x0, #0x7f
  40e514:	b.hi	40e55c <clear@@Base+0xb09c>  // b.pmore
  40e518:	stp	x29, x30, [sp, #-32]!
  40e51c:	mov	x29, sp
  40e520:	str	x19, [sp, #16]
  40e524:	mov	x19, x0
  40e528:	bl	40e108 <clear@@Base+0xac48>
  40e52c:	mov	w1, w0
  40e530:	mov	w0, #0x0                   	// #0
  40e534:	cbnz	w1, 40e550 <clear@@Base+0xb090>
  40e538:	adrp	x0, 437000 <PC+0x7b8>
  40e53c:	mov	w1, w19
  40e540:	ldr	x0, [x0, #2152]
  40e544:	bl	401aa0 <strchr@plt>
  40e548:	cmp	x0, #0x0
  40e54c:	cset	w0, ne  // ne = any
  40e550:	ldr	x19, [sp, #16]
  40e554:	ldp	x29, x30, [sp], #32
  40e558:	ret
  40e55c:	mov	w0, #0x0                   	// #0
  40e560:	ret
  40e564:	nop
  40e568:	stp	x29, x30, [sp, #-128]!
  40e56c:	adrp	x3, 437000 <PC+0x7b8>
  40e570:	mov	x29, sp
  40e574:	stp	x25, x26, [sp, #64]
  40e578:	add	x26, x3, #0x840
  40e57c:	stp	x19, x20, [sp, #16]
  40e580:	ldr	w1, [x26, #24]
  40e584:	ldr	w20, [x26, #88]
  40e588:	ldr	w9, [x26, #48]
  40e58c:	sub	w4, w1, w20
  40e590:	stp	x23, x24, [sp, #48]
  40e594:	sub	w23, w9, w20
  40e598:	cmp	w23, w4
  40e59c:	stp	x27, x28, [sp, #80]
  40e5a0:	csel	w23, w23, w4, le
  40e5a4:	cmp	w23, w0
  40e5a8:	str	xzr, [sp, #104]
  40e5ac:	csel	w23, w23, w0, le
  40e5b0:	mov	w28, #0x0                   	// #0
  40e5b4:	tbnz	w23, #31, 40e958 <clear@@Base+0xb498>
  40e5b8:	mov	w19, w20
  40e5bc:	adrp	x27, 43b000 <PC+0x47b8>
  40e5c0:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  40e5c4:	add	x2, x27, #0x258
  40e5c8:	add	x0, x0, #0xee8
  40e5cc:	stp	x21, x22, [sp, #32]
  40e5d0:	stp	x2, x0, [sp, #112]
  40e5d4:	nop
  40e5d8:	cmp	w19, w1
  40e5dc:	b.ge	40e8d8 <clear@@Base+0xb418>  // b.tcont
  40e5e0:	ldr	x0, [sp, #112]
  40e5e4:	sxtw	x22, w19
  40e5e8:	ldr	x24, [x26, #8]
  40e5ec:	ldr	w4, [x0]
  40e5f0:	ldrb	w0, [x24, w19, sxtw]
  40e5f4:	cmp	w4, #0x2
  40e5f8:	b.eq	40e700 <clear@@Base+0xb240>  // b.none
  40e5fc:	tbnz	w0, #7, 40e7e8 <clear@@Base+0xb328>
  40e600:	cmp	w0, #0x8
  40e604:	sub	w24, w23, w28
  40e608:	add	w21, w19, #0x1
  40e60c:	b.ne	40e7fc <clear@@Base+0xb33c>  // b.any
  40e610:	ldr	x0, [sp, #120]
  40e614:	ldr	w0, [x0]
  40e618:	cbnz	w0, 40e868 <clear@@Base+0xb3a8>
  40e61c:	ldr	x5, [x26, #16]
  40e620:	str	xzr, [sp, #104]
  40e624:	mov	w27, #0xffffffff            	// #-1
  40e628:	ldrb	w0, [x5, x22]
  40e62c:	cmp	w20, #0x0
  40e630:	mov	w25, #0x0                   	// #0
  40e634:	b.le	40e640 <clear@@Base+0xb180>
  40e638:	add	x6, x5, w20, sxtw
  40e63c:	ldurb	w25, [x6, #-1]
  40e640:	str	w25, [sp, #100]
  40e644:	cmp	w21, w1
  40e648:	b.ge	40e654 <clear@@Base+0xb194>  // b.tcont
  40e64c:	ldrb	w1, [x5, w21, sxtw]
  40e650:	str	w1, [sp, #100]
  40e654:	mov	w1, w25
  40e658:	bl	403780 <clear@@Base+0x2c0>
  40e65c:	cbz	w0, 40e77c <clear@@Base+0xb2bc>
  40e660:	ldr	w1, [x26, #24]
  40e664:	cmp	w27, w24
  40e668:	b.gt	40e680 <clear@@Base+0xb1c0>
  40e66c:	adds	w28, w28, w27
  40e670:	mov	w19, w21
  40e674:	csel	w28, w28, wzr, pl  // pl = nfrst
  40e678:	cmp	w23, w28
  40e67c:	b.ge	40e5d8 <clear@@Base+0xb118>  // b.tcont
  40e680:	ldp	x21, x22, [sp, #32]
  40e684:	ldr	w9, [x26, #48]
  40e688:	sub	w9, w9, w28
  40e68c:	cmp	w19, w1
  40e690:	b.ge	40e6d4 <clear@@Base+0xb214>  // b.tcont
  40e694:	ldp	x7, x6, [x26, #8]
  40e698:	sxtw	x0, w19
  40e69c:	sxtw	x5, w20
  40e6a0:	sub	x5, x5, x0
  40e6a4:	add	x8, x7, x5
  40e6a8:	add	x5, x6, x5
  40e6ac:	nop
  40e6b0:	ldrb	w4, [x7, x0]
  40e6b4:	strb	w4, [x8, x0]
  40e6b8:	ldrb	w4, [x6, x0]
  40e6bc:	strb	w4, [x5, x0]
  40e6c0:	add	x0, x0, #0x1
  40e6c4:	cmp	w1, w0
  40e6c8:	b.gt	40e6b0 <clear@@Base+0xb1f0>
  40e6cc:	add	w20, w1, w20
  40e6d0:	sub	w20, w20, w19
  40e6d4:	ldr	w0, [x26, #60]
  40e6d8:	str	w20, [x26, #24]
  40e6dc:	add	w2, w0, w28
  40e6e0:	str	w9, [x26, #48]
  40e6e4:	str	w2, [x26, #60]
  40e6e8:	ldp	x19, x20, [sp, #16]
  40e6ec:	ldp	x23, x24, [sp, #48]
  40e6f0:	ldp	x25, x26, [sp, #64]
  40e6f4:	ldp	x27, x28, [sp, #80]
  40e6f8:	ldp	x29, x30, [sp], #128
  40e6fc:	ret
  40e700:	and	w4, w0, #0x7f
  40e704:	cmp	w4, #0x1b
  40e708:	b.ne	40e5fc <clear@@Base+0xb13c>  // b.any
  40e70c:	ldr	x25, [x26, #16]
  40e710:	strb	w0, [x24, w20, sxtw]
  40e714:	add	w19, w19, #0x1
  40e718:	add	w0, w20, #0x1
  40e71c:	ldrb	w4, [x25, x22]
  40e720:	sxtw	x21, w19
  40e724:	sxtw	x22, w0
  40e728:	strb	w4, [x25, w20, sxtw]
  40e72c:	b	40e768 <clear@@Base+0xb2a8>
  40e730:	ldrb	w0, [x24, x21]
  40e734:	cbz	w0, 40e678 <clear@@Base+0xb1b8>
  40e738:	strb	w0, [x24, x22]
  40e73c:	add	w20, w20, #0x1
  40e740:	str	w1, [sp, #100]
  40e744:	add	w19, w19, #0x1
  40e748:	ldrb	w0, [x25, x21]
  40e74c:	strb	w0, [x25, x22]
  40e750:	add	x22, x22, #0x1
  40e754:	ldrb	w0, [x24, x21]
  40e758:	add	x21, x21, #0x1
  40e75c:	bl	40e510 <clear@@Base+0xb050>
  40e760:	ldr	w1, [sp, #100]
  40e764:	cbz	w0, 40e678 <clear@@Base+0xb1b8>
  40e768:	cmp	w1, w21
  40e76c:	mov	w19, w21
  40e770:	mov	w20, w22
  40e774:	b.gt	40e730 <clear@@Base+0xb270>
  40e778:	b	40e678 <clear@@Base+0xb1b8>
  40e77c:	ldr	x0, [x26, #16]
  40e780:	ldr	w1, [sp, #100]
  40e784:	ldrb	w0, [x0, x22]
  40e788:	bl	403780 <clear@@Base+0x2c0>
  40e78c:	cbnz	w0, 40e660 <clear@@Base+0xb1a0>
  40e790:	ldr	x0, [x26, #16]
  40e794:	ldrb	w0, [x0, x22]
  40e798:	bl	40de80 <clear@@Base+0xa9c0>
  40e79c:	add	w27, w27, w0
  40e7a0:	ldr	w1, [x26, #24]
  40e7a4:	cmp	w1, w21
  40e7a8:	b.gt	40e8c4 <clear@@Base+0xb404>
  40e7ac:	ldr	w1, [sp, #100]
  40e7b0:	mov	w0, w25
  40e7b4:	bl	403780 <clear@@Base+0x2c0>
  40e7b8:	cbz	w0, 40e660 <clear@@Base+0xb1a0>
  40e7bc:	mov	w0, w25
  40e7c0:	bl	40de28 <clear@@Base+0xa968>
  40e7c4:	ldr	w1, [x26, #24]
  40e7c8:	add	w27, w27, w0
  40e7cc:	cmp	w1, w21
  40e7d0:	b.le	40e664 <clear@@Base+0xb1a4>
  40e7d4:	ldr	w0, [sp, #100]
  40e7d8:	bl	40de80 <clear@@Base+0xa9c0>
  40e7dc:	add	w27, w27, w0
  40e7e0:	ldr	w1, [x26, #24]
  40e7e4:	b	40e664 <clear@@Base+0xb1a4>
  40e7e8:	ldr	x1, [sp, #120]
  40e7ec:	sub	w24, w23, w28
  40e7f0:	add	w21, w19, #0x1
  40e7f4:	ldr	w1, [x1]
  40e7f8:	cbnz	w1, 40e820 <clear@@Base+0xb360>
  40e7fc:	and	x0, x0, #0xff
  40e800:	bl	404ed0 <clear@@Base+0x1a10>
  40e804:	ldr	x5, [x26, #16]
  40e808:	str	xzr, [sp, #104]
  40e80c:	cmp	w0, #0x0
  40e810:	ldr	w1, [x26, #24]
  40e814:	cset	w27, eq  // eq = none
  40e818:	ldrb	w0, [x5, x22]
  40e81c:	b	40e62c <clear@@Base+0xb16c>
  40e820:	bl	404fc0 <clear@@Base+0x1b00>
  40e824:	add	w21, w0, w19
  40e828:	ldr	w1, [x26, #24]
  40e82c:	cmp	w21, w1
  40e830:	b.gt	40e680 <clear@@Base+0xb1c0>
  40e834:	ldr	x0, [x26, #8]
  40e838:	add	x0, x0, x22
  40e83c:	bl	405140 <clear@@Base+0x1c80>
  40e840:	mov	x25, x0
  40e844:	bl	4054d0 <clear@@Base+0x2010>
  40e848:	mov	w27, w0
  40e84c:	cbz	w0, 40e8a0 <clear@@Base+0xb3e0>
  40e850:	ldr	x5, [x26, #16]
  40e854:	str	x25, [sp, #104]
  40e858:	ldr	w1, [x26, #24]
  40e85c:	mov	w27, #0x0                   	// #0
  40e860:	ldrb	w0, [x5, x22]
  40e864:	b	40e62c <clear@@Base+0xb16c>
  40e868:	ldr	x0, [sp, #104]
  40e86c:	bl	405820 <clear@@Base+0x2360>
  40e870:	ldr	x5, [x26, #16]
  40e874:	cbz	w0, 40e88c <clear@@Base+0xb3cc>
  40e878:	str	xzr, [sp, #104]
  40e87c:	mov	w27, #0xfffffffe            	// #-2
  40e880:	ldr	w1, [x26, #24]
  40e884:	ldrb	w0, [x5, x22]
  40e888:	b	40e62c <clear@@Base+0xb16c>
  40e88c:	str	xzr, [sp, #104]
  40e890:	mov	w27, #0xffffffff            	// #-1
  40e894:	ldr	w1, [x26, #24]
  40e898:	ldrb	w0, [x5, x22]
  40e89c:	b	40e62c <clear@@Base+0xb16c>
  40e8a0:	ldr	x0, [sp, #104]
  40e8a4:	mov	x1, x25
  40e8a8:	bl	405898 <clear@@Base+0x23d8>
  40e8ac:	cbz	w0, 40e8e8 <clear@@Base+0xb428>
  40e8b0:	ldr	x5, [x26, #16]
  40e8b4:	str	x25, [sp, #104]
  40e8b8:	ldr	w1, [x26, #24]
  40e8bc:	ldrb	w0, [x5, x22]
  40e8c0:	b	40e62c <clear@@Base+0xb16c>
  40e8c4:	ldr	x0, [x26, #16]
  40e8c8:	ldrb	w0, [x0, x22]
  40e8cc:	bl	40de28 <clear@@Base+0xa968>
  40e8d0:	add	w27, w27, w0
  40e8d4:	b	40e7ac <clear@@Base+0xb2ec>
  40e8d8:	ldr	w9, [x26, #48]
  40e8dc:	ldp	x21, x22, [sp, #32]
  40e8e0:	sub	w9, w9, w28
  40e8e4:	b	40e6d4 <clear@@Base+0xb214>
  40e8e8:	mov	x0, x25
  40e8ec:	bl	405820 <clear@@Base+0x2360>
  40e8f0:	ldr	x5, [x26, #16]
  40e8f4:	cbnz	w0, 40e90c <clear@@Base+0xb44c>
  40e8f8:	str	x25, [sp, #104]
  40e8fc:	mov	w27, #0x1                   	// #1
  40e900:	ldr	w1, [x26, #24]
  40e904:	ldrb	w0, [x5, x22]
  40e908:	b	40e62c <clear@@Base+0xb16c>
  40e90c:	ldrb	w0, [x5, x22]
  40e910:	cmp	w24, #0x1
  40e914:	b.eq	40e928 <clear@@Base+0xb468>  // b.none
  40e918:	ldr	w1, [x26, #24]
  40e91c:	mov	w27, #0x2                   	// #2
  40e920:	str	x25, [sp, #104]
  40e924:	b	40e62c <clear@@Base+0xb16c>
  40e928:	ldr	x4, [x26, #8]
  40e92c:	sxtw	x1, w20
  40e930:	strb	w0, [x5, w20, sxtw]
  40e934:	mov	x2, #0x20                  	// #32
  40e938:	mov	w0, #0x20                  	// #32
  40e93c:	add	w28, w28, #0x1
  40e940:	mov	w19, w21
  40e944:	add	w20, w20, #0x1
  40e948:	strb	w0, [x4, x1]
  40e94c:	ldr	w1, [x26, #24]
  40e950:	str	x2, [sp, #104]
  40e954:	b	40e678 <clear@@Base+0xb1b8>
  40e958:	mov	w19, w20
  40e95c:	b	40e68c <clear@@Base+0xb1cc>
  40e960:	adrp	x0, 437000 <PC+0x7b8>
  40e964:	ldr	w0, [x0, #2160]
  40e968:	b	40e568 <clear@@Base+0xb0a8>
  40e96c:	nop
  40e970:	stp	x29, x30, [sp, #-96]!
  40e974:	mov	x29, sp
  40e978:	stp	x19, x20, [sp, #16]
  40e97c:	mov	w19, w1
  40e980:	stp	x21, x22, [sp, #32]
  40e984:	mov	x22, x0
  40e988:	mov	x21, x2
  40e98c:	stp	x23, x24, [sp, #48]
  40e990:	ands	w0, w1, #0x3
  40e994:	adrp	x24, 437000 <PC+0x7b8>
  40e998:	stp	x25, x26, [sp, #64]
  40e99c:	mov	x23, x3
  40e9a0:	add	x20, x24, #0x840
  40e9a4:	b.eq	40e9ac <clear@@Base+0xb4ec>  // b.none
  40e9a8:	str	w0, [x20, #68]
  40e9ac:	add	x3, sp, #0x58
  40e9b0:	add	x1, x23, #0x1
  40e9b4:	mov	x0, x23
  40e9b8:	mov	w2, #0x0                   	// #0
  40e9bc:	bl	415990 <error@@Base+0x24f8>
  40e9c0:	cbz	w0, 40e9e4 <clear@@Base+0xb524>
  40e9c4:	cmp	w19, #0x10
  40e9c8:	b.eq	40e9e4 <clear@@Base+0xb524>  // b.none
  40e9cc:	adrp	x1, 43b000 <PC+0x47b8>
  40e9d0:	ldr	x0, [x1, #480]
  40e9d4:	cmp	x0, x23
  40e9d8:	ccmn	x0, #0x1, #0x4, lt  // lt = tstop
  40e9dc:	b.ne	40ebcc <clear@@Base+0xb70c>  // b.any
  40e9e0:	orr	w19, w19, #0x40
  40e9e4:	adrp	x23, 43b000 <PC+0x47b8>
  40e9e8:	ldrsw	x3, [x20, #24]
  40e9ec:	ldr	x2, [x20, #8]
  40e9f0:	ldr	w0, [x23, #600]
  40e9f4:	add	x3, x2, x3
  40e9f8:	cmp	w0, #0x2
  40e9fc:	b.eq	40eb6c <clear@@Base+0xb6ac>  // b.none
  40ea00:	mov	w1, #0xffffffff            	// #-1
  40ea04:	add	x0, sp, #0x58
  40ea08:	str	x3, [sp, #88]
  40ea0c:	bl	4053d8 <clear@@Base+0x1f18>
  40ea10:	mov	w1, w19
  40ea14:	mov	x2, x0
  40ea18:	mov	x0, x22
  40ea1c:	bl	40dfb8 <clear@@Base+0xaaf8>
  40ea20:	mov	w25, w0
  40ea24:	ldr	w0, [x23, #600]
  40ea28:	cmp	w0, #0x1
  40ea2c:	b.ne	40eb38 <clear@@Base+0xb678>  // b.any
  40ea30:	cbz	x21, 40eae4 <clear@@Base+0xb624>
  40ea34:	ldrb	w0, [x21]
  40ea38:	bl	404fc0 <clear@@Base+0x1b00>
  40ea3c:	ldr	w22, [x20, #24]
  40ea40:	mov	w23, w0
  40ea44:	ldr	w0, [x24, #2112]
  40ea48:	add	w1, w22, w23
  40ea4c:	sub	w0, w0, #0x6
  40ea50:	cmp	w1, w0
  40ea54:	b.ge	40eb08 <clear@@Base+0xb648>  // b.tcont
  40ea58:	ldr	w0, [x20, #48]
  40ea5c:	cmp	w25, #0x0
  40ea60:	ldr	w1, [x20, #56]
  40ea64:	ccmp	w0, w1, #0x4, gt
  40ea68:	b.gt	40eb64 <clear@@Base+0xb6a4>
  40ea6c:	cmp	w23, #0x0
  40ea70:	sub	w23, w23, #0x1
  40ea74:	b.le	40eabc <clear@@Base+0xb5fc>
  40ea78:	ldp	x5, x3, [x20, #8]
  40ea7c:	sxtw	x2, w22
  40ea80:	and	w19, w19, #0xff
  40ea84:	mov	w6, w23
  40ea88:	mov	x1, #0x0                   	// #0
  40ea8c:	add	x5, x5, x2
  40ea90:	add	x2, x3, x2
  40ea94:	nop
  40ea98:	ldrb	w4, [x21, x1]
  40ea9c:	cmp	x6, x1
  40eaa0:	strb	w4, [x5, x1]
  40eaa4:	strb	w19, [x2, x1]
  40eaa8:	add	x1, x1, #0x1
  40eaac:	b.ne	40ea98 <clear@@Base+0xb5d8>  // b.any
  40eab0:	add	w22, w22, #0x1
  40eab4:	add	w23, w22, w23
  40eab8:	str	w23, [x20, #24]
  40eabc:	add	w25, w0, w25
  40eac0:	mov	w26, #0x0                   	// #0
  40eac4:	str	w25, [x20, #48]
  40eac8:	mov	w0, w26
  40eacc:	ldp	x19, x20, [sp, #16]
  40ead0:	ldp	x21, x22, [sp, #32]
  40ead4:	ldp	x23, x24, [sp, #48]
  40ead8:	ldp	x25, x26, [sp, #64]
  40eadc:	ldp	x29, x30, [sp], #96
  40eae0:	ret
  40eae4:	ldr	w0, [x24, #2112]
  40eae8:	mov	w23, #0x1                   	// #1
  40eaec:	strb	w22, [sp, #88]
  40eaf0:	add	x21, sp, #0x58
  40eaf4:	ldr	w22, [x20, #24]
  40eaf8:	sub	w0, w0, #0x6
  40eafc:	add	w1, w22, w23
  40eb00:	cmp	w1, w0
  40eb04:	b.lt	40ea58 <clear@@Base+0xb598>  // b.tstop
  40eb08:	bl	40ded8 <clear@@Base+0xaa18>
  40eb0c:	cbz	w0, 40ea58 <clear@@Base+0xb598>
  40eb10:	mov	w26, #0x1                   	// #1
  40eb14:	mov	w0, w26
  40eb18:	ldp	x19, x20, [sp, #16]
  40eb1c:	ldp	x21, x22, [sp, #32]
  40eb20:	ldp	x23, x24, [sp, #48]
  40eb24:	ldp	x25, x26, [sp, #64]
  40eb28:	ldp	x29, x30, [sp], #96
  40eb2c:	ret
  40eb30:	mov	w25, #0x0                   	// #0
  40eb34:	mov	w19, #0x10                  	// #16
  40eb38:	ldr	w23, [x20, #48]
  40eb3c:	mov	w0, w19
  40eb40:	bl	40de28 <clear@@Base+0xa968>
  40eb44:	adrp	x1, 43b000 <PC+0x47b8>
  40eb48:	add	w23, w25, w23
  40eb4c:	add	w23, w23, w0
  40eb50:	ldr	w0, [x1, #396]
  40eb54:	cmp	w23, w0
  40eb58:	b.gt	40eb10 <clear@@Base+0xb650>
  40eb5c:	cbnz	x21, 40ea34 <clear@@Base+0xb574>
  40eb60:	b	40eae4 <clear@@Base+0xb624>
  40eb64:	stp	w22, w0, [x20, #52]
  40eb68:	b	40ea6c <clear@@Base+0xb5ac>
  40eb6c:	str	x3, [sp, #88]
  40eb70:	b	40eb94 <clear@@Base+0xb6d4>
  40eb74:	bl	4053d8 <clear@@Base+0x1f18>
  40eb78:	and	x1, x0, #0xffffffffffffff7f
  40eb7c:	cmp	x1, #0x1b
  40eb80:	b.eq	40ebd8 <clear@@Base+0xb718>  // b.none
  40eb84:	bl	40e510 <clear@@Base+0xb050>
  40eb88:	cbz	w0, 40eba4 <clear@@Base+0xb6e4>
  40eb8c:	ldr	x2, [x20, #8]
  40eb90:	ldr	x3, [sp, #88]
  40eb94:	add	x0, sp, #0x58
  40eb98:	cmp	x2, x3
  40eb9c:	mov	w1, #0xffffffff            	// #-1
  40eba0:	b.cc	40eb74 <clear@@Base+0xb6b4>  // b.lo, b.ul, b.last
  40eba4:	ldr	w0, [x23, #600]
  40eba8:	cmp	w0, #0x2
  40ebac:	b.ne	40ebbc <clear@@Base+0xb6fc>  // b.any
  40ebb0:	and	x0, x22, #0xffffffffffffff7f
  40ebb4:	cmp	x0, #0x1b
  40ebb8:	b.eq	40eb30 <clear@@Base+0xb670>  // b.none
  40ebbc:	ldr	x2, [x20, #8]
  40ebc0:	ldrsw	x3, [x20, #24]
  40ebc4:	add	x3, x2, x3
  40ebc8:	b	40ea00 <clear@@Base+0xb540>
  40ebcc:	orr	w19, w19, #0x40
  40ebd0:	str	x23, [x1, #480]
  40ebd4:	b	40e9e4 <clear@@Base+0xb524>
  40ebd8:	cmp	x22, #0x7f
  40ebdc:	b.hi	40ebec <clear@@Base+0xb72c>  // b.pmore
  40ebe0:	mov	x0, x22
  40ebe4:	bl	40e108 <clear@@Base+0xac48>
  40ebe8:	cbnz	w0, 40ec4c <clear@@Base+0xb78c>
  40ebec:	mov	x0, x22
  40ebf0:	mov	w25, #0x0                   	// #0
  40ebf4:	bl	40e510 <clear@@Base+0xb050>
  40ebf8:	mov	w19, #0x10                  	// #16
  40ebfc:	mov	w26, w0
  40ec00:	cbnz	w0, 40ea24 <clear@@Base+0xb564>
  40ec04:	ldr	x2, [x20, #8]
  40ec08:	ldrsw	x0, [x20, #24]
  40ec0c:	add	x0, x2, x0
  40ec10:	str	x0, [sp, #88]
  40ec14:	b	40ec20 <clear@@Base+0xb760>
  40ec18:	cmp	x0, #0x1b
  40ec1c:	b.eq	40ec40 <clear@@Base+0xb780>  // b.none
  40ec20:	mov	w1, #0xffffffff            	// #-1
  40ec24:	add	x0, sp, #0x58
  40ec28:	bl	4053d8 <clear@@Base+0x1f18>
  40ec2c:	and	x0, x0, #0xffffffffffffff7f
  40ec30:	ldr	x2, [x20, #8]
  40ec34:	ldr	x1, [sp, #88]
  40ec38:	cmp	x1, x2
  40ec3c:	b.hi	40ec18 <clear@@Base+0xb758>  // b.pmore
  40ec40:	sub	x1, x1, x2
  40ec44:	str	w1, [x20, #24]
  40ec48:	b	40eac8 <clear@@Base+0xb608>
  40ec4c:	mov	w25, #0x0                   	// #0
  40ec50:	mov	w19, #0x10                  	// #16
  40ec54:	b	40ea24 <clear@@Base+0xb564>
  40ec58:	stp	x29, x30, [sp, #-48]!
  40ec5c:	mov	x29, sp
  40ec60:	stp	x21, x22, [sp, #32]
  40ec64:	adrp	x22, 433000 <winch@@Base+0x1cc78>
  40ec68:	mov	x21, x1
  40ec6c:	stp	x19, x20, [sp, #16]
  40ec70:	bl	404ee8 <clear@@Base+0x1a28>
  40ec74:	mov	x19, x0
  40ec78:	bl	4017b0 <strlen@plt>
  40ec7c:	mov	x3, x0
  40ec80:	ldr	w1, [x22, #1832]
  40ec84:	adrp	x0, 437000 <PC+0x7b8>
  40ec88:	mov	w2, #0x0                   	// #0
  40ec8c:	ldr	w20, [x0, #2160]
  40ec90:	mov	w0, #0x20                  	// #32
  40ec94:	add	w20, w20, w3
  40ec98:	bl	40dfb8 <clear@@Base+0xaaf8>
  40ec9c:	mov	w1, w0
  40eca0:	ldr	w0, [x22, #1832]
  40eca4:	sub	w20, w20, #0x1
  40eca8:	add	w20, w20, w1
  40ecac:	bl	40de28 <clear@@Base+0xa968>
  40ecb0:	add	w20, w20, w0
  40ecb4:	adrp	x1, 43b000 <PC+0x47b8>
  40ecb8:	ldr	w0, [x1, #396]
  40ecbc:	cmp	w20, w0
  40ecc0:	b.gt	40ecec <clear@@Base+0xb82c>
  40ecc4:	ldrb	w0, [x19]
  40ecc8:	cbnz	w0, 40ecd8 <clear@@Base+0xb818>
  40eccc:	b	40ed00 <clear@@Base+0xb840>
  40ecd0:	ldrb	w0, [x19, #1]!
  40ecd4:	cbz	w0, 40ed00 <clear@@Base+0xb840>
  40ecd8:	mov	x3, x21
  40ecdc:	mov	x2, #0x0                   	// #0
  40ece0:	mov	w1, #0x20                  	// #32
  40ece4:	bl	40e970 <clear@@Base+0xb4b0>
  40ece8:	cbz	w0, 40ecd0 <clear@@Base+0xb810>
  40ecec:	mov	w0, #0x1                   	// #1
  40ecf0:	ldp	x19, x20, [sp, #16]
  40ecf4:	ldp	x21, x22, [sp, #32]
  40ecf8:	ldp	x29, x30, [sp], #48
  40ecfc:	ret
  40ed00:	mov	w0, #0x0                   	// #0
  40ed04:	ldp	x19, x20, [sp, #16]
  40ed08:	ldp	x21, x22, [sp, #32]
  40ed0c:	ldp	x29, x30, [sp], #48
  40ed10:	ret
  40ed14:	nop
  40ed18:	stp	x29, x30, [sp, #-64]!
  40ed1c:	mov	x29, sp
  40ed20:	stp	x19, x20, [sp, #16]
  40ed24:	adrp	x20, 437000 <PC+0x7b8>
  40ed28:	add	x20, x20, #0x840
  40ed2c:	stp	x21, x22, [sp, #32]
  40ed30:	mov	x21, x0
  40ed34:	ldr	w0, [x20, #92]
  40ed38:	cmp	w0, #0x0
  40ed3c:	b.le	40ed94 <clear@@Base+0xb8d4>
  40ed40:	add	x22, x20, #0x60
  40ed44:	mov	x19, #0x0                   	// #0
  40ed48:	str	x23, [sp, #48]
  40ed4c:	b	40ed5c <clear@@Base+0xb89c>
  40ed50:	ldr	w2, [x20, #92]
  40ed54:	cmp	w2, w19
  40ed58:	b.le	40ed90 <clear@@Base+0xb8d0>
  40ed5c:	ldrb	w0, [x22, x19]
  40ed60:	mov	w23, w19
  40ed64:	mov	x1, x21
  40ed68:	add	x19, x19, #0x1
  40ed6c:	bl	40ec58 <clear@@Base+0xb798>
  40ed70:	cbz	w0, 40ed50 <clear@@Base+0xb890>
  40ed74:	ldr	w0, [x20, #92]
  40ed78:	ldp	x19, x20, [sp, #16]
  40ed7c:	sub	w0, w0, w23
  40ed80:	ldp	x21, x22, [sp, #32]
  40ed84:	ldr	x23, [sp, #48]
  40ed88:	ldp	x29, x30, [sp], #64
  40ed8c:	ret
  40ed90:	ldr	x23, [sp, #48]
  40ed94:	mov	w0, #0x0                   	// #0
  40ed98:	ldp	x19, x20, [sp, #16]
  40ed9c:	ldp	x21, x22, [sp, #32]
  40eda0:	ldp	x29, x30, [sp], #64
  40eda4:	ret
  40eda8:	stp	x29, x30, [sp, #-80]!
  40edac:	cmp	x0, #0x8
  40edb0:	mov	x29, sp
  40edb4:	stp	x19, x20, [sp, #16]
  40edb8:	mov	x20, x0
  40edbc:	stp	x21, x22, [sp, #32]
  40edc0:	mov	x22, x1
  40edc4:	stp	x23, x24, [sp, #48]
  40edc8:	mov	x23, x2
  40edcc:	b.eq	40eeac <clear@@Base+0xb9ec>  // b.none
  40edd0:	adrp	x19, 437000 <PC+0x7b8>
  40edd4:	add	x19, x19, #0x840
  40edd8:	ldr	w21, [x19, #64]
  40eddc:	cmp	w21, #0x0
  40ede0:	b.le	40ee98 <clear@@Base+0xb9d8>
  40ede4:	adrp	x24, 436000 <winch@@Base+0x1fc78>
  40ede8:	ldrsw	x2, [x19, #24]
  40edec:	ldr	x1, [x19, #8]
  40edf0:	ldr	w3, [x24, #3816]
  40edf4:	add	x0, x1, x2
  40edf8:	cbnz	w3, 40f070 <clear@@Base+0xbbb0>
  40edfc:	ldrb	w0, [x1, x2]
  40ee00:	ldr	x1, [x19, #16]
  40ee04:	str	wzr, [x19, #64]
  40ee08:	cmp	x0, x20
  40ee0c:	ldrb	w21, [x1, x2]
  40ee10:	b.eq	40f090 <clear@@Base+0xbbd0>  // b.none
  40ee14:	cmp	x20, #0x5f
  40ee18:	b.eq	40f158 <clear@@Base+0xbc98>  // b.none
  40ee1c:	orr	w1, w21, #0x1
  40ee20:	cmp	x0, #0x5f
  40ee24:	and	w0, w1, #0xff
  40ee28:	csel	w21, w0, w21, eq  // eq = none
  40ee2c:	cmp	x20, #0x9
  40ee30:	b.eq	40efe0 <clear@@Base+0xbb20>  // b.none
  40ee34:	adrp	x24, 436000 <winch@@Base+0x1fc78>
  40ee38:	ldr	w0, [x24, #3816]
  40ee3c:	cbz	w0, 40f200 <clear@@Base+0xbd40>
  40ee40:	cmp	x20, #0x7f
  40ee44:	b.ls	40f0a4 <clear@@Base+0xbbe4>  // b.plast
  40ee48:	adrp	x0, 43b000 <PC+0x47b8>
  40ee4c:	ldr	w0, [x0, #600]
  40ee50:	cmp	w0, #0x1
  40ee54:	b.eq	40ee64 <clear@@Base+0xb9a4>  // b.none
  40ee58:	mov	x0, x20
  40ee5c:	bl	4055c8 <clear@@Base+0x2108>
  40ee60:	cbnz	w0, 40f244 <clear@@Base+0xbd84>
  40ee64:	mov	x3, x23
  40ee68:	mov	x2, x22
  40ee6c:	mov	w1, w21
  40ee70:	mov	x0, x20
  40ee74:	bl	40e970 <clear@@Base+0xb4b0>
  40ee78:	cmp	w0, #0x0
  40ee7c:	cset	w21, ne  // ne = any
  40ee80:	mov	w0, w21
  40ee84:	ldp	x19, x20, [sp, #16]
  40ee88:	ldp	x21, x22, [sp, #32]
  40ee8c:	ldp	x23, x24, [sp, #48]
  40ee90:	ldp	x29, x30, [sp], #80
  40ee94:	ret
  40ee98:	b.eq	40ee2c <clear@@Base+0xb96c>  // b.none
  40ee9c:	bl	4054d0 <clear@@Base+0x2010>
  40eea0:	cbz	w0, 40f208 <clear@@Base+0xbd48>
  40eea4:	ldr	w21, [x19, #68]
  40eea8:	b	40ee2c <clear@@Base+0xb96c>
  40eeac:	adrp	x1, 43b000 <PC+0x47b8>
  40eeb0:	ldr	w21, [x1, #596]
  40eeb4:	cmp	w21, #0x2
  40eeb8:	b.eq	40eff8 <clear@@Base+0xbb38>  // b.none
  40eebc:	adrp	x19, 437000 <PC+0x7b8>
  40eec0:	add	x19, x19, #0x840
  40eec4:	ldr	w1, [x19, #24]
  40eec8:	ldr	w2, [x19, #88]
  40eecc:	cmp	w1, w2
  40eed0:	b.le	40efb4 <clear@@Base+0xbaf4>
  40eed4:	ldr	w3, [x19, #48]
  40eed8:	cmp	w2, w3
  40eedc:	b.ge	40efb4 <clear@@Base+0xbaf4>  // b.tcont
  40eee0:	ldr	x4, [x19, #16]
  40eee4:	sxtw	x3, w1
  40eee8:	add	x1, x4, x3
  40eeec:	ldurb	w1, [x1, #-1]
  40eef0:	tst	w1, #0x30
  40eef4:	b.ne	40efb4 <clear@@Base+0xbaf4>  // b.any
  40eef8:	cmp	w21, #0x1
  40eefc:	b.eq	40f2e0 <clear@@Base+0xbe20>  // b.none
  40ef00:	cbnz	w21, 40f054 <clear@@Base+0xbb94>
  40ef04:	ldr	x4, [x19, #8]
  40ef08:	add	x0, sp, #0x48
  40ef0c:	mov	w1, #0xffffffff            	// #-1
  40ef10:	add	x3, x4, x3
  40ef14:	str	x3, [sp, #72]
  40ef18:	add	x2, x4, w2, sxtw
  40ef1c:	bl	4053d8 <clear@@Base+0x1f18>
  40ef20:	mov	x20, x0
  40ef24:	b	40ef90 <clear@@Base+0xbad0>
  40ef28:	ldr	w4, [x19, #48]
  40ef2c:	cmp	w2, w4
  40ef30:	b.ge	40efa8 <clear@@Base+0xbae8>  // b.tcont
  40ef34:	ldr	x4, [x19, #16]
  40ef38:	add	x3, x4, w3, sxtw
  40ef3c:	ldurb	w3, [x3, #-1]
  40ef40:	tst	w3, #0x30
  40ef44:	b.ne	40efa8 <clear@@Base+0xbae8>  // b.any
  40ef48:	ldr	x4, [x19, #8]
  40ef4c:	ldr	x3, [sp, #72]
  40ef50:	add	x2, x4, w2, sxtw
  40ef54:	sub	x3, x3, x4
  40ef58:	str	w3, [x19, #24]
  40ef5c:	bl	4053d8 <clear@@Base+0x1f18>
  40ef60:	mov	x2, x0
  40ef64:	ldrsw	x1, [x19, #24]
  40ef68:	mov	x0, x20
  40ef6c:	ldr	x3, [x19, #16]
  40ef70:	mov	x20, x2
  40ef74:	ldrb	w1, [x3, x1]
  40ef78:	bl	40dfb8 <clear@@Base+0xaaf8>
  40ef7c:	cmp	w0, #0x0
  40ef80:	ldr	w1, [x19, #48]
  40ef84:	sub	w0, w1, w0
  40ef88:	str	w0, [x19, #48]
  40ef8c:	b.gt	40f314 <clear@@Base+0xbe54>
  40ef90:	ldr	w3, [x19, #24]
  40ef94:	add	x0, sp, #0x48
  40ef98:	ldr	w2, [x19, #88]
  40ef9c:	mov	w1, #0xffffffff            	// #-1
  40efa0:	cmp	w2, w3
  40efa4:	b.lt	40ef28 <clear@@Base+0xba68>  // b.tstop
  40efa8:	mov	w0, #0x0                   	// #0
  40efac:	str	w0, [x19, #64]
  40efb0:	b	40efc8 <clear@@Base+0xbb08>
  40efb4:	mov	x1, x23
  40efb8:	mov	w0, #0x8                   	// #8
  40efbc:	bl	40ec58 <clear@@Base+0xb798>
  40efc0:	cmp	w0, #0x0
  40efc4:	cset	w21, ne  // ne = any
  40efc8:	mov	w0, w21
  40efcc:	ldp	x19, x20, [sp, #16]
  40efd0:	ldp	x21, x22, [sp, #32]
  40efd4:	ldp	x23, x24, [sp, #48]
  40efd8:	ldp	x29, x30, [sp], #80
  40efdc:	ret
  40efe0:	adrp	x0, 43b000 <PC+0x47b8>
  40efe4:	ldr	w0, [x0, #596]
  40efe8:	cmp	w0, #0x1
  40efec:	b.le	40f050 <clear@@Base+0xbb90>
  40eff0:	cmp	w0, #0x2
  40eff4:	b.ne	40f054 <clear@@Base+0xbb94>  // b.any
  40eff8:	adrp	x0, 43b000 <PC+0x47b8>
  40effc:	ldr	w0, [x0, #600]
  40f000:	cmp	w0, #0x1
  40f004:	b.eq	40f01c <clear@@Base+0xbb5c>  // b.none
  40f008:	cmp	w0, #0x2
  40f00c:	b.ne	40f0bc <clear@@Base+0xbbfc>  // b.any
  40f010:	and	x0, x20, #0xffffffffffffff7f
  40f014:	cmp	x0, #0x1b
  40f018:	b.ne	40f0bc <clear@@Base+0xbbfc>  // b.any
  40f01c:	mov	x3, x23
  40f020:	mov	x2, x22
  40f024:	mov	x0, x20
  40f028:	mov	w1, #0x0                   	// #0
  40f02c:	bl	40e970 <clear@@Base+0xb4b0>
  40f030:	cmp	w0, #0x0
  40f034:	cset	w21, ne  // ne = any
  40f038:	mov	w0, w21
  40f03c:	ldp	x19, x20, [sp, #16]
  40f040:	ldp	x21, x22, [sp, #32]
  40f044:	ldp	x23, x24, [sp, #48]
  40f048:	ldp	x29, x30, [sp], #80
  40f04c:	ret
  40f050:	tbz	w0, #31, 40f0e8 <clear@@Base+0xbc28>
  40f054:	mov	w21, #0x0                   	// #0
  40f058:	mov	w0, w21
  40f05c:	ldp	x19, x20, [sp, #16]
  40f060:	ldp	x21, x22, [sp, #32]
  40f064:	ldp	x23, x24, [sp, #48]
  40f068:	ldp	x29, x30, [sp], #80
  40f06c:	ret
  40f070:	mov	w1, #0xffffffff            	// #-1
  40f074:	str	w1, [x19, #64]
  40f078:	bl	405140 <clear@@Base+0x1c80>
  40f07c:	cmp	x0, x20
  40f080:	ldrsw	x2, [x19, #24]
  40f084:	ldr	x1, [x19, #16]
  40f088:	ldrb	w21, [x1, x2]
  40f08c:	b.ne	40ee14 <clear@@Base+0xb954>  // b.any
  40f090:	cmp	x20, #0x5f
  40f094:	b.eq	40f230 <clear@@Base+0xbd70>  // b.none
  40f098:	orr	w21, w21, #0x2
  40f09c:	and	w21, w21, #0xff
  40f0a0:	b	40ee2c <clear@@Base+0xb96c>
  40f0a4:	mov	x0, x20
  40f0a8:	bl	404ed0 <clear@@Base+0x1a10>
  40f0ac:	cbnz	w0, 40eff8 <clear@@Base+0xbb38>
  40f0b0:	ldr	w0, [x24, #3816]
  40f0b4:	cbz	w0, 40ee64 <clear@@Base+0xb9a4>
  40f0b8:	b	40ee48 <clear@@Base+0xb988>
  40f0bc:	mov	x1, x23
  40f0c0:	and	w0, w20, #0xff
  40f0c4:	bl	40ec58 <clear@@Base+0xb798>
  40f0c8:	cmp	w0, #0x0
  40f0cc:	cset	w21, ne  // ne = any
  40f0d0:	mov	w0, w21
  40f0d4:	ldp	x19, x20, [sp, #16]
  40f0d8:	ldp	x21, x22, [sp, #32]
  40f0dc:	ldp	x23, x24, [sp, #48]
  40f0e0:	ldp	x29, x30, [sp], #80
  40f0e4:	ret
  40f0e8:	adrp	x2, 435000 <winch@@Base+0x1ec78>
  40f0ec:	ldr	w20, [x19, #48]
  40f0f0:	ldr	w1, [x19, #60]
  40f0f4:	add	x3, x19, #0x68
  40f0f8:	ldr	w0, [x2, #2128]
  40f0fc:	ldr	w5, [x19, #88]
  40f100:	add	w1, w20, w1
  40f104:	subs	w4, w0, #0x1
  40f108:	sub	w1, w1, w5
  40f10c:	ldr	w4, [x3, w4, sxtw #2]
  40f110:	b.le	40f170 <clear@@Base+0xbcb0>
  40f114:	cmp	w1, w4
  40f118:	b.ge	40f170 <clear@@Base+0xbcb0>  // b.tcont
  40f11c:	sub	w0, w0, #0x2
  40f120:	sxtw	x0, w0
  40f124:	nop
  40f128:	ldr	w2, [x3, x0, lsl #2]
  40f12c:	mov	w4, w0
  40f130:	sub	x0, x0, #0x1
  40f134:	cmp	w1, w2
  40f138:	b.ge	40f30c <clear@@Base+0xbe4c>  // b.tcont
  40f13c:	cmn	w0, #0x1
  40f140:	b.ne	40f128 <clear@@Base+0xbc68>  // b.any
  40f144:	mov	w4, #0x0                   	// #0
  40f148:	add	x19, x19, #0x68
  40f14c:	ldr	w19, [x19, w4, sxtw #2]
  40f150:	sub	w19, w19, w1
  40f154:	b	40f188 <clear@@Base+0xbcc8>
  40f158:	ldr	x1, [x19, #8]
  40f15c:	orr	w21, w21, #0x1
  40f160:	and	w21, w21, #0xff
  40f164:	mov	x20, x0
  40f168:	add	x22, x1, x2
  40f16c:	b	40ee2c <clear@@Base+0xb96c>
  40f170:	add	x2, x2, #0x850
  40f174:	sub	w1, w1, w4
  40f178:	ldr	w19, [x2, #4]
  40f17c:	sdiv	w0, w1, w19
  40f180:	msub	w1, w0, w19, w1
  40f184:	sub	w19, w19, w1
  40f188:	mov	w1, w21
  40f18c:	mov	w2, #0x0                   	// #0
  40f190:	mov	w0, #0x20                  	// #32
  40f194:	bl	40dfb8 <clear@@Base+0xaaf8>
  40f198:	mov	w1, w0
  40f19c:	add	w20, w20, w19
  40f1a0:	sub	w20, w20, #0x1
  40f1a4:	mov	w0, w21
  40f1a8:	add	w20, w20, w1
  40f1ac:	adrp	x22, 418000 <winch@@Base+0x1c78>
  40f1b0:	bl	40de28 <clear@@Base+0xa968>
  40f1b4:	add	w20, w20, w0
  40f1b8:	adrp	x1, 43b000 <PC+0x47b8>
  40f1bc:	add	x22, x22, #0x1b8
  40f1c0:	ldr	w0, [x1, #396]
  40f1c4:	cmp	w20, w0
  40f1c8:	b.le	40f1dc <clear@@Base+0xbd1c>
  40f1cc:	mov	w21, #0x1                   	// #1
  40f1d0:	b	40efc8 <clear@@Base+0xbb08>
  40f1d4:	cmp	w19, #0x0
  40f1d8:	b.le	40f054 <clear@@Base+0xbb94>
  40f1dc:	sub	w19, w19, #0x1
  40f1e0:	mov	x3, x23
  40f1e4:	mov	x2, x22
  40f1e8:	mov	w1, w21
  40f1ec:	mov	w0, #0x20                  	// #32
  40f1f0:	bl	40e970 <clear@@Base+0xb4b0>
  40f1f4:	cbz	w0, 40f1d4 <clear@@Base+0xbd14>
  40f1f8:	mov	w21, #0x1                   	// #1
  40f1fc:	b	40efc8 <clear@@Base+0xbb08>
  40f200:	and	x0, x20, #0xff
  40f204:	b	40f0a8 <clear@@Base+0xbbe8>
  40f208:	ldr	x1, [x19, #8]
  40f20c:	ldrsw	x0, [x19, #24]
  40f210:	add	x0, x1, x0
  40f214:	bl	405140 <clear@@Base+0x1c80>
  40f218:	mov	x1, x20
  40f21c:	bl	405898 <clear@@Base+0x23d8>
  40f220:	mov	w21, w0
  40f224:	cbnz	w0, 40eea4 <clear@@Base+0xb9e4>
  40f228:	str	wzr, [x19, #64]
  40f22c:	b	40ee2c <clear@@Base+0xb96c>
  40f230:	tst	x21, #0x3
  40f234:	b.eq	40f2cc <clear@@Base+0xbe0c>  // b.none
  40f238:	orr	w21, w21, #0x3
  40f23c:	mov	x0, #0x5f                  	// #95
  40f240:	b	40f0a8 <clear@@Base+0xbbe8>
  40f244:	adrp	x21, 433000 <winch@@Base+0x1cc78>
  40f248:	mov	x0, x20
  40f24c:	bl	4056e8 <clear@@Base+0x2228>
  40f250:	mov	x20, x0
  40f254:	bl	4017b0 <strlen@plt>
  40f258:	mov	x3, x0
  40f25c:	ldr	w1, [x21, #1832]
  40f260:	mov	w2, #0x0                   	// #0
  40f264:	ldr	w19, [x19, #48]
  40f268:	mov	w0, #0x20                  	// #32
  40f26c:	add	w19, w19, w3
  40f270:	bl	40dfb8 <clear@@Base+0xaaf8>
  40f274:	mov	w1, w0
  40f278:	ldr	w0, [x21, #1832]
  40f27c:	sub	w19, w19, #0x1
  40f280:	add	w19, w19, w1
  40f284:	bl	40de28 <clear@@Base+0xa968>
  40f288:	add	w19, w19, w0
  40f28c:	adrp	x1, 43b000 <PC+0x47b8>
  40f290:	ldr	w0, [x1, #396]
  40f294:	cmp	w19, w0
  40f298:	b.gt	40f1cc <clear@@Base+0xbd0c>
  40f29c:	ldrb	w0, [x20]
  40f2a0:	cbnz	w0, 40f2b0 <clear@@Base+0xbdf0>
  40f2a4:	b	40f054 <clear@@Base+0xbb94>
  40f2a8:	ldrb	w0, [x20, #1]!
  40f2ac:	cbz	w0, 40f054 <clear@@Base+0xbb94>
  40f2b0:	mov	x3, x23
  40f2b4:	mov	x2, #0x0                   	// #0
  40f2b8:	mov	w1, #0x20                  	// #32
  40f2bc:	bl	40e970 <clear@@Base+0xb4b0>
  40f2c0:	cbz	w0, 40f2a8 <clear@@Base+0xbde8>
  40f2c4:	mov	w21, #0x1                   	// #1
  40f2c8:	b	40efc8 <clear@@Base+0xbb08>
  40f2cc:	ldr	w0, [x19, #68]
  40f2d0:	cbz	w0, 40f2fc <clear@@Base+0xbe3c>
  40f2d4:	orr	w21, w21, w0
  40f2d8:	mov	x0, #0x5f                  	// #95
  40f2dc:	b	40f0a8 <clear@@Base+0xbbe8>
  40f2e0:	mov	x3, x23
  40f2e4:	mov	x2, #0x0                   	// #0
  40f2e8:	mov	w1, #0x0                   	// #0
  40f2ec:	bl	40e970 <clear@@Base+0xb4b0>
  40f2f0:	cmp	w0, #0x0
  40f2f4:	cset	w21, ne  // ne = any
  40f2f8:	b	40efc8 <clear@@Base+0xbb08>
  40f2fc:	orr	w21, w21, #0x2
  40f300:	mov	x0, x20
  40f304:	and	w21, w21, #0xff
  40f308:	b	40f0a8 <clear@@Base+0xbbe8>
  40f30c:	add	w4, w4, #0x1
  40f310:	b	40f148 <clear@@Base+0xbc88>
  40f314:	mov	w0, #0x1                   	// #1
  40f318:	str	w0, [x19, #64]
  40f31c:	b	40efc8 <clear@@Base+0xbb08>
  40f320:	stp	x29, x30, [sp, #-32]!
  40f324:	mov	x29, sp
  40f328:	stp	x19, x20, [sp, #16]
  40f32c:	mov	x20, x0
  40f330:	mov	x19, x1
  40f334:	b	40f340 <clear@@Base+0xbe80>
  40f338:	bl	40e510 <clear@@Base+0xb050>
  40f33c:	cbz	w0, 40f35c <clear@@Base+0xbe9c>
  40f340:	mov	w1, #0x1                   	// #1
  40f344:	mov	x2, x19
  40f348:	mov	x0, x20
  40f34c:	bl	4053d8 <clear@@Base+0x1f18>
  40f350:	ldr	x1, [x20]
  40f354:	cmp	x1, x19
  40f358:	b.cc	40f338 <clear@@Base+0xbe78>  // b.lo, b.ul, b.last
  40f35c:	ldp	x19, x20, [sp, #16]
  40f360:	ldp	x29, x30, [sp], #32
  40f364:	ret
  40f368:	stp	x29, x30, [sp, #-64]!
  40f36c:	mov	x29, sp
  40f370:	stp	x19, x20, [sp, #16]
  40f374:	adrp	x19, 437000 <PC+0x7b8>
  40f378:	add	x19, x19, #0x840
  40f37c:	and	w20, w0, #0xff
  40f380:	stp	x21, x22, [sp, #32]
  40f384:	mov	x21, x1
  40f388:	ldr	x0, [x19, #80]
  40f38c:	cbz	x0, 40f3b0 <clear@@Base+0xbef0>
  40f390:	cmp	x0, #0xd
  40f394:	ccmp	w20, #0xd, #0x0, eq  // eq = none
  40f398:	b.eq	40f47c <clear@@Base+0xbfbc>  // b.none
  40f39c:	ldr	x2, [x19, #616]
  40f3a0:	mov	x1, #0x0                   	// #0
  40f3a4:	bl	40eda8 <clear@@Base+0xb8e8>
  40f3a8:	cbnz	w0, 40f508 <clear@@Base+0xc048>
  40f3ac:	str	xzr, [x19, #80]
  40f3b0:	cmp	w20, #0xd
  40f3b4:	b.eq	40f520 <clear@@Base+0xc060>  // b.none
  40f3b8:	str	x23, [sp, #48]
  40f3bc:	adrp	x23, 436000 <winch@@Base+0x1fc78>
  40f3c0:	ldr	w0, [x23, #3816]
  40f3c4:	cbz	w0, 40f434 <clear@@Base+0xbf74>
  40f3c8:	ldr	w0, [x19, #72]
  40f3cc:	cbz	w0, 40f424 <clear@@Base+0xbf64>
  40f3d0:	and	w1, w20, #0xc0
  40f3d4:	cmp	w1, #0x80
  40f3d8:	b.ne	40f494 <clear@@Base+0xbfd4>  // b.any
  40f3dc:	ldr	w2, [x19, #92]
  40f3e0:	add	x21, x19, #0x60
  40f3e4:	add	w1, w2, #0x1
  40f3e8:	str	w1, [x19, #92]
  40f3ec:	cmp	w0, w1
  40f3f0:	strb	w20, [x21, w2, sxtw]
  40f3f4:	b.gt	40f478 <clear@@Base+0xbfb8>
  40f3f8:	mov	x0, x21
  40f3fc:	bl	405038 <clear@@Base+0x1b78>
  40f400:	cbz	w0, 40f5b0 <clear@@Base+0xc0f0>
  40f404:	mov	x0, x21
  40f408:	bl	405140 <clear@@Base+0x1c80>
  40f40c:	ldr	x2, [x19, #624]
  40f410:	mov	x1, x21
  40f414:	bl	40eda8 <clear@@Base+0xb8e8>
  40f418:	mov	w22, w0
  40f41c:	str	wzr, [x19, #72]
  40f420:	b	40f448 <clear@@Base+0xbf88>
  40f424:	mov	w0, #0x1                   	// #1
  40f428:	str	w0, [x19, #92]
  40f42c:	strb	w20, [x19, #96]
  40f430:	tbnz	w20, #7, 40f558 <clear@@Base+0xc098>
  40f434:	mov	x2, x21
  40f438:	and	x0, x20, #0xff
  40f43c:	mov	x1, #0x0                   	// #0
  40f440:	bl	40eda8 <clear@@Base+0xb8e8>
  40f444:	mov	w22, w0
  40f448:	adrp	x2, 43b000 <PC+0x47b8>
  40f44c:	ldr	w0, [x19, #60]
  40f450:	ldr	w1, [x2, #488]
  40f454:	cmp	w0, w1
  40f458:	b.ge	40f474 <clear@@Base+0xbfb4>  // b.tcont
  40f45c:	adrp	x1, 43b000 <PC+0x47b8>
  40f460:	ldr	w3, [x19, #48]
  40f464:	ldr	w1, [x1, #396]
  40f468:	add	w1, w1, w1, lsr #31
  40f46c:	cmp	w3, w1, asr #1
  40f470:	b.gt	40f580 <clear@@Base+0xc0c0>
  40f474:	cbnz	w22, 40f4e0 <clear@@Base+0xc020>
  40f478:	ldr	x23, [sp, #48]
  40f47c:	mov	w22, #0x0                   	// #0
  40f480:	mov	w0, w22
  40f484:	ldp	x19, x20, [sp, #16]
  40f488:	ldp	x21, x22, [sp, #32]
  40f48c:	ldp	x29, x30, [sp], #64
  40f490:	ret
  40f494:	ldr	x0, [x19, #624]
  40f498:	bl	40ed18 <clear@@Base+0xb858>
  40f49c:	mov	w22, w0
  40f4a0:	add	w0, w0, #0x1
  40f4a4:	str	wzr, [x19, #72]
  40f4a8:	str	w0, [x19, #92]
  40f4ac:	cbz	w22, 40f424 <clear@@Base+0xbf64>
  40f4b0:	adrp	x2, 43b000 <PC+0x47b8>
  40f4b4:	ldr	w0, [x19, #60]
  40f4b8:	ldr	w1, [x2, #488]
  40f4bc:	cmp	w0, w1
  40f4c0:	b.ge	40f4e0 <clear@@Base+0xc020>  // b.tcont
  40f4c4:	adrp	x1, 43b000 <PC+0x47b8>
  40f4c8:	ldr	w3, [x19, #48]
  40f4cc:	ldr	w1, [x1, #396]
  40f4d0:	add	w1, w1, w1, lsr #31
  40f4d4:	cmp	w3, w1, asr #1
  40f4d8:	b.gt	40f580 <clear@@Base+0xc0c0>
  40f4dc:	nop
  40f4e0:	ldr	w0, [x23, #3816]
  40f4e4:	cbz	w0, 40f504 <clear@@Base+0xc044>
  40f4e8:	ldr	w22, [x19, #92]
  40f4ec:	ldp	x19, x20, [sp, #16]
  40f4f0:	mov	w0, w22
  40f4f4:	ldp	x21, x22, [sp, #32]
  40f4f8:	ldr	x23, [sp, #48]
  40f4fc:	ldp	x29, x30, [sp], #64
  40f500:	ret
  40f504:	ldr	x23, [sp, #48]
  40f508:	mov	w22, #0x1                   	// #1
  40f50c:	mov	w0, w22
  40f510:	ldp	x19, x20, [sp, #16]
  40f514:	ldp	x21, x22, [sp, #32]
  40f518:	ldp	x29, x30, [sp], #64
  40f51c:	ret
  40f520:	adrp	x0, 43b000 <PC+0x47b8>
  40f524:	ldr	w22, [x0, #596]
  40f528:	cbnz	w22, 40f3b8 <clear@@Base+0xbef8>
  40f52c:	ldr	w0, [x19, #72]
  40f530:	cmp	w0, #0x0
  40f534:	b.le	40f5a0 <clear@@Base+0xc0e0>
  40f538:	ldr	x0, [x19, #624]
  40f53c:	bl	40ed18 <clear@@Base+0xb858>
  40f540:	add	w1, w0, #0x1
  40f544:	str	wzr, [x19, #72]
  40f548:	str	w1, [x19, #92]
  40f54c:	cbz	w0, 40f5a0 <clear@@Base+0xc0e0>
  40f550:	mov	w22, w1
  40f554:	b	40f480 <clear@@Base+0xbfc0>
  40f558:	and	w0, w20, #0xc0
  40f55c:	cmp	w0, #0xc0
  40f560:	b.ne	40f570 <clear@@Base+0xc0b0>  // b.any
  40f564:	and	w0, w20, #0xfe
  40f568:	cmp	w0, #0xfe
  40f56c:	b.ne	40f5c8 <clear@@Base+0xc108>  // b.any
  40f570:	mov	x0, x21
  40f574:	bl	40ed18 <clear@@Base+0xb858>
  40f578:	mov	w22, w0
  40f57c:	b	40f448 <clear@@Base+0xbf88>
  40f580:	ldrsw	x1, [x19, #24]
  40f584:	ldr	x3, [x19, #8]
  40f588:	strb	wzr, [x3, x1]
  40f58c:	ldr	w1, [x2, #488]
  40f590:	sub	w0, w1, w0
  40f594:	bl	40e568 <clear@@Base+0xb0a8>
  40f598:	cbz	w22, 40f478 <clear@@Base+0xbfb8>
  40f59c:	b	40f4e0 <clear@@Base+0xc020>
  40f5a0:	mov	x0, #0xd                   	// #13
  40f5a4:	str	x0, [x19, #80]
  40f5a8:	str	x21, [x19, #616]
  40f5ac:	b	40f480 <clear@@Base+0xbfc0>
  40f5b0:	ldr	x0, [x19, #624]
  40f5b4:	bl	40ed18 <clear@@Base+0xb858>
  40f5b8:	mov	w22, w0
  40f5bc:	str	wzr, [x19, #72]
  40f5c0:	str	w0, [x19, #92]
  40f5c4:	b	40f448 <clear@@Base+0xbf88>
  40f5c8:	mov	w0, w20
  40f5cc:	mov	w22, #0x0                   	// #0
  40f5d0:	bl	404fc0 <clear@@Base+0x1b00>
  40f5d4:	str	w0, [x19, #72]
  40f5d8:	str	x21, [x19, #624]
  40f5dc:	ldr	x23, [sp, #48]
  40f5e0:	b	40f480 <clear@@Base+0xbfc0>
  40f5e4:	nop
  40f5e8:	stp	x29, x30, [sp, #-32]!
  40f5ec:	mov	w0, #0x0                   	// #0
  40f5f0:	mov	x29, sp
  40f5f4:	str	x19, [sp, #16]
  40f5f8:	adrp	x19, 437000 <PC+0x7b8>
  40f5fc:	add	x19, x19, #0x840
  40f600:	ldr	w1, [x19, #72]
  40f604:	cmp	w1, #0x0
  40f608:	b.le	40f618 <clear@@Base+0xc158>
  40f60c:	ldr	x0, [x19, #624]
  40f610:	bl	40ed18 <clear@@Base+0xb858>
  40f614:	str	wzr, [x19, #72]
  40f618:	ldr	x19, [sp, #16]
  40f61c:	ldp	x29, x30, [sp], #32
  40f620:	ret
  40f624:	nop
  40f628:	stp	x29, x30, [sp, #-64]!
  40f62c:	mov	x29, sp
  40f630:	stp	x19, x20, [sp, #16]
  40f634:	adrp	x19, 437000 <PC+0x7b8>
  40f638:	add	x19, x19, #0x840
  40f63c:	stp	x21, x22, [sp, #32]
  40f640:	mov	w21, w0
  40f644:	mov	w22, w2
  40f648:	ldr	w0, [x19, #72]
  40f64c:	stp	x23, x24, [sp, #48]
  40f650:	mov	w23, w1
  40f654:	cmp	w0, #0x0
  40f658:	b.le	40f668 <clear@@Base+0xc1a8>
  40f65c:	ldr	x0, [x19, #624]
  40f660:	bl	40ed18 <clear@@Base+0xb858>
  40f664:	str	wzr, [x19, #72]
  40f668:	ldr	x0, [x19, #80]
  40f66c:	cbz	x0, 40f688 <clear@@Base+0xc1c8>
  40f670:	cmp	w21, #0x0
  40f674:	ccmp	x0, #0xd, #0x0, ne  // ne = any
  40f678:	b.eq	40f688 <clear@@Base+0xc1c8>  // b.none
  40f67c:	ldr	x2, [x19, #616]
  40f680:	mov	x1, #0x0                   	// #0
  40f684:	bl	40eda8 <clear@@Base+0xb8e8>
  40f688:	adrp	x1, 43b000 <PC+0x47b8>
  40f68c:	ldr	w0, [x19, #60]
  40f690:	ldr	w1, [x1, #488]
  40f694:	cmp	w0, w1
  40f698:	b.lt	40f7d8 <clear@@Base+0xc318>  // b.tstop
  40f69c:	ldr	w20, [x19, #48]
  40f6a0:	cbz	w23, 40f6b0 <clear@@Base+0xc1f0>
  40f6a4:	adrp	x24, 43b000 <PC+0x47b8>
  40f6a8:	ldrb	w0, [x24, #620]
  40f6ac:	cbnz	w0, 40f720 <clear@@Base+0xc260>
  40f6b0:	bl	40e130 <clear@@Base+0xac70>
  40f6b4:	adrp	x23, 43b000 <PC+0x47b8>
  40f6b8:	ldp	x4, x5, [x19, #8]
  40f6bc:	ldr	w0, [x19, #24]
  40f6c0:	ldr	w3, [x23, #396]
  40f6c4:	sxtw	x1, w0
  40f6c8:	add	x2, x4, x1
  40f6cc:	add	x1, x5, x1
  40f6d0:	cmp	w3, w20
  40f6d4:	b.gt	40f6e4 <clear@@Base+0xc224>
  40f6d8:	adrp	x3, 43b000 <PC+0x47b8>
  40f6dc:	ldr	w3, [x3, #412]
  40f6e0:	cbnz	w3, 40f7b4 <clear@@Base+0xc2f4>
  40f6e4:	add	w0, w0, #0x1
  40f6e8:	mov	w3, #0xa                   	// #10
  40f6ec:	strb	w3, [x2]
  40f6f0:	sxtw	x3, w0
  40f6f4:	strb	wzr, [x1]
  40f6f8:	add	x2, x4, x3
  40f6fc:	add	x1, x5, x3
  40f700:	str	w0, [x19, #24]
  40f704:	strb	wzr, [x2]
  40f708:	strb	wzr, [x1]
  40f70c:	ldp	x19, x20, [sp, #16]
  40f710:	ldp	x21, x22, [sp, #32]
  40f714:	ldp	x23, x24, [sp, #48]
  40f718:	ldp	x29, x30, [sp], #64
  40f71c:	ret
  40f720:	adrp	x23, 43b000 <PC+0x47b8>
  40f724:	ldr	w0, [x23, #396]
  40f728:	cmp	w0, w20
  40f72c:	b.le	40f7e4 <clear@@Base+0xc324>
  40f730:	bl	40e130 <clear@@Base+0xac70>
  40f734:	ldr	w0, [x23, #396]
  40f738:	ldp	x4, x5, [x19, #8]
  40f73c:	sub	w0, w0, #0x1
  40f740:	cmp	w0, w20
  40f744:	b.le	40f84c <clear@@Base+0xc38c>
  40f748:	ldr	w1, [x19, #24]
  40f74c:	adrp	x0, 43b000 <PC+0x47b8>
  40f750:	sub	x8, x4, #0x1
  40f754:	add	x0, x0, #0x18c
  40f758:	add	w1, w1, #0x1
  40f75c:	sub	x7, x5, #0x1
  40f760:	mov	w6, #0x20                  	// #32
  40f764:	sxtw	x1, w1
  40f768:	strb	w6, [x8, x1]
  40f76c:	add	w20, w20, #0x1
  40f770:	strb	wzr, [x7, x1]
  40f774:	mov	w2, w1
  40f778:	add	x1, x1, #0x1
  40f77c:	ldr	w3, [x0]
  40f780:	sub	w3, w3, #0x1
  40f784:	cmp	w3, w20
  40f788:	b.gt	40f768 <clear@@Base+0xc2a8>
  40f78c:	adrp	x1, 43b000 <PC+0x47b8>
  40f790:	ldrb	w3, [x24, #620]
  40f794:	add	w20, w20, #0x1
  40f798:	add	w0, w2, #0x1
  40f79c:	ldrb	w1, [x1, #496]
  40f7a0:	strb	w3, [x4, w2, sxtw]
  40f7a4:	strb	w1, [x5, w2, sxtw]
  40f7a8:	str	w0, [x19, #24]
  40f7ac:	str	w20, [x19, #48]
  40f7b0:	b	40f6c0 <clear@@Base+0xc200>
  40f7b4:	cbz	w21, 40f7f4 <clear@@Base+0xc334>
  40f7b8:	adrp	x3, 43b000 <PC+0x47b8>
  40f7bc:	ldr	w3, [x3, #364]
  40f7c0:	cbnz	w3, 40f6e4 <clear@@Base+0xc224>
  40f7c4:	adrp	x3, 43b000 <PC+0x47b8>
  40f7c8:	ldr	w3, [x3, #600]
  40f7cc:	cmp	w3, #0x1
  40f7d0:	b.ne	40f704 <clear@@Base+0xc244>  // b.any
  40f7d4:	b	40f6e4 <clear@@Base+0xc224>
  40f7d8:	sub	w0, w1, w0
  40f7dc:	bl	40e568 <clear@@Base+0xb0a8>
  40f7e0:	b	40f69c <clear@@Base+0xc1dc>
  40f7e4:	ldp	w0, w20, [x19, #52]
  40f7e8:	str	w0, [x19, #24]
  40f7ec:	str	w20, [x19, #48]
  40f7f0:	b	40f730 <clear@@Base+0xc270>
  40f7f4:	adrp	x3, 43b000 <PC+0x47b8>
  40f7f8:	ldr	w3, [x3, #600]
  40f7fc:	cmp	w3, #0x1
  40f800:	b.eq	40f6e4 <clear@@Base+0xc224>  // b.none
  40f804:	adrp	x3, 43b000 <PC+0x47b8>
  40f808:	ldr	w3, [x3, #364]
  40f80c:	cmp	w3, #0x0
  40f810:	ccmp	w22, #0x0, #0x4, ne  // ne = any
  40f814:	b.eq	40f704 <clear@@Base+0xc244>  // b.none
  40f818:	add	w3, w0, #0x2
  40f81c:	add	w0, w0, #0x1
  40f820:	mov	w6, #0x20                  	// #32
  40f824:	strb	w6, [x2]
  40f828:	strb	wzr, [x1]
  40f82c:	sxtw	x6, w3
  40f830:	mov	w7, #0x8                   	// #8
  40f834:	strb	w7, [x4, w0, sxtw]
  40f838:	add	x2, x4, x6
  40f83c:	add	x1, x5, x6
  40f840:	strb	wzr, [x5, w0, sxtw]
  40f844:	str	w3, [x19, #24]
  40f848:	b	40f704 <clear@@Base+0xc244>
  40f84c:	ldr	w2, [x19, #24]
  40f850:	b	40f78c <clear@@Base+0xc2cc>
  40f854:	nop
  40f858:	adrp	x1, 437000 <PC+0x7b8>
  40f85c:	add	x1, x1, #0x840
  40f860:	mov	w2, #0x40                  	// #64
  40f864:	ldp	x3, x1, [x1, #8]
  40f868:	strb	w0, [x3]
  40f86c:	strb	w2, [x1]
  40f870:	ret
  40f874:	nop
  40f878:	adrp	x2, 437000 <PC+0x7b8>
  40f87c:	add	x2, x2, #0x840
  40f880:	ldr	w3, [x2, #76]
  40f884:	cbz	w3, 40f8b0 <clear@@Base+0xc3f0>
  40f888:	adrp	x2, 43b000 <PC+0x47b8>
  40f88c:	ldr	w2, [x2, #632]
  40f890:	cbz	w2, 40f89c <clear@@Base+0xc3dc>
  40f894:	cbz	w0, 40f8c8 <clear@@Base+0xc408>
  40f898:	sub	w0, w0, #0x1
  40f89c:	cmp	w0, #0x0
  40f8a0:	mov	w0, #0xa                   	// #10
  40f8a4:	csel	w0, wzr, w0, ne  // ne = any
  40f8a8:	str	wzr, [x1]
  40f8ac:	ret
  40f8b0:	ldr	x3, [x2, #16]
  40f8b4:	ldr	x2, [x2, #8]
  40f8b8:	ldrb	w3, [x3, w0, sxtw]
  40f8bc:	str	w3, [x1]
  40f8c0:	ldrb	w0, [x2, w0, sxtw]
  40f8c4:	ret
  40f8c8:	mov	w2, #0x2                   	// #2
  40f8cc:	mov	w0, #0x7e                  	// #126
  40f8d0:	str	w2, [x1]
  40f8d4:	ret
  40f8d8:	adrp	x0, 437000 <PC+0x7b8>
  40f8dc:	add	x0, x0, #0x840
  40f8e0:	mov	w1, #0x1                   	// #1
  40f8e4:	str	wzr, [x0, #60]
  40f8e8:	str	w1, [x0, #76]
  40f8ec:	ret
  40f8f0:	cmn	x0, #0x1
  40f8f4:	b.eq	40fa20 <clear@@Base+0xc560>  // b.none
  40f8f8:	stp	x29, x30, [sp, #-80]!
  40f8fc:	mov	x29, sp
  40f900:	stp	x21, x22, [sp, #32]
  40f904:	stp	x23, x24, [sp, #48]
  40f908:	mov	x24, x1
  40f90c:	mov	x23, x2
  40f910:	bl	404228 <clear@@Base+0xd68>
  40f914:	mov	w21, w0
  40f918:	cbnz	w0, 40fa08 <clear@@Base+0xc548>
  40f91c:	stp	x19, x20, [sp, #16]
  40f920:	bl	404110 <clear@@Base+0xc50>
  40f924:	mov	w19, w0
  40f928:	cmn	w0, #0x1
  40f92c:	b.eq	40fa04 <clear@@Base+0xc544>  // b.none
  40f930:	cmp	w0, #0xa
  40f934:	b.eq	40fa10 <clear@@Base+0xc550>  // b.none
  40f938:	adrp	x22, 437000 <PC+0x7b8>
  40f93c:	mov	x20, #0x0                   	// #0
  40f940:	add	x22, x22, #0x840
  40f944:	stp	x25, x26, [sp, #64]
  40f948:	adrp	x25, 43b000 <PC+0x47b8>
  40f94c:	add	x25, x25, #0x2b8
  40f950:	b	40f990 <clear@@Base+0xc4d0>
  40f954:	ldr	w3, [x22]
  40f958:	sub	w3, w3, #0x1
  40f95c:	cmp	w3, w20
  40f960:	b.gt	40f96c <clear@@Base+0xc4ac>
  40f964:	bl	40ded8 <clear@@Base+0xaa18>
  40f968:	cbnz	w0, 40f9f0 <clear@@Base+0xc530>
  40f96c:	ldr	x0, [x22, #8]
  40f970:	add	w21, w26, #0x1
  40f974:	strb	w19, [x0, x20]
  40f978:	add	x20, x20, #0x1
  40f97c:	bl	404110 <clear@@Base+0xc50>
  40f980:	cmp	w0, #0xa
  40f984:	mov	w19, w0
  40f988:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  40f98c:	b.eq	40f9a4 <clear@@Base+0xc4e4>  // b.none
  40f990:	ldr	w0, [x25]
  40f994:	mov	w26, w20
  40f998:	mov	w21, w20
  40f99c:	tst	x0, #0x3
  40f9a0:	b.eq	40f954 <clear@@Base+0xc494>  // b.none
  40f9a4:	ldp	x25, x26, [sp, #64]
  40f9a8:	sxtw	x19, w21
  40f9ac:	bl	4040e8 <clear@@Base+0xc28>
  40f9b0:	ldr	x1, [x22, #8]
  40f9b4:	strb	wzr, [x1, x19]
  40f9b8:	cbz	x24, 40f9c0 <clear@@Base+0xc500>
  40f9bc:	str	x1, [x24]
  40f9c0:	cbz	x23, 40f9dc <clear@@Base+0xc51c>
  40f9c4:	ldp	x19, x20, [sp, #16]
  40f9c8:	str	w21, [x23]
  40f9cc:	ldp	x21, x22, [sp, #32]
  40f9d0:	ldp	x23, x24, [sp, #48]
  40f9d4:	ldp	x29, x30, [sp], #80
  40f9d8:	ret
  40f9dc:	ldp	x19, x20, [sp, #16]
  40f9e0:	ldp	x21, x22, [sp, #32]
  40f9e4:	ldp	x23, x24, [sp, #48]
  40f9e8:	ldp	x29, x30, [sp], #80
  40f9ec:	ret
  40f9f0:	bl	4040e8 <clear@@Base+0xc28>
  40f9f4:	sxtw	x19, w20
  40f9f8:	sub	x0, x0, #0x1
  40f9fc:	ldp	x25, x26, [sp, #64]
  40fa00:	b	40f9b0 <clear@@Base+0xc4f0>
  40fa04:	ldp	x19, x20, [sp, #16]
  40fa08:	mov	x0, #0xffffffffffffffff    	// #-1
  40fa0c:	b	40f9cc <clear@@Base+0xc50c>
  40fa10:	adrp	x22, 437000 <PC+0x7b8>
  40fa14:	mov	x19, #0x0                   	// #0
  40fa18:	add	x22, x22, #0x840
  40fa1c:	b	40f9ac <clear@@Base+0xc4ec>
  40fa20:	mov	x0, #0xffffffffffffffff    	// #-1
  40fa24:	ret
  40fa28:	cmp	x0, #0x0
  40fa2c:	b.le	40fb84 <clear@@Base+0xc6c4>
  40fa30:	stp	x29, x30, [sp, #-80]!
  40fa34:	sub	x0, x0, #0x1
  40fa38:	mov	x29, sp
  40fa3c:	stp	x23, x24, [sp, #48]
  40fa40:	mov	x24, x1
  40fa44:	mov	x23, x2
  40fa48:	bl	404228 <clear@@Base+0xd68>
  40fa4c:	cbnz	w0, 40fb7c <clear@@Base+0xc6bc>
  40fa50:	stp	x21, x22, [sp, #32]
  40fa54:	adrp	x22, 43b000 <PC+0x47b8>
  40fa58:	add	x22, x22, #0x2b8
  40fa5c:	stp	x25, x26, [sp, #64]
  40fa60:	adrp	x25, 437000 <PC+0x7b8>
  40fa64:	add	x21, x25, #0x840
  40fa68:	stp	x19, x20, [sp, #16]
  40fa6c:	ldr	w20, [x25, #2112]
  40fa70:	ldr	x0, [x21, #8]
  40fa74:	sub	w20, w20, #0x1
  40fa78:	strb	wzr, [x0, w20, sxtw]
  40fa7c:	b	40fa8c <clear@@Base+0xc5cc>
  40fa80:	ldr	x1, [x21, #8]
  40fa84:	sub	w20, w20, #0x1
  40fa88:	strb	w19, [x1, w20, sxtw]
  40fa8c:	bl	4044f8 <clear@@Base+0x1038>
  40fa90:	mov	w19, w0
  40fa94:	cmp	w0, #0xa
  40fa98:	b.eq	40fb18 <clear@@Base+0xc658>  // b.none
  40fa9c:	ldr	w0, [x22]
  40faa0:	tst	x0, #0x3
  40faa4:	b.ne	40fb18 <clear@@Base+0xc658>  // b.any
  40faa8:	cmn	w19, #0x1
  40faac:	b.eq	40fb5c <clear@@Base+0xc69c>  // b.none
  40fab0:	cmp	w20, #0x0
  40fab4:	b.gt	40fa80 <clear@@Base+0xc5c0>
  40fab8:	ldr	w26, [x21]
  40fabc:	bl	40ded8 <clear@@Base+0xaa18>
  40fac0:	cbnz	w0, 40fb18 <clear@@Base+0xc658>
  40fac4:	ldr	w20, [x21]
  40fac8:	sxtw	x2, w26
  40facc:	ldr	x1, [x21, #8]
  40fad0:	sub	x2, x2, #0x1
  40fad4:	sxtw	x4, w20
  40fad8:	sub	x4, x4, #0x1
  40fadc:	adds	x2, x1, x2
  40fae0:	add	x4, x1, x4
  40fae4:	b.cs	40fb10 <clear@@Base+0xc650>  // b.hs, b.nlast
  40fae8:	sub	x5, x1, #0x1
  40faec:	mov	x0, #0x0                   	// #0
  40faf0:	sub	x5, x5, x2
  40faf4:	nop
  40faf8:	ldrb	w3, [x2, x0]
  40fafc:	strb	w3, [x4, x0]
  40fb00:	sub	x0, x0, #0x1
  40fb04:	cmp	x5, x0
  40fb08:	b.ne	40faf8 <clear@@Base+0xc638>  // b.any
  40fb0c:	ldr	w20, [x21]
  40fb10:	sub	w20, w20, w26
  40fb14:	b	40fa84 <clear@@Base+0xc5c4>
  40fb18:	bl	4040e8 <clear@@Base+0xc28>
  40fb1c:	add	x0, x0, #0x1
  40fb20:	cbz	x24, 40fb30 <clear@@Base+0xc670>
  40fb24:	ldr	x1, [x21, #8]
  40fb28:	add	x1, x1, w20, sxtw
  40fb2c:	str	x1, [x24]
  40fb30:	cbz	x23, 40fb64 <clear@@Base+0xc6a4>
  40fb34:	ldr	w1, [x25, #2112]
  40fb38:	ldp	x21, x22, [sp, #32]
  40fb3c:	sub	w1, w1, #0x1
  40fb40:	sub	w20, w1, w20
  40fb44:	ldp	x25, x26, [sp, #64]
  40fb48:	str	w20, [x23]
  40fb4c:	ldp	x19, x20, [sp, #16]
  40fb50:	ldp	x23, x24, [sp, #48]
  40fb54:	ldp	x29, x30, [sp], #80
  40fb58:	ret
  40fb5c:	mov	x0, #0x0                   	// #0
  40fb60:	b	40fb20 <clear@@Base+0xc660>
  40fb64:	ldp	x19, x20, [sp, #16]
  40fb68:	ldp	x21, x22, [sp, #32]
  40fb6c:	ldp	x23, x24, [sp, #48]
  40fb70:	ldp	x25, x26, [sp, #64]
  40fb74:	ldp	x29, x30, [sp], #80
  40fb78:	ret
  40fb7c:	mov	x0, #0xffffffffffffffff    	// #-1
  40fb80:	b	40fb50 <clear@@Base+0xc690>
  40fb84:	mov	x0, #0xffffffffffffffff    	// #-1
  40fb88:	ret
  40fb8c:	nop
  40fb90:	stp	x29, x30, [sp, #-64]!
  40fb94:	mov	w1, #0x7fffffff            	// #2147483647
  40fb98:	adrp	x2, 43b000 <PC+0x47b8>
  40fb9c:	mov	x29, sp
  40fba0:	stp	x21, x22, [sp, #32]
  40fba4:	adrp	x21, 43b000 <PC+0x47b8>
  40fba8:	mov	w0, #0x0                   	// #0
  40fbac:	stp	x23, x24, [sp, #48]
  40fbb0:	adrp	x23, 43b000 <PC+0x47b8>
  40fbb4:	ldr	w22, [x21, #396]
  40fbb8:	str	wzr, [x2, #488]
  40fbbc:	str	w1, [x21, #396]
  40fbc0:	stp	x19, x20, [sp, #16]
  40fbc4:	bl	413a40 <error@@Base+0x5a8>
  40fbc8:	ldr	w1, [x23, #384]
  40fbcc:	cmp	w1, #0x0
  40fbd0:	ccmn	x0, #0x1, #0x4, gt
  40fbd4:	b.eq	40fc38 <clear@@Base+0xc778>  // b.none
  40fbd8:	adrp	x24, 437000 <PC+0x7b8>
  40fbdc:	add	x23, x23, #0x180
  40fbe0:	add	x24, x24, #0x840
  40fbe4:	mov	w19, #0x0                   	// #0
  40fbe8:	mov	w20, #0x0                   	// #0
  40fbec:	nop
  40fbf0:	bl	40d1a0 <clear@@Base+0x9ce0>
  40fbf4:	add	w20, w20, #0x1
  40fbf8:	ldr	w1, [x24, #48]
  40fbfc:	ldr	w2, [x23]
  40fc00:	cmp	w19, w1
  40fc04:	csel	w19, w19, w1, ge  // ge = tcont
  40fc08:	cmp	w2, w20
  40fc0c:	ccmn	x0, #0x1, #0x4, gt
  40fc10:	b.ne	40fbf0 <clear@@Base+0xc730>  // b.any
  40fc14:	cmp	w22, w19
  40fc18:	sub	w0, w19, w22
  40fc1c:	csel	w0, w0, wzr, le
  40fc20:	str	w22, [x21, #396]
  40fc24:	ldp	x19, x20, [sp, #16]
  40fc28:	ldp	x21, x22, [sp, #32]
  40fc2c:	ldp	x23, x24, [sp, #48]
  40fc30:	ldp	x29, x30, [sp], #64
  40fc34:	ret
  40fc38:	mov	w19, #0x0                   	// #0
  40fc3c:	b	40fc14 <clear@@Base+0xc754>
  40fc40:	stp	x29, x30, [sp, #-32]!
  40fc44:	mov	x29, sp
  40fc48:	stp	x19, x20, [sp, #16]
  40fc4c:	adrp	x19, 437000 <PC+0x7b8>
  40fc50:	ldr	w0, [x19, #2744]
  40fc54:	tbnz	w0, #31, 40fc68 <clear@@Base+0xc7a8>
  40fc58:	add	w0, w0, #0x1
  40fc5c:	cmp	w0, #0x64
  40fc60:	b.gt	40fc74 <clear@@Base+0xc7b4>
  40fc64:	str	w0, [x19, #2744]
  40fc68:	ldp	x19, x20, [sp, #16]
  40fc6c:	ldp	x29, x30, [sp], #32
  40fc70:	ret
  40fc74:	add	x1, x19, #0xab8
  40fc78:	str	wzr, [x19, #2744]
  40fc7c:	ldr	x20, [x1, #8]
  40fc80:	bl	412e60 <clear@@Base+0xf9a0>
  40fc84:	add	x20, x20, #0x1
  40fc88:	cmp	x20, x0
  40fc8c:	b.ge	40fc68 <clear@@Base+0xc7a8>  // b.tcont
  40fc90:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  40fc94:	mov	x1, #0x0                   	// #0
  40fc98:	add	x0, x0, #0x938
  40fc9c:	bl	4135c8 <error@@Base+0x130>
  40fca0:	mov	w0, #0xffffffff            	// #-1
  40fca4:	str	w0, [x19, #2744]
  40fca8:	b	40fc68 <clear@@Base+0xc7a8>
  40fcac:	nop
  40fcb0:	adrp	x2, 437000 <PC+0x7b8>
  40fcb4:	add	x2, x2, #0xb00
  40fcb8:	adrp	x1, 439000 <PC+0x27b8>
  40fcbc:	mov	x0, x2
  40fcc0:	add	x1, x1, #0x9f0
  40fcc4:	nop
  40fcc8:	add	x0, x0, #0x28
  40fccc:	cmp	x0, x1
  40fcd0:	stur	x0, [x0, #-40]
  40fcd4:	b.ne	40fcc8 <clear@@Base+0xc808>  // b.any
  40fcd8:	adrp	x1, 437000 <PC+0x7b8>
  40fcdc:	add	x1, x1, #0xab8
  40fce0:	add	x0, x1, #0x20
  40fce4:	mov	x4, #0x1                   	// #1
  40fce8:	adrp	x3, 439000 <PC+0x27b8>
  40fcec:	add	x3, x3, #0xa18
  40fcf0:	stp	x2, x3, [x1, #16]
  40fcf4:	stp	x0, xzr, [x0, #8]
  40fcf8:	stp	xzr, x4, [x0, #24]
  40fcfc:	str	x0, [x1, #32]
  40fd00:	str	xzr, [x2, #7920]
  40fd04:	ret
  40fd08:	adrp	x5, 437000 <PC+0x7b8>
  40fd0c:	add	x5, x5, #0xab8
  40fd10:	add	x4, x5, #0x20
  40fd14:	ldr	x2, [x5, #32]
  40fd18:	cmp	x2, x4
  40fd1c:	b.ne	40fd3c <clear@@Base+0xc87c>  // b.any
  40fd20:	b	40fd48 <clear@@Base+0xc888>
  40fd24:	ldr	x3, [x2, #32]
  40fd28:	cmp	x3, x0
  40fd2c:	b.eq	40fe3c <clear@@Base+0xc97c>  // b.none
  40fd30:	ldr	x2, [x2]
  40fd34:	cmp	x2, x4
  40fd38:	b.eq	40fd48 <clear@@Base+0xc888>  // b.none
  40fd3c:	ldr	x3, [x2, #16]
  40fd40:	cmp	x3, x1
  40fd44:	b.lt	40fd24 <clear@@Base+0xc864>  // b.tstop
  40fd48:	ldp	x3, x7, [x5, #16]
  40fd4c:	ldr	x4, [x2, #8]
  40fd50:	cbz	x3, 40fe40 <clear@@Base+0xc980>
  40fd54:	str	x1, [x3, #16]
  40fd58:	str	x0, [x3, #32]
  40fd5c:	ldr	x6, [x3]
  40fd60:	stp	x2, x4, [x3]
  40fd64:	str	x3, [x2, #8]
  40fd68:	str	x3, [x4]
  40fd6c:	str	x6, [x5, #16]
  40fd70:	add	x6, x5, #0x20
  40fd74:	cmp	x3, x6
  40fd78:	b.eq	40fe6c <clear@@Base+0xc9ac>  // b.none
  40fd7c:	ldr	x0, [x3]
  40fd80:	cmp	x0, x6
  40fd84:	b.eq	40fd9c <clear@@Base+0xc8dc>  // b.none
  40fd88:	ldr	x6, [x3, #8]
  40fd8c:	ldr	x0, [x0, #16]
  40fd90:	ldr	x6, [x6, #16]
  40fd94:	sub	x0, x0, x6
  40fd98:	str	x0, [x3, #24]
  40fd9c:	add	x0, x5, #0x20
  40fda0:	cmp	x2, x0
  40fda4:	b.eq	40fdc4 <clear@@Base+0xc904>  // b.none
  40fda8:	ldr	x0, [x2]
  40fdac:	add	x6, x5, #0x20
  40fdb0:	cmp	x0, x6
  40fdb4:	b.eq	40fdc4 <clear@@Base+0xc904>  // b.none
  40fdb8:	ldr	x0, [x0, #16]
  40fdbc:	sub	x0, x0, x1
  40fdc0:	str	x0, [x2, #24]
  40fdc4:	add	x0, x5, #0x20
  40fdc8:	cmp	x3, x0
  40fdcc:	ccmp	x4, x0, #0x4, ne  // ne = any
  40fdd0:	b.eq	40fde4 <clear@@Base+0xc924>  // b.none
  40fdd4:	ldr	x0, [x4, #8]
  40fdd8:	ldr	x0, [x0, #16]
  40fddc:	sub	x1, x1, x0
  40fde0:	str	x1, [x4, #24]
  40fde4:	cbnz	x7, 40fe3c <clear@@Base+0xc97c>
  40fde8:	ldr	x0, [x5, #32]
  40fdec:	add	x6, x5, #0x20
  40fdf0:	ldr	x1, [x0]
  40fdf4:	ldr	x2, [x0, #24]
  40fdf8:	cmp	x1, x6
  40fdfc:	b.ne	40fe1c <clear@@Base+0xc95c>  // b.any
  40fe00:	mov	x0, #0x0                   	// #0
  40fe04:	b	40fe2c <clear@@Base+0xc96c>
  40fe08:	ldr	x3, [x1, #24]
  40fe0c:	cmp	x2, x3
  40fe10:	csel	x0, x1, x0, ge  // ge = tcont
  40fe14:	csel	x2, x3, x2, ge  // ge = tcont
  40fe18:	mov	x1, x4
  40fe1c:	ldr	x4, [x1]
  40fe20:	cmp	x4, x6
  40fe24:	b.ne	40fe08 <clear@@Base+0xc948>  // b.any
  40fe28:	str	x0, [x5, #24]
  40fe2c:	ldp	x1, x2, [x0]
  40fe30:	str	x2, [x1, #8]
  40fe34:	ldr	x0, [x0, #8]
  40fe38:	str	x1, [x0]
  40fe3c:	ret
  40fe40:	mov	x3, x7
  40fe44:	str	xzr, [x5, #24]
  40fe48:	add	x6, x5, #0x20
  40fe4c:	mov	x7, #0x0                   	// #0
  40fe50:	cmp	x3, x6
  40fe54:	stp	x2, x4, [x3]
  40fe58:	str	x1, [x3, #16]
  40fe5c:	str	x0, [x3, #32]
  40fe60:	str	x3, [x2, #8]
  40fe64:	str	x3, [x4]
  40fe68:	b.ne	40fd7c <clear@@Base+0xc8bc>  // b.any
  40fe6c:	cmp	x2, x3
  40fe70:	b.ne	40fda8 <clear@@Base+0xc8e8>  // b.any
  40fe74:	b	40fde4 <clear@@Base+0xc924>
  40fe78:	stp	x29, x30, [sp, #-64]!
  40fe7c:	mov	x29, sp
  40fe80:	stp	x19, x20, [sp, #16]
  40fe84:	str	x23, [sp, #48]
  40fe88:	adrp	x23, 437000 <PC+0x7b8>
  40fe8c:	add	x20, x23, #0xab8
  40fe90:	stp	x21, x22, [sp, #32]
  40fe94:	add	x1, x20, #0x20
  40fe98:	mov	x21, x0
  40fe9c:	mov	x0, x1
  40fea0:	ldr	x19, [x20, #32]
  40fea4:	cmp	x19, x1
  40fea8:	b.eq	40ff94 <clear@@Base+0xcad4>  // b.none
  40feac:	ldr	x1, [x19, #16]
  40feb0:	cmp	x1, x21
  40feb4:	b.lt	40ff88 <clear@@Base+0xcac8>  // b.tstop
  40feb8:	b.eq	40ffd4 <clear@@Base+0xcb14>  // b.none
  40febc:	bl	412e60 <clear@@Base+0xf9a0>
  40fec0:	str	x0, [x20, #8]
  40fec4:	ldp	x22, x1, [x19, #8]
  40fec8:	ldr	x0, [x22, #16]
  40fecc:	sub	x2, x1, x21
  40fed0:	sub	x3, x21, x0
  40fed4:	cmp	x3, x2
  40fed8:	b.ge	40fff0 <clear@@Base+0xcb30>  // b.tcont
  40fedc:	bl	404228 <clear@@Base+0xd68>
  40fee0:	cbnz	w0, 40ffb8 <clear@@Base+0xcaf8>
  40fee4:	ldr	x19, [x22, #16]
  40fee8:	str	wzr, [x23, #2744]
  40feec:	ldr	x20, [x22, #32]
  40fef0:	cmp	x21, x19
  40fef4:	b.le	410058 <clear@@Base+0xcb98>
  40fef8:	adrp	x23, 43b000 <PC+0x47b8>
  40fefc:	add	x23, x23, #0x2b8
  40ff00:	b	40ff18 <clear@@Base+0xca58>
  40ff04:	cmn	x0, #0x1
  40ff08:	b.eq	40ffb8 <clear@@Base+0xcaf8>  // b.none
  40ff0c:	bl	40fc40 <clear@@Base+0xc780>
  40ff10:	cmp	x21, x19
  40ff14:	b.le	410058 <clear@@Base+0xcb98>
  40ff18:	mov	x0, x19
  40ff1c:	mov	x1, #0x0                   	// #0
  40ff20:	mov	x2, #0x0                   	// #0
  40ff24:	bl	40f8f0 <clear@@Base+0xc430>
  40ff28:	ldr	w1, [x23]
  40ff2c:	mov	x19, x0
  40ff30:	add	x20, x20, #0x1
  40ff34:	tst	x1, #0x3
  40ff38:	b.eq	40ff04 <clear@@Base+0xca44>  // b.none
  40ff3c:	adrp	x0, 43b000 <PC+0x47b8>
  40ff40:	ldr	w1, [x0, #508]
  40ff44:	cmp	w1, #0x2
  40ff48:	b.ne	40ff58 <clear@@Base+0xca98>  // b.any
  40ff4c:	adrp	x1, 43b000 <PC+0x47b8>
  40ff50:	mov	w2, #0x1                   	// #1
  40ff54:	str	w2, [x1, #468]
  40ff58:	str	wzr, [x0, #508]
  40ff5c:	mov	x1, #0x0                   	// #0
  40ff60:	mov	x20, #0x0                   	// #0
  40ff64:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  40ff68:	add	x0, x0, #0x958
  40ff6c:	bl	413498 <error@@Base>
  40ff70:	mov	x0, x20
  40ff74:	ldp	x19, x20, [sp, #16]
  40ff78:	ldp	x21, x22, [sp, #32]
  40ff7c:	ldr	x23, [sp, #48]
  40ff80:	ldp	x29, x30, [sp], #64
  40ff84:	ret
  40ff88:	ldr	x19, [x19]
  40ff8c:	cmp	x19, x0
  40ff90:	b.ne	40feac <clear@@Base+0xc9ec>  // b.any
  40ff94:	ldr	x0, [x20, #48]
  40ff98:	add	x19, x20, #0x20
  40ff9c:	cmp	x21, x0
  40ffa0:	b.eq	40ffd4 <clear@@Base+0xcb14>  // b.none
  40ffa4:	bl	412e60 <clear@@Base+0xf9a0>
  40ffa8:	str	x0, [x20, #8]
  40ffac:	ldr	x22, [x19, #8]
  40ffb0:	ldr	x0, [x22, #16]
  40ffb4:	b	40fedc <clear@@Base+0xca1c>
  40ffb8:	mov	x20, #0x0                   	// #0
  40ffbc:	mov	x0, x20
  40ffc0:	ldp	x19, x20, [sp, #16]
  40ffc4:	ldp	x21, x22, [sp, #32]
  40ffc8:	ldr	x23, [sp, #48]
  40ffcc:	ldp	x29, x30, [sp], #64
  40ffd0:	ret
  40ffd4:	ldr	x20, [x19, #32]
  40ffd8:	ldp	x21, x22, [sp, #32]
  40ffdc:	mov	x0, x20
  40ffe0:	ldp	x19, x20, [sp, #16]
  40ffe4:	ldr	x23, [sp, #48]
  40ffe8:	ldp	x29, x30, [sp], #64
  40ffec:	ret
  40fff0:	mov	x0, x1
  40fff4:	bl	404228 <clear@@Base+0xd68>
  40fff8:	cbnz	w0, 40ffb8 <clear@@Base+0xcaf8>
  40fffc:	ldr	x22, [x19, #16]
  410000:	str	wzr, [x23, #2744]
  410004:	ldr	x20, [x19, #32]
  410008:	cmp	x21, x22
  41000c:	b.ge	410088 <clear@@Base+0xcbc8>  // b.tcont
  410010:	adrp	x23, 43b000 <PC+0x47b8>
  410014:	add	x23, x23, #0x2b8
  410018:	b	410030 <clear@@Base+0xcb70>
  41001c:	cmn	x0, #0x1
  410020:	b.eq	40ffb8 <clear@@Base+0xcaf8>  // b.none
  410024:	bl	40fc40 <clear@@Base+0xc780>
  410028:	cmp	x21, x22
  41002c:	b.ge	410088 <clear@@Base+0xcbc8>  // b.tcont
  410030:	mov	x0, x22
  410034:	mov	x1, #0x0                   	// #0
  410038:	mov	x2, #0x0                   	// #0
  41003c:	bl	40fa28 <clear@@Base+0xc568>
  410040:	ldr	w1, [x23]
  410044:	mov	x22, x0
  410048:	sub	x20, x20, #0x1
  41004c:	tst	x1, #0x3
  410050:	b.eq	41001c <clear@@Base+0xcb5c>  // b.none
  410054:	b	40ff3c <clear@@Base+0xca7c>
  410058:	mov	x1, x19
  41005c:	mov	x0, x20
  410060:	bl	40fd08 <clear@@Base+0xc848>
  410064:	cmp	x21, x19
  410068:	cset	x0, lt  // lt = tstop
  41006c:	sub	x20, x20, x0
  410070:	mov	x0, x20
  410074:	ldp	x19, x20, [sp, #16]
  410078:	ldp	x21, x22, [sp, #32]
  41007c:	ldr	x23, [sp, #48]
  410080:	ldp	x29, x30, [sp], #64
  410084:	ret
  410088:	mov	x1, x22
  41008c:	mov	x0, x20
  410090:	bl	40fd08 <clear@@Base+0xc848>
  410094:	b	40ffbc <clear@@Base+0xcafc>
  410098:	adrp	x2, 43b000 <PC+0x47b8>
  41009c:	ldr	w2, [x2, #508]
  4100a0:	cmp	w2, #0x0
  4100a4:	ccmn	x0, #0x1, #0x4, ne  // ne = any
  4100a8:	b.eq	4100b8 <clear@@Base+0xcbf8>  // b.none
  4100ac:	cmp	x0, #0x0
  4100b0:	b.le	4100c0 <clear@@Base+0xcc00>
  4100b4:	b	40fe78 <clear@@Base+0xc9b8>
  4100b8:	mov	x0, #0x0                   	// #0
  4100bc:	ret
  4100c0:	mov	x0, #0x1                   	// #1
  4100c4:	ret
  4100c8:	cmp	x0, #0x1
  4100cc:	b.le	4101b8 <clear@@Base+0xccf8>
  4100d0:	stp	x29, x30, [sp, #-48]!
  4100d4:	mov	x29, sp
  4100d8:	stp	x19, x20, [sp, #16]
  4100dc:	mov	x20, x0
  4100e0:	adrp	x0, 437000 <PC+0x7b8>
  4100e4:	add	x0, x0, #0xab8
  4100e8:	stp	x21, x22, [sp, #32]
  4100ec:	add	x2, x0, #0x20
  4100f0:	ldr	x19, [x0, #32]
  4100f4:	cmp	x19, x2
  4100f8:	b.eq	4101a0 <clear@@Base+0xcce0>  // b.none
  4100fc:	ldr	x1, [x19, #32]
  410100:	cmp	x1, x20
  410104:	b.lt	410194 <clear@@Base+0xccd4>  // b.tstop
  410108:	b.eq	4101c8 <clear@@Base+0xcd08>  // b.none
  41010c:	ldr	x21, [x19, #8]
  410110:	sub	x1, x1, x20
  410114:	ldr	x0, [x21, #32]
  410118:	sub	x0, x20, x0
  41011c:	cmp	x0, x1
  410120:	b.ge	410204 <clear@@Base+0xcd44>  // b.tcont
  410124:	ldr	x0, [x21, #16]
  410128:	bl	404228 <clear@@Base+0xd68>
  41012c:	cbnz	w0, 41017c <clear@@Base+0xccbc>
  410130:	ldr	x19, [x21, #32]
  410134:	ldr	x8, [x21, #16]
  410138:	cmp	x20, x19
  41013c:	b.le	410260 <clear@@Base+0xcda0>
  410140:	adrp	x21, 43b000 <PC+0x47b8>
  410144:	add	x21, x21, #0x2b8
  410148:	b	410154 <clear@@Base+0xcc94>
  41014c:	cmp	x20, x19
  410150:	b.eq	4101e4 <clear@@Base+0xcd24>  // b.none
  410154:	mov	x0, x8
  410158:	mov	x1, #0x0                   	// #0
  41015c:	mov	x2, #0x0                   	// #0
  410160:	bl	40f8f0 <clear@@Base+0xc430>
  410164:	ldr	w1, [x21]
  410168:	mov	x8, x0
  41016c:	add	x19, x19, #0x1
  410170:	tst	x1, #0x3
  410174:	ccmn	x0, #0x1, #0x4, eq  // eq = none
  410178:	b.ne	41014c <clear@@Base+0xcc8c>  // b.any
  41017c:	mov	x8, #0xffffffffffffffff    	// #-1
  410180:	mov	x0, x8
  410184:	ldp	x19, x20, [sp, #16]
  410188:	ldp	x21, x22, [sp, #32]
  41018c:	ldp	x29, x30, [sp], #48
  410190:	ret
  410194:	ldr	x19, [x19]
  410198:	cmp	x19, x2
  41019c:	b.ne	4100fc <clear@@Base+0xcc3c>  // b.any
  4101a0:	ldr	x1, [x0, #64]
  4101a4:	add	x0, x0, #0x20
  4101a8:	cmp	x20, x1
  4101ac:	b.eq	4101c4 <clear@@Base+0xcd04>  // b.none
  4101b0:	ldr	x21, [x0, #8]
  4101b4:	b	410124 <clear@@Base+0xcc64>
  4101b8:	mov	x8, #0x0                   	// #0
  4101bc:	mov	x0, x8
  4101c0:	ret
  4101c4:	mov	x19, x0
  4101c8:	ldr	x8, [x19, #16]
  4101cc:	ldp	x19, x20, [sp, #16]
  4101d0:	mov	x0, x8
  4101d4:	ldp	x21, x22, [sp, #32]
  4101d8:	ldp	x29, x30, [sp], #48
  4101dc:	ret
  4101e0:	mov	x20, x22
  4101e4:	mov	x0, x20
  4101e8:	mov	x1, x8
  4101ec:	bl	40fd08 <clear@@Base+0xc848>
  4101f0:	mov	x0, x8
  4101f4:	ldp	x19, x20, [sp, #16]
  4101f8:	ldp	x21, x22, [sp, #32]
  4101fc:	ldp	x29, x30, [sp], #48
  410200:	ret
  410204:	ldr	x0, [x19, #16]
  410208:	bl	404228 <clear@@Base+0xd68>
  41020c:	cbnz	w0, 41017c <clear@@Base+0xccbc>
  410210:	ldr	x22, [x19, #32]
  410214:	ldr	x8, [x19, #16]
  410218:	cmp	x20, x22
  41021c:	b.ge	4101e0 <clear@@Base+0xcd20>  // b.tcont
  410220:	adrp	x21, 43b000 <PC+0x47b8>
  410224:	add	x21, x21, #0x2b8
  410228:	b	410234 <clear@@Base+0xcd74>
  41022c:	cmp	x20, x22
  410230:	b.eq	4101e4 <clear@@Base+0xcd24>  // b.none
  410234:	mov	x0, x8
  410238:	mov	x1, #0x0                   	// #0
  41023c:	mov	x2, #0x0                   	// #0
  410240:	bl	40fa28 <clear@@Base+0xc568>
  410244:	ldr	w1, [x21]
  410248:	mov	x8, x0
  41024c:	sub	x22, x22, #0x1
  410250:	tst	x1, #0x3
  410254:	ccmn	x0, #0x1, #0x4, eq  // eq = none
  410258:	b.ne	41022c <clear@@Base+0xcd6c>  // b.any
  41025c:	b	41017c <clear@@Base+0xccbc>
  410260:	mov	x20, x19
  410264:	b	4101e4 <clear@@Base+0xcd24>
  410268:	stp	x29, x30, [sp, #-48]!
  41026c:	mov	x29, sp
  410270:	stp	x19, x20, [sp, #16]
  410274:	mov	w19, w0
  410278:	stp	x21, x22, [sp, #32]
  41027c:	bl	413a40 <error@@Base+0x5a8>
  410280:	mov	x20, x0
  410284:	bl	4040a0 <clear@@Base+0xbe0>
  410288:	adrp	x21, 43b000 <PC+0x47b8>
  41028c:	cmp	w19, #0x0
  410290:	mov	x22, x0
  410294:	ccmn	x20, #0x1, #0x0, ge  // ge = tcont
  410298:	add	x21, x21, #0x180
  41029c:	b.eq	4102b8 <clear@@Base+0xcdf8>  // b.none
  4102a0:	b	4102f8 <clear@@Base+0xce38>
  4102a4:	bl	413a40 <error@@Base+0x5a8>
  4102a8:	mov	x20, x0
  4102ac:	cmp	w19, #0x0
  4102b0:	ccmn	x0, #0x1, #0x0, ge  // ge = tcont
  4102b4:	b.ne	4102f8 <clear@@Base+0xce38>  // b.any
  4102b8:	ldr	w1, [x21]
  4102bc:	cmp	w1, w19
  4102c0:	add	w19, w19, #0x1
  4102c4:	mov	w0, w19
  4102c8:	b.gt	4102a4 <clear@@Base+0xcde4>
  4102cc:	adrp	x0, 43b000 <PC+0x47b8>
  4102d0:	ldr	w1, [x0, #508]
  4102d4:	mov	x0, #0xffffffffffffffff    	// #-1
  4102d8:	cbz	w1, 410330 <clear@@Base+0xce70>
  4102dc:	cmn	x22, #0x1
  4102e0:	b.eq	410330 <clear@@Base+0xce70>  // b.none
  4102e4:	mov	x20, x22
  4102e8:	cmp	x22, #0x0
  4102ec:	mov	x0, #0x0                   	// #0
  4102f0:	b.gt	41031c <clear@@Base+0xce5c>
  4102f4:	b	410330 <clear@@Base+0xce70>
  4102f8:	adrp	x0, 43b000 <PC+0x47b8>
  4102fc:	cmn	x20, #0x1
  410300:	ldr	w1, [x0, #508]
  410304:	b.eq	4102d0 <clear@@Base+0xce10>  // b.none
  410308:	mov	x0, #0x0                   	// #0
  41030c:	cbz	w1, 410324 <clear@@Base+0xce64>
  410310:	cmp	x20, #0x0
  410314:	mov	x0, #0x1                   	// #1
  410318:	b.le	410324 <clear@@Base+0xce64>
  41031c:	mov	x0, x20
  410320:	bl	40fe78 <clear@@Base+0xc9b8>
  410324:	cmp	x22, x20
  410328:	cset	x1, eq  // eq = none
  41032c:	sub	x0, x0, x1
  410330:	ldp	x19, x20, [sp, #16]
  410334:	ldp	x21, x22, [sp, #32]
  410338:	ldp	x29, x30, [sp], #48
  41033c:	ret
  410340:	stp	x29, x30, [sp, #-80]!
  410344:	mov	x29, sp
  410348:	stp	x19, x20, [sp, #16]
  41034c:	mov	x19, x0
  410350:	stp	x21, x22, [sp, #32]
  410354:	stp	x23, x24, [sp, #48]
  410358:	mov	x23, x1
  41035c:	ldrb	w0, [x0]
  410360:	cmp	w0, #0x2d
  410364:	b.ne	410510 <clear@@Base+0xd050>  // b.any
  410368:	add	x19, x19, #0x1
  41036c:	bl	40a808 <clear@@Base+0x7348>
  410370:	mov	x24, x0
  410374:	mov	x0, #0x0                   	// #0
  410378:	bl	40aef8 <clear@@Base+0x7a38>
  41037c:	bl	403318 <setlocale@plt+0x16f8>
  410380:	bl	412f88 <clear@@Base+0xfac8>
  410384:	mov	w0, #0x0                   	// #0
  410388:	bl	4025f8 <setlocale@plt+0x9d8>
  41038c:	mov	w0, #0x0                   	// #0
  410390:	bl	416468 <winch@@Base+0xe0>
  410394:	mov	w0, #0x0                   	// #0
  410398:	bl	4017e0 <dup@plt>
  41039c:	mov	w21, w0
  4103a0:	mov	w0, #0x0                   	// #0
  4103a4:	bl	401a20 <close@plt>
  4103a8:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  4103ac:	mov	w1, #0x0                   	// #0
  4103b0:	add	x0, x0, #0x970
  4103b4:	bl	401930 <open@plt>
  4103b8:	tbnz	w0, #31, 410538 <clear@@Base+0xd078>
  4103bc:	adrp	x0, 418000 <winch@@Base+0x1c78>
  4103c0:	add	x0, x0, #0x608
  4103c4:	bl	40a208 <clear@@Base+0x6d48>
  4103c8:	mov	x22, x0
  4103cc:	cbz	x0, 410458 <clear@@Base+0xcf98>
  4103d0:	ldrb	w2, [x0]
  4103d4:	ldrb	w1, [x19]
  4103d8:	cbz	w2, 41045c <clear@@Base+0xcf9c>
  4103dc:	cbz	w1, 410544 <clear@@Base+0xd084>
  4103e0:	mov	x0, x19
  4103e4:	stp	x25, x26, [sp, #64]
  4103e8:	bl	40b668 <clear@@Base+0x81a8>
  4103ec:	mov	x25, x0
  4103f0:	cbz	x0, 410554 <clear@@Base+0xd094>
  4103f4:	mov	x0, x22
  4103f8:	bl	4017b0 <strlen@plt>
  4103fc:	mov	x26, x0
  410400:	mov	x0, x25
  410404:	bl	4017b0 <strlen@plt>
  410408:	add	w26, w26, w0
  41040c:	add	w26, w26, #0x5
  410410:	mov	w1, #0x1                   	// #1
  410414:	mov	w0, w26
  410418:	bl	4021e8 <setlocale@plt+0x5c8>
  41041c:	mov	x20, x0
  410420:	bl	40c540 <clear@@Base+0x9080>
  410424:	sxtw	x1, w26
  410428:	mov	x4, x0
  41042c:	mov	x5, x25
  410430:	mov	x3, x22
  410434:	adrp	x2, 418000 <winch@@Base+0x1c78>
  410438:	add	x2, x2, #0x618
  41043c:	mov	x0, x20
  410440:	bl	401870 <snprintf@plt>
  410444:	mov	x0, x25
  410448:	bl	401a90 <free@plt>
  41044c:	ldp	x25, x26, [sp, #64]
  410450:	cbnz	x20, 41046c <clear@@Base+0xcfac>
  410454:	nop
  410458:	ldrb	w1, [x19]
  41045c:	cbz	w1, 4104fc <clear@@Base+0xd03c>
  410460:	mov	x0, x19
  410464:	bl	402220 <setlocale@plt+0x600>
  410468:	mov	x20, x0
  41046c:	mov	x0, x20
  410470:	bl	401a00 <system@plt>
  410474:	mov	x0, x20
  410478:	bl	401a90 <free@plt>
  41047c:	mov	w0, #0x0                   	// #0
  410480:	bl	401a20 <close@plt>
  410484:	mov	w0, w21
  410488:	bl	4017e0 <dup@plt>
  41048c:	mov	w0, w21
  410490:	bl	401a20 <close@plt>
  410494:	mov	w0, #0x1                   	// #1
  410498:	bl	416468 <winch@@Base+0xe0>
  41049c:	mov	w0, #0x1                   	// #1
  4104a0:	bl	4025f8 <setlocale@plt+0x9d8>
  4104a4:	cbz	x23, 4104cc <clear@@Base+0xd00c>
  4104a8:	mov	x0, x23
  4104ac:	bl	413140 <clear@@Base+0xfc80>
  4104b0:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  4104b4:	add	x0, x0, #0x988
  4104b8:	bl	413140 <clear@@Base+0xfc80>
  4104bc:	bl	413460 <clear@@Base+0xffa0>
  4104c0:	mov	w0, #0xa                   	// #10
  4104c4:	bl	413000 <clear@@Base+0xfb40>
  4104c8:	bl	412f88 <clear@@Base+0xfac8>
  4104cc:	bl	4031f0 <setlocale@plt+0x15d0>
  4104d0:	adrp	x1, 43b000 <PC+0x47b8>
  4104d4:	mov	w2, #0x1                   	// #1
  4104d8:	mov	x0, x24
  4104dc:	str	w2, [x1, #468]
  4104e0:	bl	40b160 <clear@@Base+0x7ca0>
  4104e4:	ldp	x19, x20, [sp, #16]
  4104e8:	mov	w0, #0x0                   	// #0
  4104ec:	ldp	x21, x22, [sp, #32]
  4104f0:	ldp	x23, x24, [sp, #48]
  4104f4:	ldp	x29, x30, [sp], #80
  4104f8:	b	416388 <winch@@Base>
  4104fc:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  410500:	add	x0, x0, #0x980
  410504:	bl	402220 <setlocale@plt+0x600>
  410508:	mov	x20, x0
  41050c:	b	41046c <clear@@Base+0xcfac>
  410510:	bl	403690 <clear@@Base+0x1d0>
  410514:	adrp	x0, 418000 <winch@@Base+0x1c78>
  410518:	add	x0, x0, #0x130
  41051c:	bl	413140 <clear@@Base+0xfc80>
  410520:	mov	x0, x19
  410524:	bl	413140 <clear@@Base+0xfc80>
  410528:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  41052c:	add	x0, x0, #0xd28
  410530:	bl	413140 <clear@@Base+0xfc80>
  410534:	b	41036c <clear@@Base+0xceac>
  410538:	mov	w0, w21
  41053c:	bl	4017e0 <dup@plt>
  410540:	b	4103bc <clear@@Base+0xcefc>
  410544:	bl	402220 <setlocale@plt+0x600>
  410548:	mov	x20, x0
  41054c:	cbnz	x20, 41046c <clear@@Base+0xcfac>
  410550:	b	410458 <clear@@Base+0xcf98>
  410554:	ldrb	w1, [x19]
  410558:	ldp	x25, x26, [sp, #64]
  41055c:	cbnz	w1, 410460 <clear@@Base+0xcfa0>
  410560:	b	4104fc <clear@@Base+0xd03c>
  410564:	nop
  410568:	stp	x29, x30, [sp, #-64]!
  41056c:	mov	x29, sp
  410570:	stp	x19, x20, [sp, #16]
  410574:	mov	x19, x0
  410578:	mov	x20, x1
  41057c:	mov	x0, x1
  410580:	stp	x21, x22, [sp, #32]
  410584:	mov	x21, x2
  410588:	str	x23, [sp, #48]
  41058c:	bl	404228 <clear@@Base+0xd68>
  410590:	cbnz	w0, 4106b8 <clear@@Base+0xd1f8>
  410594:	mov	w23, w0
  410598:	adrp	x1, 417000 <winch@@Base+0xc78>
  41059c:	mov	x0, x19
  4105a0:	add	x1, x1, #0xfd8
  4105a4:	bl	401940 <popen@plt>
  4105a8:	mov	x22, x0
  4105ac:	cbz	x0, 4106d0 <clear@@Base+0xd210>
  4105b0:	bl	403690 <clear@@Base+0x1d0>
  4105b4:	adrp	x0, 418000 <winch@@Base+0x1c78>
  4105b8:	add	x0, x0, #0x130
  4105bc:	bl	413140 <clear@@Base+0xfc80>
  4105c0:	mov	x0, x19
  4105c4:	bl	413140 <clear@@Base+0xfc80>
  4105c8:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  4105cc:	add	x0, x0, #0xd28
  4105d0:	bl	413140 <clear@@Base+0xfc80>
  4105d4:	mov	w19, #0xffffffff            	// #-1
  4105d8:	bl	403318 <setlocale@plt+0x16f8>
  4105dc:	bl	412f88 <clear@@Base+0xfac8>
  4105e0:	mov	w0, #0x0                   	// #0
  4105e4:	bl	4025f8 <setlocale@plt+0x9d8>
  4105e8:	mov	w0, #0x0                   	// #0
  4105ec:	bl	416468 <winch@@Base+0xe0>
  4105f0:	mov	x1, #0x1                   	// #1
  4105f4:	mov	w0, #0xd                   	// #13
  4105f8:	bl	4018c0 <signal@plt>
  4105fc:	b	41060c <clear@@Base+0xd14c>
  410600:	bl	401830 <putc@plt>
  410604:	cmn	w0, #0x1
  410608:	b.eq	410694 <clear@@Base+0xd1d4>  // b.none
  41060c:	cmn	x21, #0x1
  410610:	b.eq	410620 <clear@@Base+0xd160>  // b.none
  410614:	cmp	x20, x21
  410618:	add	x20, x20, #0x1
  41061c:	b.gt	410694 <clear@@Base+0xd1d4>
  410620:	bl	404110 <clear@@Base+0xc50>
  410624:	mov	w19, w0
  410628:	mov	x1, x22
  41062c:	cmn	w0, #0x1
  410630:	b.ne	410600 <clear@@Base+0xd140>  // b.any
  410634:	mov	x0, x22
  410638:	bl	401b90 <pclose@plt>
  41063c:	mov	x1, #0x0                   	// #0
  410640:	mov	w0, #0xd                   	// #13
  410644:	bl	4018c0 <signal@plt>
  410648:	mov	w0, #0x1                   	// #1
  41064c:	bl	416468 <winch@@Base+0xe0>
  410650:	mov	w0, #0x1                   	// #1
  410654:	bl	4025f8 <setlocale@plt+0x9d8>
  410658:	bl	4031f0 <setlocale@plt+0x15d0>
  41065c:	adrp	x1, 43b000 <PC+0x47b8>
  410660:	mov	w2, #0x1                   	// #1
  410664:	mov	w0, #0x0                   	// #0
  410668:	str	w2, [x1, #468]
  41066c:	bl	416388 <winch@@Base>
  410670:	mov	w0, w23
  410674:	ldp	x19, x20, [sp, #16]
  410678:	ldp	x21, x22, [sp, #32]
  41067c:	ldr	x23, [sp, #48]
  410680:	ldp	x29, x30, [sp], #64
  410684:	ret
  410688:	bl	401830 <putc@plt>
  41068c:	cmn	w0, #0x1
  410690:	b.eq	410634 <clear@@Base+0xd174>  // b.none
  410694:	cmp	w19, #0xa
  410698:	ccmn	w19, #0x1, #0x4, ne  // ne = any
  41069c:	b.eq	410634 <clear@@Base+0xd174>  // b.none
  4106a0:	bl	404110 <clear@@Base+0xc50>
  4106a4:	mov	w19, w0
  4106a8:	mov	x1, x22
  4106ac:	cmn	w0, #0x1
  4106b0:	b.ne	410688 <clear@@Base+0xd1c8>  // b.any
  4106b4:	b	410634 <clear@@Base+0xd174>
  4106b8:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  4106bc:	mov	x1, #0x0                   	// #0
  4106c0:	add	x0, x0, #0x9a0
  4106c4:	mov	w23, #0xffffffff            	// #-1
  4106c8:	bl	413498 <error@@Base>
  4106cc:	b	410670 <clear@@Base+0xd1b0>
  4106d0:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  4106d4:	mov	x1, #0x0                   	// #0
  4106d8:	add	x0, x0, #0x9c0
  4106dc:	mov	w23, #0xffffffff            	// #-1
  4106e0:	bl	413498 <error@@Base>
  4106e4:	b	410670 <clear@@Base+0xd1b0>
  4106e8:	stp	x29, x30, [sp, #-48]!
  4106ec:	mov	x29, sp
  4106f0:	stp	x19, x20, [sp, #16]
  4106f4:	stp	x21, x22, [sp, #32]
  4106f8:	mov	x22, x1
  4106fc:	mov	w21, w0
  410700:	bl	410bc8 <clear@@Base+0xd708>
  410704:	mov	x20, x0
  410708:	cmn	x0, #0x1
  41070c:	b.eq	410768 <clear@@Base+0xd2a8>  // b.none
  410710:	mov	w0, #0x0                   	// #0
  410714:	bl	413a40 <error@@Base+0x5a8>
  410718:	mov	x19, x0
  41071c:	mov	w0, #0xffffffff            	// #-1
  410720:	cmn	x19, #0x1
  410724:	csel	x19, x19, xzr, ne  // ne = any
  410728:	bl	413a40 <error@@Base+0x5a8>
  41072c:	mov	x2, x0
  410730:	cmp	w21, #0x2e
  410734:	b.eq	410750 <clear@@Base+0xd290>  // b.none
  410738:	mov	x1, x20
  41073c:	cmp	x19, x20
  410740:	b.ge	410754 <clear@@Base+0xd294>  // b.tcont
  410744:	cmn	x0, #0x1
  410748:	b.eq	410750 <clear@@Base+0xd290>  // b.none
  41074c:	mov	x2, x20
  410750:	mov	x1, x19
  410754:	mov	x0, x22
  410758:	ldp	x19, x20, [sp, #16]
  41075c:	ldp	x21, x22, [sp, #32]
  410760:	ldp	x29, x30, [sp], #48
  410764:	b	410568 <clear@@Base+0xd0a8>
  410768:	ldp	x19, x20, [sp, #16]
  41076c:	ldp	x21, x22, [sp, #32]
  410770:	ldp	x29, x30, [sp], #48
  410774:	ret
  410778:	sub	w1, w0, #0x61
  41077c:	cmp	w1, #0x19
  410780:	b.ls	4107c0 <clear@@Base+0xd300>  // b.plast
  410784:	sub	w1, w0, #0x41
  410788:	cmp	w1, #0x19
  41078c:	b.ls	4107a8 <clear@@Base+0xd2e8>  // b.plast
  410790:	cmp	w0, #0x23
  410794:	b.ne	4107d4 <clear@@Base+0xd314>  // b.any
  410798:	adrp	x0, 439000 <PC+0x27b8>
  41079c:	add	x0, x0, #0xa40
  4107a0:	add	x0, x0, #0x820
  4107a4:	ret
  4107a8:	sub	w1, w0, #0x27
  4107ac:	adrp	x0, 439000 <PC+0x27b8>
  4107b0:	add	x2, x0, #0xa40
  4107b4:	mov	w0, #0x28                  	// #40
  4107b8:	smaddl	x0, w1, w0, x2
  4107bc:	ret
  4107c0:	adrp	x0, 439000 <PC+0x27b8>
  4107c4:	add	x0, x0, #0xa40
  4107c8:	mov	w2, #0x28                  	// #40
  4107cc:	smaddl	x0, w1, w2, x0
  4107d0:	ret
  4107d4:	stp	x29, x30, [sp, #-16]!
  4107d8:	mov	x1, #0x0                   	// #0
  4107dc:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  4107e0:	mov	x29, sp
  4107e4:	add	x0, x0, #0x9d8
  4107e8:	bl	413498 <error@@Base>
  4107ec:	mov	x0, #0x0                   	// #0
  4107f0:	ldp	x29, x30, [sp], #16
  4107f4:	ret
  4107f8:	stp	x29, x30, [sp, #-32]!
  4107fc:	cmp	w0, #0x2e
  410800:	mov	x29, sp
  410804:	b.eq	410864 <clear@@Base+0xd3a4>  // b.none
  410808:	b.gt	410830 <clear@@Base+0xd370>
  41080c:	cmp	w0, #0x24
  410810:	b.eq	4108c8 <clear@@Base+0xd408>  // b.none
  410814:	cmp	w0, #0x27
  410818:	b.ne	41089c <clear@@Base+0xd3dc>  // b.any
  41081c:	adrp	x0, 439000 <PC+0x27b8>
  410820:	add	x0, x0, #0xa40
  410824:	add	x0, x0, #0x848
  410828:	ldp	x29, x30, [sp], #32
  41082c:	ret
  410830:	cmp	w0, #0x5e
  410834:	b.ne	41089c <clear@@Base+0xd3dc>  // b.any
  410838:	adrp	x1, 439000 <PC+0x27b8>
  41083c:	add	x1, x1, #0xa40
  410840:	add	x1, x1, #0x870
  410844:	adrp	x2, 436000 <winch@@Base+0x1fc78>
  410848:	mov	x0, x1
  41084c:	ldr	x2, [x2, #2160]
  410850:	stp	x2, xzr, [x1, #8]
  410854:	str	xzr, [x1, #24]
  410858:	str	wzr, [x1, #32]
  41085c:	ldp	x29, x30, [sp], #32
  410860:	ret
  410864:	adrp	x0, 439000 <PC+0x27b8>
  410868:	add	x0, x0, #0xa40
  41086c:	mov	w1, #0x0                   	// #0
  410870:	str	x19, [sp, #16]
  410874:	add	x19, x0, #0x870
  410878:	add	x0, x0, #0x888
  41087c:	bl	413c80 <error@@Base+0x7e8>
  410880:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  410884:	mov	x0, x19
  410888:	ldr	x1, [x1, #2160]
  41088c:	stp	x1, xzr, [x19, #8]
  410890:	ldr	x19, [sp, #16]
  410894:	ldp	x29, x30, [sp], #32
  410898:	ret
  41089c:	bl	410778 <clear@@Base+0xd2b8>
  4108a0:	cbz	x0, 410828 <clear@@Base+0xd368>
  4108a4:	ldr	x1, [x0, #24]
  4108a8:	cmn	x1, #0x1
  4108ac:	b.ne	410828 <clear@@Base+0xd368>  // b.any
  4108b0:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  4108b4:	mov	x1, #0x0                   	// #0
  4108b8:	add	x0, x0, #0x9f0
  4108bc:	bl	413498 <error@@Base>
  4108c0:	mov	x0, #0x0                   	// #0
  4108c4:	b	410828 <clear@@Base+0xd368>
  4108c8:	bl	4043e0 <clear@@Base+0xf20>
  4108cc:	cbnz	w0, 410914 <clear@@Base+0xd454>
  4108d0:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4108d4:	str	x19, [sp, #16]
  4108d8:	ldr	x19, [x0, #2160]
  4108dc:	bl	4040e8 <clear@@Base+0xc28>
  4108e0:	adrp	x1, 439000 <PC+0x27b8>
  4108e4:	add	x1, x1, #0xa40
  4108e8:	add	x1, x1, #0x870
  4108ec:	mov	x3, x0
  4108f0:	adrp	x0, 43b000 <PC+0x47b8>
  4108f4:	ldr	w2, [x0, #384]
  4108f8:	mov	x0, x1
  4108fc:	stp	x19, xzr, [x1, #8]
  410900:	str	x3, [x1, #24]
  410904:	str	w2, [x1, #32]
  410908:	ldr	x19, [sp, #16]
  41090c:	ldp	x29, x30, [sp], #32
  410910:	ret
  410914:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  410918:	mov	x1, #0x0                   	// #0
  41091c:	add	x0, x0, #0x858
  410920:	bl	413498 <error@@Base>
  410924:	mov	x0, #0x0                   	// #0
  410928:	b	410828 <clear@@Base+0xd368>
  41092c:	nop
  410930:	adrp	x0, 439000 <PC+0x27b8>
  410934:	add	x0, x0, #0xa40
  410938:	mov	w1, #0x0                   	// #0
  41093c:	mov	x2, #0xffffffffffffffff    	// #-1
  410940:	cmp	w1, #0x34
  410944:	b.eq	41096c <clear@@Base+0xd4ac>  // b.none
  410948:	cmp	w1, #0x35
  41094c:	b.ne	41098c <clear@@Base+0xd4cc>  // b.any
  410950:	mov	x1, #0xffffffffffffffff    	// #-1
  410954:	mov	w2, #0x27                  	// #39
  410958:	strb	w2, [x0]
  41095c:	stp	xzr, xzr, [x0, #8]
  410960:	str	x1, [x0, #24]
  410964:	str	w1, [x0, #32]
  410968:	ret
  41096c:	mov	w3, #0x23                  	// #35
  410970:	strb	w3, [x0]
  410974:	stp	xzr, xzr, [x0, #8]
  410978:	str	x2, [x0, #24]
  41097c:	str	w2, [x0, #32]
  410980:	add	w1, w1, #0x1
  410984:	add	x0, x0, #0x28
  410988:	b	410940 <clear@@Base+0xd480>
  41098c:	add	w3, w1, #0x61
  410990:	add	w4, w1, #0x27
  410994:	and	w3, w3, #0xff
  410998:	cmp	w1, #0x19
  41099c:	b.le	410970 <clear@@Base+0xd4b0>
  4109a0:	strb	w4, [x0]
  4109a4:	cmp	w1, #0x35
  4109a8:	stp	xzr, xzr, [x0, #8]
  4109ac:	str	x2, [x0, #24]
  4109b0:	str	w2, [x0, #32]
  4109b4:	b.ne	410980 <clear@@Base+0xd4c0>  // b.any
  4109b8:	ret
  4109bc:	nop
  4109c0:	stp	x29, x30, [sp, #-16]!
  4109c4:	mov	x29, sp
  4109c8:	bl	4107f8 <clear@@Base+0xd338>
  4109cc:	cmp	x0, #0x0
  4109d0:	cset	w0, eq  // eq = none
  4109d4:	ldp	x29, x30, [sp], #16
  4109d8:	ret
  4109dc:	nop
  4109e0:	stp	x29, x30, [sp, #-48]!
  4109e4:	mov	x29, sp
  4109e8:	stp	x19, x20, [sp, #16]
  4109ec:	mov	w20, w1
  4109f0:	bl	410778 <clear@@Base+0xd2b8>
  4109f4:	cbz	x0, 410a38 <clear@@Base+0xd578>
  4109f8:	mov	w1, w20
  4109fc:	mov	x19, x0
  410a00:	add	x0, sp, #0x20
  410a04:	bl	413c80 <error@@Base+0x7e8>
  410a08:	ldr	x1, [sp, #32]
  410a0c:	cmn	x1, #0x1
  410a10:	b.eq	410a44 <clear@@Base+0xd584>  // b.none
  410a14:	adrp	x3, 436000 <winch@@Base+0x1fc78>
  410a18:	adrp	x0, 43a000 <PC+0x37b8>
  410a1c:	ldr	w2, [sp, #40]
  410a20:	mov	w4, #0x1                   	// #1
  410a24:	ldr	x3, [x3, #2160]
  410a28:	str	w4, [x0, #728]
  410a2c:	stp	x3, xzr, [x19, #8]
  410a30:	str	x1, [x19, #24]
  410a34:	str	w2, [x19, #32]
  410a38:	ldp	x19, x20, [sp, #16]
  410a3c:	ldp	x29, x30, [sp], #48
  410a40:	ret
  410a44:	bl	4034a0 <setlocale@plt+0x1880>
  410a48:	b	410a38 <clear@@Base+0xd578>
  410a4c:	nop
  410a50:	stp	x29, x30, [sp, #-16]!
  410a54:	mov	x29, sp
  410a58:	bl	410778 <clear@@Base+0xd2b8>
  410a5c:	cbz	x0, 410a80 <clear@@Base+0xd5c0>
  410a60:	ldr	x1, [x0, #24]
  410a64:	cmn	x1, #0x1
  410a68:	b.eq	410a88 <clear@@Base+0xd5c8>  // b.none
  410a6c:	adrp	x1, 43a000 <PC+0x37b8>
  410a70:	mov	w2, #0x1                   	// #1
  410a74:	mov	x3, #0xffffffffffffffff    	// #-1
  410a78:	str	x3, [x0, #24]
  410a7c:	str	w2, [x1, #728]
  410a80:	ldp	x29, x30, [sp], #16
  410a84:	ret
  410a88:	ldp	x29, x30, [sp], #16
  410a8c:	b	4034a0 <setlocale@plt+0x1880>
  410a90:	stp	x29, x30, [sp, #-32]!
  410a94:	mov	x29, sp
  410a98:	bl	404900 <clear@@Base+0x1440>
  410a9c:	tbz	w0, #3, 410aa8 <clear@@Base+0xd5e8>
  410aa0:	ldp	x29, x30, [sp], #32
  410aa4:	ret
  410aa8:	mov	w1, #0x0                   	// #0
  410aac:	add	x0, sp, #0x10
  410ab0:	bl	413c80 <error@@Base+0x7e8>
  410ab4:	ldr	x1, [sp, #16]
  410ab8:	cmn	x1, #0x1
  410abc:	b.eq	410aa0 <clear@@Base+0xd5e0>  // b.none
  410ac0:	adrp	x0, 439000 <PC+0x27b8>
  410ac4:	adrp	x3, 436000 <winch@@Base+0x1fc78>
  410ac8:	add	x0, x0, #0xa40
  410acc:	ldr	w2, [sp, #24]
  410ad0:	ldr	x3, [x3, #2160]
  410ad4:	str	x3, [x0, #2128]
  410ad8:	str	xzr, [x0, #2136]
  410adc:	str	x1, [x0, #2144]
  410ae0:	str	w2, [x0, #2152]
  410ae4:	ldp	x29, x30, [sp], #32
  410ae8:	ret
  410aec:	nop
  410af0:	stp	x29, x30, [sp, #-48]!
  410af4:	mov	x29, sp
  410af8:	bl	4107f8 <clear@@Base+0xd338>
  410afc:	cbz	x0, 410b5c <clear@@Base+0xd69c>
  410b00:	stp	x19, x20, [sp, #16]
  410b04:	mov	x19, x0
  410b08:	adrp	x0, 439000 <PC+0x27b8>
  410b0c:	add	x0, x0, #0xa40
  410b10:	adrp	x20, 436000 <winch@@Base+0x1fc78>
  410b14:	add	x1, x0, #0x848
  410b18:	cmp	x19, x1
  410b1c:	b.eq	410b64 <clear@@Base+0xd6a4>  // b.none
  410b20:	ldr	x0, [x19, #8]
  410b24:	cbz	x0, 410b90 <clear@@Base+0xd6d0>
  410b28:	ldr	x1, [x20, #2160]
  410b2c:	ldr	x20, [x19, #24]
  410b30:	cmp	x1, x0
  410b34:	ldr	w19, [x19, #32]
  410b38:	b.eq	410b44 <clear@@Base+0xd684>  // b.none
  410b3c:	bl	40aef8 <clear@@Base+0x7a38>
  410b40:	cbnz	w0, 410b58 <clear@@Base+0xd698>
  410b44:	mov	w1, w19
  410b48:	mov	x0, x20
  410b4c:	ldp	x19, x20, [sp, #16]
  410b50:	ldp	x29, x30, [sp], #48
  410b54:	b	40d860 <clear@@Base+0xa3a0>
  410b58:	ldp	x19, x20, [sp, #16]
  410b5c:	ldp	x29, x30, [sp], #48
  410b60:	ret
  410b64:	ldr	x1, [x0, #2144]
  410b68:	cmn	x1, #0x1
  410b6c:	b.ne	410b20 <clear@@Base+0xd660>  // b.any
  410b70:	adrp	x1, 43b000 <PC+0x47b8>
  410b74:	str	xzr, [x0, #2136]
  410b78:	ldr	x2, [x20, #2160]
  410b7c:	str	x2, [x0, #2128]
  410b80:	ldr	w1, [x1, #564]
  410b84:	str	xzr, [x0, #2144]
  410b88:	str	w1, [x0, #2152]
  410b8c:	b	410b20 <clear@@Base+0xd660>
  410b90:	str	x21, [sp, #32]
  410b94:	ldr	x21, [x19, #16]
  410b98:	bl	40cf08 <clear@@Base+0x9a48>
  410b9c:	mov	x1, x0
  410ba0:	mov	x0, x21
  410ba4:	bl	40cf70 <clear@@Base+0x9ab0>
  410ba8:	mov	x1, x0
  410bac:	str	x1, [x19, #8]
  410bb0:	ldr	x0, [x19, #16]
  410bb4:	bl	401a90 <free@plt>
  410bb8:	ldr	x0, [x19, #8]
  410bbc:	ldr	x21, [sp, #32]
  410bc0:	str	xzr, [x19, #16]
  410bc4:	b	410b28 <clear@@Base+0xd668>
  410bc8:	stp	x29, x30, [sp, #-16]!
  410bcc:	mov	x29, sp
  410bd0:	bl	4107f8 <clear@@Base+0xd338>
  410bd4:	cbz	x0, 410c10 <clear@@Base+0xd750>
  410bd8:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  410bdc:	ldr	x2, [x0, #8]
  410be0:	ldr	x1, [x1, #2160]
  410be4:	cmp	x2, x1
  410be8:	b.ne	410bf8 <clear@@Base+0xd738>  // b.any
  410bec:	ldr	x0, [x0, #24]
  410bf0:	ldp	x29, x30, [sp], #16
  410bf4:	ret
  410bf8:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  410bfc:	mov	x1, #0x0                   	// #0
  410c00:	add	x0, x0, #0xa00
  410c04:	bl	413498 <error@@Base>
  410c08:	mov	x0, #0xffffffffffffffff    	// #-1
  410c0c:	b	410bf0 <clear@@Base+0xd730>
  410c10:	mov	x0, #0xffffffffffffffff    	// #-1
  410c14:	b	410bf0 <clear@@Base+0xd730>
  410c18:	adrp	x2, 436000 <winch@@Base+0x1fc78>
  410c1c:	adrp	x1, 439000 <PC+0x27b8>
  410c20:	add	x1, x1, #0xa40
  410c24:	ldr	x4, [x2, #2160]
  410c28:	mov	w2, #0x0                   	// #0
  410c2c:	b	410c40 <clear@@Base+0xd780>
  410c30:	add	w2, w2, #0x1
  410c34:	add	x1, x1, #0x28
  410c38:	cmp	w2, #0x35
  410c3c:	b.eq	410c78 <clear@@Base+0xd7b8>  // b.none
  410c40:	ldr	x3, [x1, #8]
  410c44:	cmp	x3, x4
  410c48:	b.ne	410c30 <clear@@Base+0xd770>  // b.any
  410c4c:	ldr	x3, [x1, #24]
  410c50:	cmp	x3, x0
  410c54:	b.ne	410c30 <clear@@Base+0xd770>  // b.any
  410c58:	cmp	w2, #0x19
  410c5c:	b.le	410c80 <clear@@Base+0xd7c0>
  410c60:	add	w0, w2, #0x27
  410c64:	cmp	w2, #0x34
  410c68:	and	w0, w0, #0xff
  410c6c:	mov	w2, #0x23                  	// #35
  410c70:	csel	w0, w0, w2, ne  // ne = any
  410c74:	ret
  410c78:	mov	w0, #0x0                   	// #0
  410c7c:	ret
  410c80:	add	w2, w2, #0x61
  410c84:	and	w0, w2, #0xff
  410c88:	ret
  410c8c:	nop
  410c90:	adrp	x3, 439000 <PC+0x27b8>
  410c94:	add	x3, x3, #0xa40
  410c98:	add	x1, x3, #0x8
  410c9c:	mov	x4, #0xffffffffffffffff    	// #-1
  410ca0:	add	x3, x3, #0x878
  410ca4:	b	410cb4 <clear@@Base+0xd7f4>
  410ca8:	add	x1, x1, #0x28
  410cac:	cmp	x1, x3
  410cb0:	b.eq	410cd0 <clear@@Base+0xd810>  // b.none
  410cb4:	ldr	x2, [x1]
  410cb8:	cmp	x2, x0
  410cbc:	b.ne	410ca8 <clear@@Base+0xd7e8>  // b.any
  410cc0:	str	x4, [x1, #16]
  410cc4:	add	x1, x1, #0x28
  410cc8:	cmp	x1, x3
  410ccc:	b.ne	410cb4 <clear@@Base+0xd7f4>  // b.any
  410cd0:	ret
  410cd4:	nop
  410cd8:	stp	x29, x30, [sp, #-64]!
  410cdc:	mov	x29, sp
  410ce0:	stp	x21, x22, [sp, #32]
  410ce4:	adrp	x21, 439000 <PC+0x27b8>
  410ce8:	add	x21, x21, #0xa40
  410cec:	stp	x19, x20, [sp, #16]
  410cf0:	add	x19, x21, #0x10
  410cf4:	add	x21, x21, #0x880
  410cf8:	str	x23, [sp, #48]
  410cfc:	mov	x23, x0
  410d00:	bl	40d0d8 <clear@@Base+0x9c18>
  410d04:	bl	40bf90 <clear@@Base+0x8ad0>
  410d08:	mov	x22, x0
  410d0c:	b	410d24 <clear@@Base+0xd864>
  410d10:	mov	x0, x20
  410d14:	bl	401a90 <free@plt>
  410d18:	add	x19, x19, #0x28
  410d1c:	cmp	x19, x21
  410d20:	b.eq	410d58 <clear@@Base+0xd898>  // b.none
  410d24:	ldr	x0, [x19]
  410d28:	cbz	x0, 410d18 <clear@@Base+0xd858>
  410d2c:	bl	40bf90 <clear@@Base+0x8ad0>
  410d30:	mov	x20, x0
  410d34:	mov	x1, x20
  410d38:	mov	x0, x22
  410d3c:	bl	401a60 <strcmp@plt>
  410d40:	cbnz	w0, 410d10 <clear@@Base+0xd850>
  410d44:	ldr	x0, [x19]
  410d48:	stur	x23, [x19, #-8]
  410d4c:	bl	401a90 <free@plt>
  410d50:	str	xzr, [x19]
  410d54:	b	410d10 <clear@@Base+0xd850>
  410d58:	mov	x0, x22
  410d5c:	ldp	x19, x20, [sp, #16]
  410d60:	ldp	x21, x22, [sp, #32]
  410d64:	ldr	x23, [sp, #48]
  410d68:	ldp	x29, x30, [sp], #64
  410d6c:	b	401a90 <free@plt>
  410d70:	adrp	x2, 43b000 <PC+0x47b8>
  410d74:	ldr	w2, [x2, #548]
  410d78:	cbnz	w2, 410d80 <clear@@Base+0xd8c0>
  410d7c:	ret
  410d80:	stp	x29, x30, [sp, #-96]!
  410d84:	mov	x2, x1
  410d88:	adrp	x1, 417000 <winch@@Base+0xc78>
  410d8c:	mov	x29, sp
  410d90:	stp	x19, x20, [sp, #16]
  410d94:	adrp	x19, 439000 <PC+0x27b8>
  410d98:	add	x19, x19, #0xa40
  410d9c:	add	x1, x1, #0xfb8
  410da0:	stp	x21, x22, [sp, #32]
  410da4:	mov	x22, x0
  410da8:	add	x21, x19, #0x848
  410dac:	str	x23, [sp, #48]
  410db0:	adrp	x23, 41b000 <winch@@Base+0x4c78>
  410db4:	bl	401be0 <fprintf@plt>
  410db8:	add	x23, x23, #0xa20
  410dbc:	b	410de0 <clear@@Base+0xd920>
  410dc0:	ldrb	w2, [x19]
  410dc4:	ldr	w3, [x19, #32]
  410dc8:	bl	401be0 <fprintf@plt>
  410dcc:	mov	x0, x20
  410dd0:	bl	401a90 <free@plt>
  410dd4:	add	x19, x19, #0x28
  410dd8:	cmp	x19, x21
  410ddc:	b.eq	410e38 <clear@@Base+0xd978>  // b.none
  410de0:	ldr	x0, [x19, #24]
  410de4:	add	x1, sp, #0x48
  410de8:	cmn	x0, #0x1
  410dec:	b.eq	410dd4 <clear@@Base+0xd914>  // b.none
  410df0:	bl	413170 <clear@@Base+0xfcb0>
  410df4:	ldr	x0, [x19, #16]
  410df8:	cbz	x0, 410e2c <clear@@Base+0xd96c>
  410dfc:	bl	40bf90 <clear@@Base+0x8ad0>
  410e00:	mov	x20, x0
  410e04:	mov	x5, x0
  410e08:	add	x4, sp, #0x48
  410e0c:	mov	x1, x23
  410e10:	mov	x0, x22
  410e14:	ldrb	w2, [x20]
  410e18:	cmp	w2, #0x2d
  410e1c:	b.ne	410dc0 <clear@@Base+0xd900>  // b.any
  410e20:	ldrb	w2, [x20, #1]
  410e24:	cbz	w2, 410dcc <clear@@Base+0xd90c>
  410e28:	b	410dc0 <clear@@Base+0xd900>
  410e2c:	ldr	x0, [x19, #8]
  410e30:	bl	40d0d8 <clear@@Base+0x9c18>
  410e34:	b	410dfc <clear@@Base+0xd93c>
  410e38:	ldp	x19, x20, [sp, #16]
  410e3c:	ldp	x21, x22, [sp, #32]
  410e40:	ldr	x23, [sp, #48]
  410e44:	ldp	x29, x30, [sp], #96
  410e48:	ret
  410e4c:	nop
  410e50:	stp	x29, x30, [sp, #-48]!
  410e54:	add	x2, x0, #0x1
  410e58:	mov	x29, sp
  410e5c:	str	x2, [sp, #40]
  410e60:	ldrb	w1, [x0]
  410e64:	cmp	w1, #0x6d
  410e68:	b.ne	410f70 <clear@@Base+0xdab0>  // b.any
  410e6c:	stp	x19, x20, [sp, #16]
  410e70:	ldrb	w1, [x0, #1]
  410e74:	cmp	w1, #0x20
  410e78:	b.ne	410e94 <clear@@Base+0xd9d4>  // b.any
  410e7c:	add	x0, x0, #0x2
  410e80:	str	x0, [sp, #40]
  410e84:	mov	x2, x0
  410e88:	ldrb	w1, [x0], #1
  410e8c:	cmp	w1, #0x20
  410e90:	b.eq	410e80 <clear@@Base+0xd9c0>  // b.none
  410e94:	add	x0, x2, #0x1
  410e98:	str	x0, [sp, #40]
  410e9c:	ldrb	w0, [x2]
  410ea0:	bl	410778 <clear@@Base+0xd2b8>
  410ea4:	mov	x19, x0
  410ea8:	cbz	x0, 410f78 <clear@@Base+0xdab8>
  410eac:	ldr	x0, [sp, #40]
  410eb0:	ldrb	w1, [x0]
  410eb4:	cmp	w1, #0x20
  410eb8:	b.ne	410ed4 <clear@@Base+0xda14>  // b.any
  410ebc:	add	x1, x0, #0x1
  410ec0:	str	x1, [sp, #40]
  410ec4:	mov	x0, x1
  410ec8:	ldrb	w2, [x1], #1
  410ecc:	cmp	w2, #0x20
  410ed0:	b.eq	410ec0 <clear@@Base+0xda00>  // b.none
  410ed4:	add	x1, sp, #0x28
  410ed8:	bl	413410 <clear@@Base+0xff50>
  410edc:	ldr	x3, [sp, #40]
  410ee0:	adrp	x1, 43b000 <PC+0x47b8>
  410ee4:	cmp	w0, #0x0
  410ee8:	ldr	w1, [x1, #384]
  410eec:	csinc	w0, w0, wzr, gt
  410ef0:	ldrb	w2, [x3]
  410ef4:	cmp	w1, w0
  410ef8:	csel	w20, w1, w0, le
  410efc:	cmp	w2, #0x20
  410f00:	b.ne	410f1c <clear@@Base+0xda5c>  // b.any
  410f04:	add	x1, x3, #0x1
  410f08:	str	x1, [sp, #40]
  410f0c:	mov	x3, x1
  410f10:	ldrb	w2, [x1], #1
  410f14:	cmp	w2, #0x20
  410f18:	b.eq	410f08 <clear@@Base+0xda48>  // b.none
  410f1c:	mov	x0, x3
  410f20:	add	x1, sp, #0x28
  410f24:	bl	4133c0 <clear@@Base+0xff00>
  410f28:	mov	x4, x0
  410f2c:	ldr	x3, [sp, #40]
  410f30:	ldrb	w0, [x3]
  410f34:	cmp	w0, #0x20
  410f38:	b.ne	410f54 <clear@@Base+0xda94>  // b.any
  410f3c:	add	x1, x3, #0x1
  410f40:	str	x1, [sp, #40]
  410f44:	mov	x3, x1
  410f48:	ldrb	w2, [x1], #1
  410f4c:	cmp	w2, #0x20
  410f50:	b.eq	410f40 <clear@@Base+0xda80>  // b.none
  410f54:	stp	xzr, xzr, [x19, #8]
  410f58:	mov	x0, x3
  410f5c:	str	x4, [x19, #24]
  410f60:	str	w20, [x19, #32]
  410f64:	bl	402220 <setlocale@plt+0x600>
  410f68:	str	x0, [x19, #16]
  410f6c:	ldp	x19, x20, [sp, #16]
  410f70:	ldp	x29, x30, [sp], #48
  410f74:	ret
  410f78:	ldp	x19, x20, [sp, #16]
  410f7c:	b	410f70 <clear@@Base+0xdab0>
  410f80:	stp	x29, x30, [sp, #-48]!
  410f84:	adrp	x2, 43b000 <PC+0x47b8>
  410f88:	mov	x29, sp
  410f8c:	ldr	w2, [x2, #340]
  410f90:	cbnz	w2, 410fbc <clear@@Base+0xdafc>
  410f94:	cmp	w0, #0x1
  410f98:	b.eq	410ff0 <clear@@Base+0xdb30>  // b.none
  410f9c:	stp	x19, x20, [sp, #16]
  410fa0:	cmp	w0, #0x2
  410fa4:	mov	x19, x1
  410fa8:	b.eq	411020 <clear@@Base+0xdb60>  // b.none
  410fac:	cbz	w0, 410fd4 <clear@@Base+0xdb14>
  410fb0:	ldp	x19, x20, [sp, #16]
  410fb4:	ldp	x29, x30, [sp], #48
  410fb8:	ret
  410fbc:	mov	x1, #0x0                   	// #0
  410fc0:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  410fc4:	add	x0, x0, #0xa30
  410fc8:	bl	413498 <error@@Base>
  410fcc:	ldp	x29, x30, [sp], #48
  410fd0:	ret
  410fd4:	mov	x0, x1
  410fd8:	bl	402220 <setlocale@plt+0x600>
  410fdc:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  410fe0:	ldp	x19, x20, [sp, #16]
  410fe4:	str	x0, [x1, #2136]
  410fe8:	ldp	x29, x30, [sp], #48
  410fec:	ret
  410ff0:	adrp	x0, 433000 <winch@@Base+0x1cc78>
  410ff4:	ldr	w0, [x0, #600]
  410ff8:	tbnz	w0, #31, 411088 <clear@@Base+0xdbc8>
  410ffc:	adrp	x2, 436000 <winch@@Base+0x1fc78>
  411000:	add	x1, sp, #0x28
  411004:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  411008:	add	x0, x0, #0xaa0
  41100c:	ldr	x2, [x2, #2136]
  411010:	str	x2, [sp, #40]
  411014:	bl	413498 <error@@Base>
  411018:	ldp	x29, x30, [sp], #48
  41101c:	ret
  411020:	bl	404900 <clear@@Base+0x1440>
  411024:	tbnz	w0, #0, 4110b4 <clear@@Base+0xdbf4>
  411028:	adrp	x0, 433000 <winch@@Base+0x1cc78>
  41102c:	ldr	w0, [x0, #600]
  411030:	tbz	w0, #31, 41109c <clear@@Base+0xdbdc>
  411034:	adrp	x20, 436000 <winch@@Base+0x1fc78>
  411038:	mov	x0, x19
  41103c:	bl	4020a8 <setlocale@plt+0x488>
  411040:	mov	x19, x0
  411044:	ldr	x1, [x20, #2136]
  411048:	cbz	x1, 411054 <clear@@Base+0xdb94>
  41104c:	mov	x0, x1
  411050:	bl	401a90 <free@plt>
  411054:	mov	x0, x19
  411058:	bl	40bd10 <clear@@Base+0x8850>
  41105c:	mov	x19, x0
  411060:	bl	40b4e8 <clear@@Base+0x8028>
  411064:	mov	x1, x0
  411068:	mov	x0, x19
  41106c:	str	x1, [x20, #2136]
  411070:	bl	401a90 <free@plt>
  411074:	ldr	x0, [x20, #2136]
  411078:	bl	40a870 <clear@@Base+0x73b0>
  41107c:	bl	403fb8 <clear@@Base+0xaf8>
  411080:	ldp	x19, x20, [sp, #16]
  411084:	b	410fb4 <clear@@Base+0xdaf4>
  411088:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  41108c:	mov	x1, #0x0                   	// #0
  411090:	add	x0, x0, #0xa90
  411094:	bl	413498 <error@@Base>
  411098:	b	410fb4 <clear@@Base+0xdaf4>
  41109c:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  4110a0:	mov	x1, #0x0                   	// #0
  4110a4:	add	x0, x0, #0xa70
  4110a8:	bl	413498 <error@@Base>
  4110ac:	ldp	x19, x20, [sp, #16]
  4110b0:	b	410fb4 <clear@@Base+0xdaf4>
  4110b4:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  4110b8:	mov	x1, #0x0                   	// #0
  4110bc:	add	x0, x0, #0xa58
  4110c0:	bl	413498 <error@@Base>
  4110c4:	ldp	x19, x20, [sp, #16]
  4110c8:	b	410fb4 <clear@@Base+0xdaf4>
  4110cc:	nop
  4110d0:	adrp	x2, 436000 <winch@@Base+0x1fc78>
  4110d4:	mov	w3, #0x1                   	// #1
  4110d8:	str	w3, [x2, #2144]
  4110dc:	b	410f80 <clear@@Base+0xdac0>
  4110e0:	stp	x29, x30, [sp, #-80]!
  4110e4:	cmp	w0, #0x1
  4110e8:	mov	x29, sp
  4110ec:	str	x1, [sp, #40]
  4110f0:	b.eq	411104 <clear@@Base+0xdc44>  // b.none
  4110f4:	tst	w0, #0xfffffffd
  4110f8:	b.eq	411174 <clear@@Base+0xdcb4>  // b.none
  4110fc:	ldp	x29, x30, [sp], #80
  411100:	ret
  411104:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  411108:	ldr	x2, [x0, #1968]
  41110c:	tbnz	x2, #63, 4111b8 <clear@@Base+0xdcf8>
  411110:	adrp	x1, 41b000 <winch@@Base+0x4c78>
  411114:	add	x1, x1, #0xb10
  411118:	str	x19, [sp, #16]
  41111c:	add	x19, sp, #0x40
  411120:	mov	x0, x19
  411124:	bl	401820 <sprintf@plt>
  411128:	mov	x0, x19
  41112c:	bl	4017b0 <strlen@plt>
  411130:	b	411140 <clear@@Base+0xdc80>
  411134:	ldrb	w1, [x19, x0]
  411138:	cmp	w1, #0x30
  41113c:	b.ne	411150 <clear@@Base+0xdc90>  // b.any
  411140:	cmp	w0, #0x2
  411144:	mov	w2, w0
  411148:	sub	x0, x0, #0x1
  41114c:	b.gt	411134 <clear@@Base+0xdc74>
  411150:	add	x1, sp, #0x38
  411154:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  411158:	add	x0, x0, #0xb18
  41115c:	strb	wzr, [x19, w2, sxtw]
  411160:	str	x19, [sp, #56]
  411164:	bl	413498 <error@@Base>
  411168:	ldr	x19, [sp, #16]
  41116c:	ldp	x29, x30, [sp], #80
  411170:	ret
  411174:	ldrb	w0, [x1]
  411178:	cmp	w0, #0x2e
  41117c:	b.eq	4111f0 <clear@@Base+0xdd30>  // b.none
  411180:	add	x2, sp, #0x40
  411184:	add	x0, sp, #0x28
  411188:	adrp	x1, 41b000 <winch@@Base+0x4c78>
  41118c:	add	x1, x1, #0xab0
  411190:	bl	411f48 <clear@@Base+0xea88>
  411194:	ldr	w1, [sp, #64]
  411198:	cbnz	w1, 4111dc <clear@@Base+0xdd1c>
  41119c:	adrp	x3, 43b000 <PC+0x47b8>
  4111a0:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  4111a4:	mov	x2, #0xffffffffffffffff    	// #-1
  4111a8:	str	w0, [x3, #564]
  4111ac:	str	x2, [x1, #1968]
  4111b0:	ldp	x29, x30, [sp], #80
  4111b4:	ret
  4111b8:	adrp	x2, 43b000 <PC+0x47b8>
  4111bc:	add	x1, sp, #0x38
  4111c0:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  4111c4:	add	x0, x0, #0xae8
  4111c8:	ldr	w2, [x2, #564]
  4111cc:	str	w2, [sp, #56]
  4111d0:	bl	413498 <error@@Base>
  4111d4:	ldp	x29, x30, [sp], #80
  4111d8:	ret
  4111dc:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  4111e0:	mov	x1, #0x0                   	// #0
  4111e4:	add	x0, x0, #0xad0
  4111e8:	bl	413498 <error@@Base>
  4111ec:	b	4110fc <clear@@Base+0xdc3c>
  4111f0:	add	x3, x1, #0x1
  4111f4:	add	x2, sp, #0x40
  4111f8:	add	x0, sp, #0x28
  4111fc:	adrp	x1, 41b000 <winch@@Base+0x4c78>
  411200:	add	x1, x1, #0xab0
  411204:	str	x3, [sp, #40]
  411208:	bl	412940 <clear@@Base+0xf480>
  41120c:	adrp	x2, 436000 <winch@@Base+0x1fc78>
  411210:	ldr	w1, [sp, #64]
  411214:	str	x0, [x2, #1968]
  411218:	cbnz	w1, 411254 <clear@@Base+0xdd94>
  41121c:	tbnz	x0, #63, 4110fc <clear@@Base+0xdc3c>
  411220:	adrp	x1, 43b000 <PC+0x47b8>
  411224:	mov	x2, #0x34db                	// #13531
  411228:	movk	x2, #0xd7b6, lsl #16
  41122c:	adrp	x3, 43b000 <PC+0x47b8>
  411230:	ldrsw	x1, [x1, #384]
  411234:	movk	x2, #0xde82, lsl #32
  411238:	movk	x2, #0x431b, lsl #48
  41123c:	mul	x0, x1, x0
  411240:	smulh	x1, x0, x2
  411244:	asr	x1, x1, #18
  411248:	sub	x0, x1, x0, asr #63
  41124c:	str	w0, [x3, #564]
  411250:	b	4110fc <clear@@Base+0xdc3c>
  411254:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  411258:	mov	x1, #0x0                   	// #0
  41125c:	add	x0, x0, #0xab8
  411260:	bl	413498 <error@@Base>
  411264:	b	4110fc <clear@@Base+0xdc3c>
  411268:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  41126c:	ldr	x2, [x0, #1968]
  411270:	tbnz	x2, #63, 4112a4 <clear@@Base+0xdde4>
  411274:	adrp	x0, 43b000 <PC+0x47b8>
  411278:	mov	x1, #0x34db                	// #13531
  41127c:	movk	x1, #0xd7b6, lsl #16
  411280:	adrp	x3, 43b000 <PC+0x47b8>
  411284:	ldrsw	x0, [x0, #384]
  411288:	movk	x1, #0xde82, lsl #32
  41128c:	movk	x1, #0x431b, lsl #48
  411290:	mul	x0, x0, x2
  411294:	smulh	x1, x0, x1
  411298:	asr	x1, x1, #18
  41129c:	sub	x0, x1, x0, asr #63
  4112a0:	str	w0, [x3, #564]
  4112a4:	ret
  4112a8:	stp	x29, x30, [sp, #-80]!
  4112ac:	cmp	w0, #0x1
  4112b0:	mov	x29, sp
  4112b4:	str	x1, [sp, #40]
  4112b8:	b.eq	4112cc <clear@@Base+0xde0c>  // b.none
  4112bc:	tst	w0, #0xfffffffd
  4112c0:	b.eq	41133c <clear@@Base+0xde7c>  // b.none
  4112c4:	ldp	x29, x30, [sp], #80
  4112c8:	ret
  4112cc:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4112d0:	ldr	x2, [x0, #1960]
  4112d4:	tbnz	x2, #63, 411380 <clear@@Base+0xdec0>
  4112d8:	adrp	x1, 41b000 <winch@@Base+0x4c78>
  4112dc:	add	x1, x1, #0xb10
  4112e0:	str	x19, [sp, #16]
  4112e4:	add	x19, sp, #0x40
  4112e8:	mov	x0, x19
  4112ec:	bl	401820 <sprintf@plt>
  4112f0:	mov	x0, x19
  4112f4:	bl	4017b0 <strlen@plt>
  4112f8:	b	411308 <clear@@Base+0xde48>
  4112fc:	ldrb	w1, [x19, x0]
  411300:	cmp	w1, #0x30
  411304:	b.ne	411318 <clear@@Base+0xde58>  // b.any
  411308:	cmp	w0, #0x2
  41130c:	mov	w2, w0
  411310:	sub	x0, x0, #0x1
  411314:	b.gt	4112fc <clear@@Base+0xde3c>
  411318:	add	x1, sp, #0x38
  41131c:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  411320:	add	x0, x0, #0xb98
  411324:	strb	wzr, [x19, w2, sxtw]
  411328:	str	x19, [sp, #56]
  41132c:	bl	413498 <error@@Base>
  411330:	ldr	x19, [sp, #16]
  411334:	ldp	x29, x30, [sp], #80
  411338:	ret
  41133c:	ldrb	w0, [x1]
  411340:	cmp	w0, #0x2e
  411344:	b.eq	4113b8 <clear@@Base+0xdef8>  // b.none
  411348:	add	x2, sp, #0x40
  41134c:	add	x0, sp, #0x28
  411350:	adrp	x1, 41b000 <winch@@Base+0x4c78>
  411354:	add	x1, x1, #0xb40
  411358:	bl	411f48 <clear@@Base+0xea88>
  41135c:	ldr	w1, [sp, #64]
  411360:	cbnz	w1, 4113a4 <clear@@Base+0xdee4>
  411364:	adrp	x3, 43b000 <PC+0x47b8>
  411368:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  41136c:	mov	x2, #0xffffffffffffffff    	// #-1
  411370:	str	w0, [x3, #540]
  411374:	str	x2, [x1, #1960]
  411378:	ldp	x29, x30, [sp], #80
  41137c:	ret
  411380:	adrp	x2, 43b000 <PC+0x47b8>
  411384:	add	x1, sp, #0x38
  411388:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  41138c:	add	x0, x0, #0xb78
  411390:	ldr	w2, [x2, #540]
  411394:	str	w2, [sp, #56]
  411398:	bl	413498 <error@@Base>
  41139c:	ldp	x29, x30, [sp], #80
  4113a0:	ret
  4113a4:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  4113a8:	mov	x1, #0x0                   	// #0
  4113ac:	add	x0, x0, #0xb60
  4113b0:	bl	413498 <error@@Base>
  4113b4:	b	4112c4 <clear@@Base+0xde04>
  4113b8:	add	x3, x1, #0x1
  4113bc:	add	x2, sp, #0x40
  4113c0:	add	x0, sp, #0x28
  4113c4:	adrp	x1, 41b000 <winch@@Base+0x4c78>
  4113c8:	add	x1, x1, #0xb40
  4113cc:	str	x3, [sp, #40]
  4113d0:	bl	412940 <clear@@Base+0xf480>
  4113d4:	adrp	x2, 436000 <winch@@Base+0x1fc78>
  4113d8:	ldr	w1, [sp, #64]
  4113dc:	str	x0, [x2, #1960]
  4113e0:	cbnz	w1, 41141c <clear@@Base+0xdf5c>
  4113e4:	tbnz	x0, #63, 4112c4 <clear@@Base+0xde04>
  4113e8:	adrp	x1, 43b000 <PC+0x47b8>
  4113ec:	mov	x2, #0x34db                	// #13531
  4113f0:	movk	x2, #0xd7b6, lsl #16
  4113f4:	adrp	x3, 43b000 <PC+0x47b8>
  4113f8:	ldrsw	x1, [x1, #396]
  4113fc:	movk	x2, #0xde82, lsl #32
  411400:	movk	x2, #0x431b, lsl #48
  411404:	mul	x0, x1, x0
  411408:	smulh	x1, x0, x2
  41140c:	asr	x1, x1, #18
  411410:	sub	x0, x1, x0, asr #63
  411414:	str	w0, [x3, #540]
  411418:	b	4112c4 <clear@@Base+0xde04>
  41141c:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  411420:	mov	x1, #0x0                   	// #0
  411424:	add	x0, x0, #0xb48
  411428:	bl	413498 <error@@Base>
  41142c:	b	4112c4 <clear@@Base+0xde04>
  411430:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  411434:	ldr	x2, [x0, #1960]
  411438:	tbnz	x2, #63, 41146c <clear@@Base+0xdfac>
  41143c:	adrp	x0, 43b000 <PC+0x47b8>
  411440:	mov	x1, #0x34db                	// #13531
  411444:	movk	x1, #0xd7b6, lsl #16
  411448:	adrp	x3, 43b000 <PC+0x47b8>
  41144c:	ldrsw	x0, [x0, #396]
  411450:	movk	x1, #0xde82, lsl #32
  411454:	movk	x1, #0x431b, lsl #48
  411458:	mul	x0, x0, x2
  41145c:	smulh	x1, x0, x1
  411460:	asr	x1, x1, #18
  411464:	sub	x0, x1, x0, asr #63
  411468:	str	w0, [x3, #540]
  41146c:	ret
  411470:	cbz	w0, 411478 <clear@@Base+0xdfb8>
  411474:	ret
  411478:	stp	x29, x30, [sp, #-48]!
  41147c:	mov	x29, sp
  411480:	str	x19, [sp, #16]
  411484:	mov	x19, x1
  411488:	mov	x0, x19
  41148c:	mov	w1, #0x0                   	// #0
  411490:	bl	40a2a8 <clear@@Base+0x6de8>
  411494:	cbnz	w0, 4114a4 <clear@@Base+0xdfe4>
  411498:	ldr	x19, [sp, #16]
  41149c:	ldp	x29, x30, [sp], #48
  4114a0:	ret
  4114a4:	add	x1, sp, #0x28
  4114a8:	adrp	x0, 418000 <winch@@Base+0x1c78>
  4114ac:	add	x0, x0, #0x448
  4114b0:	str	x19, [sp, #40]
  4114b4:	bl	413498 <error@@Base>
  4114b8:	ldr	x19, [sp, #16]
  4114bc:	ldp	x29, x30, [sp], #48
  4114c0:	ret
  4114c4:	nop
  4114c8:	stp	x29, x30, [sp, #-32]!
  4114cc:	mov	x29, sp
  4114d0:	cbz	w0, 411528 <clear@@Base+0xe068>
  4114d4:	cmp	w0, #0x2
  4114d8:	b.ne	411538 <clear@@Base+0xe078>  // b.any
  4114dc:	adrp	x0, 43b000 <PC+0x47b8>
  4114e0:	ldr	w0, [x0, #340]
  4114e4:	cbnz	w0, 411540 <clear@@Base+0xe080>
  4114e8:	mov	x0, x1
  4114ec:	stp	x19, x20, [sp, #16]
  4114f0:	bl	4020a8 <setlocale@plt+0x488>
  4114f4:	bl	416fd0 <winch@@Base+0xc48>
  4114f8:	bl	40a808 <clear@@Base+0x7348>
  4114fc:	mov	x19, x0
  411500:	bl	417350 <winch@@Base+0xfc8>
  411504:	cbnz	w0, 411518 <clear@@Base+0xe058>
  411508:	bl	417070 <winch@@Base+0xce8>
  41150c:	mov	x20, x0
  411510:	cmn	x0, #0x1
  411514:	b.ne	411554 <clear@@Base+0xe094>  // b.any
  411518:	mov	x0, x19
  41151c:	ldp	x19, x20, [sp, #16]
  411520:	ldp	x29, x30, [sp], #32
  411524:	b	40b160 <clear@@Base+0x7ca0>
  411528:	mov	x0, x1
  41152c:	bl	402220 <setlocale@plt+0x600>
  411530:	adrp	x1, 43a000 <PC+0x37b8>
  411534:	str	x0, [x1, #736]
  411538:	ldp	x29, x30, [sp], #32
  41153c:	ret
  411540:	ldp	x29, x30, [sp], #32
  411544:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  411548:	mov	x1, #0x0                   	// #0
  41154c:	add	x0, x0, #0xbc0
  411550:	b	413498 <error@@Base>
  411554:	mov	x0, x19
  411558:	bl	40a838 <clear@@Base+0x7378>
  41155c:	mov	x0, x20
  411560:	adrp	x1, 43b000 <PC+0x47b8>
  411564:	ldp	x19, x20, [sp, #16]
  411568:	ldp	x29, x30, [sp], #32
  41156c:	ldr	w1, [x1, #564]
  411570:	b	40d860 <clear@@Base+0xa3a0>
  411574:	nop
  411578:	stp	x29, x30, [sp, #-48]!
  41157c:	mov	w2, w0
  411580:	cmp	w0, #0x1
  411584:	mov	x29, sp
  411588:	b.eq	4115a4 <clear@@Base+0xe0e4>  // b.none
  41158c:	mov	x0, x1
  411590:	cmp	w2, #0x2
  411594:	b.eq	4115dc <clear@@Base+0xe11c>  // b.none
  411598:	cbz	w2, 4115c8 <clear@@Base+0xe108>
  41159c:	ldp	x29, x30, [sp], #48
  4115a0:	ret
  4115a4:	adrp	x2, 436000 <winch@@Base+0x1fc78>
  4115a8:	add	x1, sp, #0x28
  4115ac:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  4115b0:	add	x0, x0, #0xbe0
  4115b4:	ldr	x2, [x2, #2080]
  4115b8:	str	x2, [sp, #40]
  4115bc:	bl	413498 <error@@Base>
  4115c0:	ldp	x29, x30, [sp], #48
  4115c4:	ret
  4115c8:	bl	402220 <setlocale@plt+0x600>
  4115cc:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  4115d0:	str	x0, [x1, #2080]
  4115d4:	ldp	x29, x30, [sp], #48
  4115d8:	ret
  4115dc:	stp	x19, x20, [sp, #16]
  4115e0:	adrp	x20, 436000 <winch@@Base+0x1fc78>
  4115e4:	bl	4020a8 <setlocale@plt+0x488>
  4115e8:	ldr	x2, [x20, #2080]
  4115ec:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  4115f0:	add	x1, x1, #0x828
  4115f4:	mov	x19, x0
  4115f8:	cmp	x2, #0x0
  4115fc:	ccmp	x2, x1, #0x4, ne  // ne = any
  411600:	b.ne	411630 <clear@@Base+0xe170>  // b.any
  411604:	mov	x0, x19
  411608:	bl	40bd10 <clear@@Base+0x8850>
  41160c:	mov	x19, x0
  411610:	bl	40b4e8 <clear@@Base+0x8028>
  411614:	mov	x1, x0
  411618:	mov	x0, x19
  41161c:	str	x1, [x20, #2080]
  411620:	bl	401a90 <free@plt>
  411624:	ldp	x19, x20, [sp, #16]
  411628:	ldp	x29, x30, [sp], #48
  41162c:	ret
  411630:	mov	x0, x2
  411634:	bl	401a90 <free@plt>
  411638:	b	411604 <clear@@Base+0xe144>
  41163c:	nop
  411640:	cbz	w0, 411648 <clear@@Base+0xe188>
  411644:	ret
  411648:	stp	x29, x30, [sp, #-32]!
  41164c:	adrp	x0, 43a000 <PC+0x37b8>
  411650:	mov	x29, sp
  411654:	ldr	w0, [x0, #812]
  411658:	str	x19, [sp, #16]
  41165c:	mov	x19, x1
  411660:	cbz	w0, 411680 <clear@@Base+0xe1c0>
  411664:	mov	x0, x1
  411668:	bl	402220 <setlocale@plt+0x600>
  41166c:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  411670:	ldr	x19, [sp, #16]
  411674:	str	x0, [x1, #2168]
  411678:	ldp	x29, x30, [sp], #32
  41167c:	ret
  411680:	adrp	x1, 43a000 <PC+0x37b8>
  411684:	mov	w2, #0x1                   	// #1
  411688:	mov	x0, #0x40000000            	// #1073741824
  41168c:	str	w2, [x1, #808]
  411690:	bl	407528 <clear@@Base+0x4068>
  411694:	mov	x0, x19
  411698:	bl	407e28 <clear@@Base+0x4968>
  41169c:	ldr	x19, [sp, #16]
  4116a0:	adrp	x0, 417000 <winch@@Base+0xc78>
  4116a4:	ldp	x29, x30, [sp], #32
  4116a8:	add	x0, x0, #0xfc0
  4116ac:	b	407e28 <clear@@Base+0x4968>
  4116b0:	stp	x29, x30, [sp, #-48]!
  4116b4:	cmp	w0, #0x1
  4116b8:	mov	x29, sp
  4116bc:	b.eq	4116d0 <clear@@Base+0xe210>  // b.none
  4116c0:	tst	w0, #0xfffffffd
  4116c4:	b.eq	411700 <clear@@Base+0xe240>  // b.none
  4116c8:	ldp	x29, x30, [sp], #48
  4116cc:	ret
  4116d0:	adrp	x1, 43b000 <PC+0x47b8>
  4116d4:	adrp	x2, 43b000 <PC+0x47b8>
  4116d8:	add	x2, x2, #0x2a0
  4116dc:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  4116e0:	ldrsw	x3, [x1, #604]
  4116e4:	add	x0, x0, #0xdf0
  4116e8:	add	x1, sp, #0x28
  4116ec:	ldr	x2, [x2, x3, lsl #3]
  4116f0:	str	x2, [sp, #40]
  4116f4:	bl	413498 <error@@Base>
  4116f8:	ldp	x29, x30, [sp], #48
  4116fc:	ret
  411700:	stp	x19, x20, [sp, #16]
  411704:	mov	x19, x1
  411708:	ldrb	w0, [x1]
  41170c:	cmp	w0, #0x6d
  411710:	b.eq	4117b8 <clear@@Base+0xe2f8>  // b.none
  411714:	b.hi	411754 <clear@@Base+0xe294>  // b.pmore
  411718:	cmp	w0, #0x4d
  41171c:	b.eq	4117cc <clear@@Base+0xe30c>  // b.none
  411720:	cmp	w0, #0x68
  411724:	b.ne	411778 <clear@@Base+0xe2b8>  // b.any
  411728:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  41172c:	add	x20, x0, #0x800
  411730:	add	x19, x1, #0x1
  411734:	ldr	x0, [x0, #2048]
  411738:	bl	401a90 <free@plt>
  41173c:	mov	x0, x19
  411740:	bl	402220 <setlocale@plt+0x600>
  411744:	str	x0, [x20]
  411748:	ldp	x19, x20, [sp, #16]
  41174c:	ldp	x29, x30, [sp], #48
  411750:	ret
  411754:	cmp	w0, #0x73
  411758:	b.eq	411794 <clear@@Base+0xe2d4>  // b.none
  41175c:	cmp	w0, #0x77
  411760:	b.ne	4117a8 <clear@@Base+0xe2e8>  // b.any
  411764:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  411768:	add	x19, x1, #0x1
  41176c:	add	x20, x0, #0x808
  411770:	ldr	x0, [x0, #2056]
  411774:	b	411738 <clear@@Base+0xe278>
  411778:	cmp	w0, #0x3d
  41177c:	b.ne	4117a8 <clear@@Base+0xe2e8>  // b.any
  411780:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  411784:	add	x19, x1, #0x1
  411788:	add	x20, x0, #0x7f8
  41178c:	ldr	x0, [x0, #2040]
  411790:	b	411738 <clear@@Base+0xe278>
  411794:	adrp	x0, 43b000 <PC+0x47b8>
  411798:	add	x19, x1, #0x1
  41179c:	add	x20, x0, #0x2a0
  4117a0:	ldr	x0, [x0, #672]
  4117a4:	b	411738 <clear@@Base+0xe278>
  4117a8:	adrp	x0, 43b000 <PC+0x47b8>
  4117ac:	add	x20, x0, #0x2a0
  4117b0:	ldr	x0, [x0, #672]
  4117b4:	b	411738 <clear@@Base+0xe278>
  4117b8:	adrp	x0, 43b000 <PC+0x47b8>
  4117bc:	add	x19, x1, #0x1
  4117c0:	add	x20, x0, #0x2a8
  4117c4:	ldr	x0, [x0, #680]
  4117c8:	b	411738 <clear@@Base+0xe278>
  4117cc:	adrp	x0, 43b000 <PC+0x47b8>
  4117d0:	add	x19, x1, #0x1
  4117d4:	add	x20, x0, #0x2b0
  4117d8:	ldr	x0, [x0, #688]
  4117dc:	b	411738 <clear@@Base+0xe278>
  4117e0:	tst	w0, #0xfffffffd
  4117e4:	b.eq	4117ec <clear@@Base+0xe32c>  // b.none
  4117e8:	ret
  4117ec:	adrp	x0, 43b000 <PC+0x47b8>
  4117f0:	ldr	w0, [x0, #616]
  4117f4:	b	404588 <clear@@Base+0x10c8>
  4117f8:	cmp	w0, #0x2
  4117fc:	b.eq	411804 <clear@@Base+0xe344>  // b.none
  411800:	ret
  411804:	b	415f90 <error@@Base+0x2af8>
  411808:	cbz	w0, 41181c <clear@@Base+0xe35c>
  41180c:	sub	w0, w0, #0x1
  411810:	cmp	w0, #0x1
  411814:	b.hi	4118b0 <clear@@Base+0xe3f0>  // b.pmore
  411818:	b	407dd8 <clear@@Base+0x4918>
  41181c:	stp	x29, x30, [sp, #-16]!
  411820:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  411824:	mov	w2, #0x1                   	// #1
  411828:	mov	x29, sp
  41182c:	str	w2, [x1, #2132]
  411830:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  411834:	add	x0, x0, #0xbf0
  411838:	bl	413140 <clear@@Base+0xfc80>
  41183c:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  411840:	add	x0, x0, #0x830
  411844:	bl	413140 <clear@@Base+0xfc80>
  411848:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  41184c:	add	x0, x0, #0xbf8
  411850:	bl	413140 <clear@@Base+0xfc80>
  411854:	bl	413a30 <error@@Base+0x598>
  411858:	bl	413140 <clear@@Base+0xfc80>
  41185c:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  411860:	add	x0, x0, #0xc00
  411864:	bl	413140 <clear@@Base+0xfc80>
  411868:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  41186c:	add	x0, x0, #0xc18
  411870:	bl	413140 <clear@@Base+0xfc80>
  411874:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  411878:	add	x0, x0, #0xc48
  41187c:	bl	413140 <clear@@Base+0xfc80>
  411880:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  411884:	add	x0, x0, #0xc88
  411888:	bl	413140 <clear@@Base+0xfc80>
  41188c:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  411890:	add	x0, x0, #0xcc0
  411894:	bl	413140 <clear@@Base+0xfc80>
  411898:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  41189c:	add	x0, x0, #0xcf8
  4118a0:	bl	413140 <clear@@Base+0xfc80>
  4118a4:	ldp	x29, x30, [sp], #16
  4118a8:	mov	w0, #0x0                   	// #0
  4118ac:	b	402170 <setlocale@plt+0x550>
  4118b0:	ret
  4118b4:	nop
  4118b8:	sub	sp, sp, #0x290
  4118bc:	cmp	w0, #0x1
  4118c0:	stp	x29, x30, [sp]
  4118c4:	mov	x29, sp
  4118c8:	b.eq	4118e0 <clear@@Base+0xe420>  // b.none
  4118cc:	tst	w0, #0xfffffffd
  4118d0:	b.eq	4119dc <clear@@Base+0xe51c>  // b.none
  4118d4:	ldp	x29, x30, [sp]
  4118d8:	add	sp, sp, #0x290
  4118dc:	ret
  4118e0:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  4118e4:	add	x0, x0, #0xd30
  4118e8:	stp	x21, x22, [sp, #32]
  4118ec:	adrp	x22, 435000 <winch@@Base+0x1ec78>
  4118f0:	ldr	x1, [x0]
  4118f4:	str	x1, [sp, #80]
  4118f8:	ldur	w1, [x0, #7]
  4118fc:	ldr	w0, [x22, #2128]
  411900:	stp	x19, x20, [sp, #16]
  411904:	add	x19, sp, #0x50
  411908:	cmp	w0, #0x2
  41190c:	stur	w1, [sp, #87]
  411910:	b.le	411994 <clear@@Base+0xe4d4>
  411914:	adrp	x20, 437000 <PC+0x7b8>
  411918:	add	x22, x22, #0x850
  41191c:	add	x20, x20, #0x8a8
  411920:	add	x19, sp, #0x50
  411924:	mov	x21, #0x1                   	// #1
  411928:	stp	x23, x24, [sp, #48]
  41192c:	adrp	x23, 41b000 <winch@@Base+0x4c78>
  411930:	mov	w24, #0x2c                  	// #44
  411934:	add	x23, x23, #0xd40
  411938:	b	411944 <clear@@Base+0xe484>
  41193c:	bl	4017b0 <strlen@plt>
  411940:	strh	w24, [x19, x0]
  411944:	mov	x0, x19
  411948:	bl	4017b0 <strlen@plt>
  41194c:	ldr	w2, [x20, x21, lsl #2]
  411950:	mov	x1, x23
  411954:	add	x0, x19, x0
  411958:	add	x21, x21, #0x1
  41195c:	bl	401820 <sprintf@plt>
  411960:	ldr	w1, [x22]
  411964:	mov	x0, x19
  411968:	cmp	w1, w21
  41196c:	b.gt	41193c <clear@@Base+0xe47c>
  411970:	bl	4017b0 <strlen@plt>
  411974:	add	x2, x19, x0
  411978:	adrp	x1, 41b000 <winch@@Base+0x4c78>
  41197c:	add	x1, x1, #0xd48
  411980:	ldr	x3, [x1]
  411984:	str	x3, [x19, x0]
  411988:	ldur	w0, [x1, #7]
  41198c:	stur	w0, [x2, #7]
  411990:	ldp	x23, x24, [sp, #48]
  411994:	mov	x0, x19
  411998:	bl	4017b0 <strlen@plt>
  41199c:	add	x0, x19, x0
  4119a0:	adrp	x2, 435000 <winch@@Base+0x1ec78>
  4119a4:	adrp	x1, 41b000 <winch@@Base+0x4c78>
  4119a8:	add	x1, x1, #0xd58
  4119ac:	ldr	w2, [x2, #2132]
  4119b0:	bl	401820 <sprintf@plt>
  4119b4:	str	x19, [sp, #72]
  4119b8:	add	x1, sp, #0x48
  4119bc:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  4119c0:	add	x0, x0, #0xdf0
  4119c4:	bl	413498 <error@@Base>
  4119c8:	ldp	x29, x30, [sp]
  4119cc:	ldp	x19, x20, [sp, #16]
  4119d0:	ldp	x21, x22, [sp, #32]
  4119d4:	add	sp, sp, #0x290
  4119d8:	ret
  4119dc:	mov	x0, x1
  4119e0:	stp	x19, x20, [sp, #16]
  4119e4:	adrp	x20, 437000 <PC+0x7b8>
  4119e8:	add	x20, x20, #0x8a8
  4119ec:	mov	w19, #0x1                   	// #1
  4119f0:	bl	4020a8 <setlocale@plt+0x488>
  4119f4:	ldrb	w3, [x0]
  4119f8:	sub	w2, w3, #0x30
  4119fc:	and	w1, w2, #0xff
  411a00:	cmp	w1, #0x9
  411a04:	mov	w1, #0x0                   	// #0
  411a08:	b.hi	411a2c <clear@@Base+0xe56c>  // b.pmore
  411a0c:	nop
  411a10:	ldrb	w3, [x0, #1]!
  411a14:	add	w1, w1, w1, lsl #2
  411a18:	add	w1, w2, w1, lsl #1
  411a1c:	sub	w2, w3, #0x30
  411a20:	and	w3, w2, #0xff
  411a24:	cmp	w3, #0x9
  411a28:	b.ls	411a10 <clear@@Base+0xe550>  // b.plast
  411a2c:	sub	w2, w19, #0x1
  411a30:	ldr	w2, [x20, w2, sxtw #2]
  411a34:	cmp	w2, w1
  411a38:	b.ge	411a44 <clear@@Base+0xe584>  // b.tcont
  411a3c:	str	w1, [x20, w19, sxtw #2]
  411a40:	add	w19, w19, #0x1
  411a44:	bl	4020a8 <setlocale@plt+0x488>
  411a48:	ldrb	w1, [x0], #1
  411a4c:	cmp	w1, #0x2c
  411a50:	b.ne	411a90 <clear@@Base+0xe5d0>  // b.any
  411a54:	cmp	w19, #0x80
  411a58:	b.ne	4119f0 <clear@@Base+0xe530>  // b.any
  411a5c:	mov	w0, #0x7f                  	// #127
  411a60:	sub	w2, w19, #0x2
  411a64:	ldr	w0, [x20, w0, sxtw #2]
  411a68:	adrp	x1, 435000 <winch@@Base+0x1ec78>
  411a6c:	adrp	x3, 435000 <winch@@Base+0x1ec78>
  411a70:	ldp	x29, x30, [sp]
  411a74:	str	w19, [x3, #2128]
  411a78:	ldr	w2, [x20, w2, sxtw #2]
  411a7c:	ldp	x19, x20, [sp, #16]
  411a80:	sub	w0, w0, w2
  411a84:	str	w0, [x1, #2132]
  411a88:	add	sp, sp, #0x290
  411a8c:	ret
  411a90:	cmp	w19, #0x1
  411a94:	b.ne	411aa0 <clear@@Base+0xe5e0>  // b.any
  411a98:	ldp	x19, x20, [sp, #16]
  411a9c:	b	4118d4 <clear@@Base+0xe414>
  411aa0:	sub	w0, w19, #0x1
  411aa4:	b	411a60 <clear@@Base+0xe5a0>
  411aa8:	stp	x29, x30, [sp, #-32]!
  411aac:	cmp	w0, #0x1
  411ab0:	mov	x29, sp
  411ab4:	b.eq	411ac8 <clear@@Base+0xe608>  // b.none
  411ab8:	tst	w0, #0xfffffffd
  411abc:	b.eq	411b04 <clear@@Base+0xe644>  // b.none
  411ac0:	ldp	x29, x30, [sp], #32
  411ac4:	ret
  411ac8:	adrp	x3, 435000 <winch@@Base+0x1ec78>
  411acc:	adrp	x1, 435000 <winch@@Base+0x1ec78>
  411ad0:	add	x2, sp, #0x10
  411ad4:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  411ad8:	ldrb	w4, [x3, #1208]
  411adc:	add	x0, x0, #0xd90
  411ae0:	ldrb	w3, [x1, #1209]
  411ae4:	add	x1, sp, #0x18
  411ae8:	strb	w4, [sp, #16]
  411aec:	strb	w3, [sp, #17]
  411af0:	strb	wzr, [sp, #18]
  411af4:	str	x2, [sp, #24]
  411af8:	bl	413498 <error@@Base>
  411afc:	ldp	x29, x30, [sp], #32
  411b00:	ret
  411b04:	ldrb	w0, [x1]
  411b08:	cbz	w0, 411b28 <clear@@Base+0xe668>
  411b0c:	ldrb	w2, [x1, #1]
  411b10:	cbnz	w2, 411b40 <clear@@Base+0xe680>
  411b14:	adrp	x2, 435000 <winch@@Base+0x1ec78>
  411b18:	adrp	x1, 435000 <winch@@Base+0x1ec78>
  411b1c:	strb	w0, [x2, #1208]
  411b20:	strb	w0, [x1, #1209]
  411b24:	b	411ac0 <clear@@Base+0xe600>
  411b28:	adrp	x1, 435000 <winch@@Base+0x1ec78>
  411b2c:	adrp	x0, 435000 <winch@@Base+0x1ec78>
  411b30:	strb	wzr, [x1, #1209]
  411b34:	strb	wzr, [x0, #1208]
  411b38:	ldp	x29, x30, [sp], #32
  411b3c:	ret
  411b40:	ldrb	w1, [x1, #2]
  411b44:	cbnz	w1, 411b5c <clear@@Base+0xe69c>
  411b48:	adrp	x3, 435000 <winch@@Base+0x1ec78>
  411b4c:	adrp	x1, 435000 <winch@@Base+0x1ec78>
  411b50:	strb	w0, [x3, #1208]
  411b54:	strb	w2, [x1, #1209]
  411b58:	b	411ac0 <clear@@Base+0xe600>
  411b5c:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  411b60:	mov	x1, #0x0                   	// #0
  411b64:	add	x0, x0, #0xd68
  411b68:	bl	413498 <error@@Base>
  411b6c:	b	411ac0 <clear@@Base+0xe600>
  411b70:	stp	x29, x30, [sp, #-32]!
  411b74:	cmp	w0, #0x1
  411b78:	mov	x29, sp
  411b7c:	b.eq	411b90 <clear@@Base+0xe6d0>  // b.none
  411b80:	tst	w0, #0xfffffffd
  411b84:	b.eq	411bc0 <clear@@Base+0xe700>  // b.none
  411b88:	ldp	x29, x30, [sp], #32
  411b8c:	ret
  411b90:	adrp	x0, 43b000 <PC+0x47b8>
  411b94:	adrp	x2, 417000 <winch@@Base+0xc78>
  411b98:	add	x2, x2, #0x590
  411b9c:	ldrb	w0, [x0, #620]
  411ba0:	cbnz	w0, 411c34 <clear@@Base+0xe774>
  411ba4:	add	x1, sp, #0x18
  411ba8:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  411bac:	add	x0, x0, #0xda8
  411bb0:	str	x2, [sp, #24]
  411bb4:	bl	413498 <error@@Base>
  411bb8:	ldp	x29, x30, [sp], #32
  411bbc:	ret
  411bc0:	mov	w4, #0x8                   	// #8
  411bc4:	mov	x0, x1
  411bc8:	add	x2, sp, #0x14
  411bcc:	add	x1, sp, #0x18
  411bd0:	adrp	x3, 41b000 <winch@@Base+0x4c78>
  411bd4:	add	x3, x3, #0xda0
  411bd8:	str	w4, [sp, #20]
  411bdc:	bl	404ba0 <clear@@Base+0x16e0>
  411be0:	ldr	x0, [sp, #24]
  411be4:	ldrb	w1, [x0]
  411be8:	cmp	w1, #0x2d
  411bec:	b.ne	411c08 <clear@@Base+0xe748>  // b.any
  411bf0:	ldrb	w1, [x0, #1]
  411bf4:	cbnz	w1, 411c08 <clear@@Base+0xe748>
  411bf8:	adrp	x0, 43b000 <PC+0x47b8>
  411bfc:	strb	wzr, [x0, #620]
  411c00:	ldp	x29, x30, [sp], #32
  411c04:	ret
  411c08:	ldrb	w0, [x0]
  411c0c:	adrp	x1, 43b000 <PC+0x47b8>
  411c10:	adrp	x3, 43b000 <PC+0x47b8>
  411c14:	ldr	w4, [sp, #20]
  411c18:	cmp	w0, #0x0
  411c1c:	mov	w2, #0x3e                  	// #62
  411c20:	str	w4, [x3, #496]
  411c24:	csel	w0, w0, w2, ne  // ne = any
  411c28:	strb	w0, [x1, #620]
  411c2c:	ldp	x29, x30, [sp], #32
  411c30:	ret
  411c34:	and	x0, x0, #0xff
  411c38:	bl	404ee8 <clear@@Base+0x1a28>
  411c3c:	mov	x2, x0
  411c40:	b	411ba4 <clear@@Base+0xe6e4>
  411c44:	nop
  411c48:	cbz	w0, 411c68 <clear@@Base+0xe7a8>
  411c4c:	sub	w0, w0, #0x1
  411c50:	cmp	w0, #0x1
  411c54:	b.hi	411c74 <clear@@Base+0xe7b4>  // b.pmore
  411c58:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  411c5c:	mov	x1, #0x0                   	// #0
  411c60:	add	x0, x0, #0xdc0
  411c64:	b	413498 <error@@Base>
  411c68:	adrp	x0, 43b000 <PC+0x47b8>
  411c6c:	mov	w1, #0x1                   	// #1
  411c70:	str	w1, [x0, #320]
  411c74:	ret
  411c78:	cmp	w0, #0x2
  411c7c:	b.eq	411c84 <clear@@Base+0xe7c4>  // b.none
  411c80:	ret
  411c84:	adrp	x0, 43b000 <PC+0x47b8>
  411c88:	ldr	w0, [x0, #512]
  411c8c:	cbnz	w0, 411c94 <clear@@Base+0xe7d4>
  411c90:	b	4031d8 <setlocale@plt+0x15b8>
  411c94:	b	4031c0 <setlocale@plt+0x15a0>
  411c98:	tst	w0, #0xfffffffd
  411c9c:	b.eq	411ca4 <clear@@Base+0xe7e4>  // b.none
  411ca0:	ret
  411ca4:	stp	x29, x30, [sp, #-32]!
  411ca8:	mov	x29, sp
  411cac:	str	x19, [sp, #16]
  411cb0:	adrp	x19, 43b000 <PC+0x47b8>
  411cb4:	ldr	w0, [x19, #552]
  411cb8:	cmp	w0, #0x0
  411cbc:	b.le	411ccc <clear@@Base+0xe80c>
  411cc0:	ldr	x19, [sp, #16]
  411cc4:	ldp	x29, x30, [sp], #32
  411cc8:	ret
  411ccc:	bl	4173b8 <winch@@Base+0x1030>
  411cd0:	str	w0, [x19, #552]
  411cd4:	ldr	x19, [sp, #16]
  411cd8:	ldp	x29, x30, [sp], #32
  411cdc:	ret
  411ce0:	adrp	x0, 43b000 <PC+0x47b8>
  411ce4:	ldr	w0, [x0, #500]
  411ce8:	cmp	w0, #0x0
  411cec:	b.gt	411cfc <clear@@Base+0xe83c>
  411cf0:	adrp	x1, 43b000 <PC+0x47b8>
  411cf4:	ldr	w1, [x1, #384]
  411cf8:	add	w0, w0, w1
  411cfc:	ret
  411d00:	stp	x29, x30, [sp, #-64]!
  411d04:	mov	x29, sp
  411d08:	stp	x21, x22, [sp, #32]
  411d0c:	mov	x22, x1
  411d10:	ldrb	w1, [x0]
  411d14:	cbz	w1, 411dc8 <clear@@Base+0xe908>
  411d18:	mov	x21, x3
  411d1c:	stp	x19, x20, [sp, #16]
  411d20:	mov	x19, x0
  411d24:	bl	4017b0 <strlen@plt>
  411d28:	add	w0, w0, #0x1
  411d2c:	mov	w1, #0x1                   	// #1
  411d30:	bl	4021e8 <setlocale@plt+0x5c8>
  411d34:	str	x0, [x22]
  411d38:	mov	x20, x0
  411d3c:	ldrb	w2, [x19]
  411d40:	cbz	w2, 411d94 <clear@@Base+0xe8d4>
  411d44:	adrp	x22, 43b000 <PC+0x47b8>
  411d48:	add	x22, x22, #0x240
  411d4c:	nop
  411d50:	ldr	w3, [x22]
  411d54:	cmp	w2, #0x5c
  411d58:	mov	w1, w2
  411d5c:	mov	x0, x21
  411d60:	ccmp	w3, #0x0, #0x4, eq  // eq = none
  411d64:	b.ne	411db8 <clear@@Base+0xe8f8>  // b.any
  411d68:	cmp	w2, #0x24
  411d6c:	b.eq	411d94 <clear@@Base+0xe8d4>  // b.none
  411d70:	cbz	x21, 411dac <clear@@Base+0xe8ec>
  411d74:	bl	401aa0 <strchr@plt>
  411d78:	mov	x2, x19
  411d7c:	cbz	x0, 411d94 <clear@@Base+0xe8d4>
  411d80:	ldrb	w3, [x19]
  411d84:	strb	w3, [x20], #1
  411d88:	add	x19, x2, #0x1
  411d8c:	ldrb	w2, [x2, #1]
  411d90:	cbnz	w2, 411d50 <clear@@Base+0xe890>
  411d94:	strb	wzr, [x20]
  411d98:	mov	x0, x19
  411d9c:	ldp	x19, x20, [sp, #16]
  411da0:	ldp	x21, x22, [sp, #32]
  411da4:	ldp	x29, x30, [sp], #64
  411da8:	ret
  411dac:	ldrb	w3, [x19]
  411db0:	mov	x2, x19
  411db4:	b	411d84 <clear@@Base+0xe8c4>
  411db8:	ldrb	w3, [x19, #1]
  411dbc:	add	x2, x19, #0x1
  411dc0:	cbz	w3, 411d70 <clear@@Base+0xe8b0>
  411dc4:	b	411d84 <clear@@Base+0xe8c4>
  411dc8:	add	x1, sp, #0x38
  411dcc:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  411dd0:	add	x0, x0, #0xdd8
  411dd4:	str	x2, [sp, #56]
  411dd8:	bl	413498 <error@@Base>
  411ddc:	mov	x0, #0x0                   	// #0
  411de0:	ldp	x21, x22, [sp, #32]
  411de4:	ldp	x29, x30, [sp], #64
  411de8:	ret
  411dec:	nop
  411df0:	stp	x29, x30, [sp, #-32]!
  411df4:	and	w3, w0, #0xff
  411df8:	cmp	w3, #0x1
  411dfc:	mov	x29, sp
  411e00:	ldr	x4, [x1]
  411e04:	str	x19, [sp, #16]
  411e08:	adrp	x19, 43a000 <PC+0x37b8>
  411e0c:	add	x19, x19, #0x2e8
  411e10:	b.eq	411e38 <clear@@Base+0xe978>  // b.none
  411e14:	mov	x0, x19
  411e18:	mov	x1, #0x2a                  	// #42
  411e1c:	adrp	x2, 41b000 <winch@@Base+0x4c78>
  411e20:	add	x2, x2, #0xe00
  411e24:	bl	401870 <snprintf@plt>
  411e28:	mov	x0, x19
  411e2c:	ldr	x19, [sp, #16]
  411e30:	ldp	x29, x30, [sp], #32
  411e34:	ret
  411e38:	mov	x3, x4
  411e3c:	mov	x0, x19
  411e40:	mov	x1, #0x2a                  	// #42
  411e44:	adrp	x2, 41b000 <winch@@Base+0x4c78>
  411e48:	add	x2, x2, #0xdf8
  411e4c:	bl	401870 <snprintf@plt>
  411e50:	mov	x0, x19
  411e54:	ldr	x19, [sp, #16]
  411e58:	ldp	x29, x30, [sp], #32
  411e5c:	ret
  411e60:	stp	x29, x30, [sp, #-32]!
  411e64:	sxtw	x0, w0
  411e68:	mov	x29, sp
  411e6c:	str	x19, [sp, #16]
  411e70:	adrp	x19, 43a000 <PC+0x37b8>
  411e74:	add	x19, x19, #0x2e8
  411e78:	bl	404ee8 <clear@@Base+0x1a28>
  411e7c:	add	x19, x19, #0x30
  411e80:	mov	x2, x0
  411e84:	adrp	x1, 41b000 <winch@@Base+0x4c78>
  411e88:	mov	x0, x19
  411e8c:	add	x1, x1, #0xe10
  411e90:	bl	401820 <sprintf@plt>
  411e94:	mov	x0, x19
  411e98:	ldr	x19, [sp, #16]
  411e9c:	ldp	x29, x30, [sp], #32
  411ea0:	ret
  411ea4:	nop
  411ea8:	cbz	x0, 411ec0 <clear@@Base+0xea00>
  411eac:	ldr	w1, [x0, #16]
  411eb0:	mov	w0, #0x53                  	// #83
  411eb4:	tst	w1, w0
  411eb8:	cset	w0, eq  // eq = none
  411ebc:	ret
  411ec0:	mov	w0, #0x0                   	// #0
  411ec4:	ret
  411ec8:	cbz	x0, 411ee0 <clear@@Base+0xea20>
  411ecc:	ldr	w1, [x0, #16]
  411ed0:	tst	w1, #0xc
  411ed4:	b.eq	411ee0 <clear@@Base+0xea20>  // b.none
  411ed8:	ldr	x0, [x0, #40]
  411edc:	ret
  411ee0:	adrp	x0, 417000 <winch@@Base+0xc78>
  411ee4:	add	x0, x0, #0xf38
  411ee8:	ret
  411eec:	nop
  411ef0:	adrp	x0, 43a000 <PC+0x37b8>
  411ef4:	ldr	x0, [x0, #800]
  411ef8:	cmp	x0, #0x0
  411efc:	cset	w0, ne  // ne = any
  411f00:	ret
  411f04:	nop
  411f08:	stp	x29, x30, [sp, #-32]!
  411f0c:	adrp	x0, 43a000 <PC+0x37b8>
  411f10:	mov	x29, sp
  411f14:	ldr	x1, [x0, #800]
  411f18:	ldrb	w0, [x1]
  411f1c:	ldr	x1, [x1, #8]
  411f20:	bl	411df0 <clear@@Base+0xe930>
  411f24:	mov	x2, x0
  411f28:	add	x1, sp, #0x18
  411f2c:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  411f30:	add	x0, x0, #0xdd8
  411f34:	str	x2, [sp, #24]
  411f38:	bl	413498 <error@@Base>
  411f3c:	ldp	x29, x30, [sp], #32
  411f40:	ret
  411f44:	nop
  411f48:	stp	x29, x30, [sp, #-64]!
  411f4c:	mov	x29, sp
  411f50:	stp	x19, x20, [sp, #16]
  411f54:	mov	x20, x0
  411f58:	ldr	x0, [x0]
  411f5c:	stp	x21, x22, [sp, #32]
  411f60:	mov	x21, x2
  411f64:	mov	x22, x1
  411f68:	bl	4020a8 <setlocale@plt+0x488>
  411f6c:	ldrb	w3, [x0]
  411f70:	mov	w2, #0x0                   	// #0
  411f74:	cmp	w3, #0x2d
  411f78:	b.ne	411f88 <clear@@Base+0xeac8>  // b.any
  411f7c:	ldrb	w3, [x0, #1]
  411f80:	add	x0, x0, #0x1
  411f84:	mov	w2, #0x1                   	// #1
  411f88:	sub	w4, w3, #0x30
  411f8c:	mov	w19, #0x0                   	// #0
  411f90:	and	w4, w4, #0xff
  411f94:	cmp	w4, #0x9
  411f98:	b.hi	411ff0 <clear@@Base+0xeb30>  // b.pmore
  411f9c:	nop
  411fa0:	add	w19, w19, w19, lsl #2
  411fa4:	add	w4, w3, w19, lsl #1
  411fa8:	ldrb	w3, [x0, #1]!
  411fac:	sub	w19, w4, #0x30
  411fb0:	sub	w1, w3, #0x30
  411fb4:	and	w1, w1, #0xff
  411fb8:	cmp	w1, #0x9
  411fbc:	b.ls	411fa0 <clear@@Base+0xeae0>  // b.plast
  411fc0:	str	x0, [x20]
  411fc4:	cbz	x21, 411fcc <clear@@Base+0xeb0c>
  411fc8:	str	wzr, [x21]
  411fcc:	cmp	w2, #0x0
  411fd0:	mov	w0, #0x30                  	// #48
  411fd4:	sub	w4, w0, w4
  411fd8:	csel	w19, w4, w19, ne  // ne = any
  411fdc:	mov	w0, w19
  411fe0:	ldp	x19, x20, [sp, #16]
  411fe4:	ldp	x21, x22, [sp, #32]
  411fe8:	ldp	x29, x30, [sp], #64
  411fec:	ret
  411ff0:	cbz	x21, 412004 <clear@@Base+0xeb44>
  411ff4:	mov	w0, #0x1                   	// #1
  411ff8:	mov	w19, #0xffffffff            	// #-1
  411ffc:	str	w0, [x21]
  412000:	b	411fdc <clear@@Base+0xeb1c>
  412004:	mov	w19, #0xffffffff            	// #-1
  412008:	cbz	x22, 411fdc <clear@@Base+0xeb1c>
  41200c:	add	x1, sp, #0x38
  412010:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  412014:	add	x0, x0, #0xe18
  412018:	str	x22, [sp, #56]
  41201c:	bl	413498 <error@@Base>
  412020:	b	411fdc <clear@@Base+0xeb1c>
  412024:	nop
  412028:	stp	x29, x30, [sp, #-112]!
  41202c:	mov	x29, sp
  412030:	str	x0, [sp, #72]
  412034:	cbz	x0, 41207c <clear@@Base+0xebbc>
  412038:	stp	x21, x22, [sp, #32]
  41203c:	adrp	x21, 43a000 <PC+0x37b8>
  412040:	add	x21, x21, #0x2e8
  412044:	ldr	x1, [x21, #56]
  412048:	cbz	x1, 412084 <clear@@Base+0xebc4>
  41204c:	ldr	w2, [x1, #16]
  412050:	and	w2, w2, #0x1f
  412054:	cmp	w2, #0x4
  412058:	b.eq	412424 <clear@@Base+0xef64>  // b.none
  41205c:	cmp	w2, #0x8
  412060:	b.ne	412074 <clear@@Base+0xebb4>  // b.any
  412064:	ldr	x2, [x1, #32]
  412068:	mov	x1, x0
  41206c:	mov	w0, #0x0                   	// #0
  412070:	blr	x2
  412074:	str	xzr, [x21, #56]
  412078:	ldp	x21, x22, [sp, #32]
  41207c:	ldp	x29, x30, [sp], #112
  412080:	ret
  412084:	str	xzr, [sp, #88]
  412088:	ldrb	w1, [x0]
  41208c:	cbz	w1, 4124d8 <clear@@Base+0xf018>
  412090:	mov	w22, #0x0                   	// #0
  412094:	stp	x19, x20, [sp, #16]
  412098:	stp	x23, x24, [sp, #48]
  41209c:	mov	w23, #0x2                   	// #2
  4120a0:	add	x19, x0, #0x1
  4120a4:	str	x19, [sp, #72]
  4120a8:	ldrb	w2, [x0]
  4120ac:	cmp	w2, #0x2d
  4120b0:	b.eq	41239c <clear@@Base+0xeedc>  // b.none
  4120b4:	b.hi	4121f0 <clear@@Base+0xed30>  // b.pmore
  4120b8:	cmp	w2, #0x2b
  4120bc:	b.eq	412310 <clear@@Base+0xee50>  // b.none
  4120c0:	cmp	w2, #0x2c
  4120c4:	b.ne	4121cc <clear@@Base+0xed0c>  // b.any
  4120c8:	ldr	x20, [sp, #88]
  4120cc:	mov	w19, w2
  4120d0:	str	wzr, [sp, #84]
  4120d4:	cbz	x20, 412214 <clear@@Base+0xed54>
  4120d8:	ldrb	w3, [x20]
  4120dc:	add	x2, sp, #0x54
  4120e0:	mov	x1, #0x0                   	// #0
  4120e4:	add	x0, sp, #0x58
  4120e8:	sub	w3, w3, #0x61
  4120ec:	and	w3, w3, #0xff
  4120f0:	cmp	w3, #0x19
  4120f4:	cset	w24, ls  // ls = plast
  4120f8:	bl	412b38 <clear@@Base+0xf678>
  4120fc:	mov	x19, x0
  412100:	ldr	x1, [sp, #88]
  412104:	str	x1, [sp, #72]
  412108:	str	xzr, [sp, #88]
  41210c:	ldrb	w0, [x1]
  412110:	and	w2, w0, #0xffffffdf
  412114:	cbz	w2, 412140 <clear@@Base+0xec80>
  412118:	cmp	w0, #0x3d
  41211c:	b.ne	412474 <clear@@Base+0xefb4>  // b.any
  412120:	cbz	x19, 412138 <clear@@Base+0xec78>
  412124:	ldr	w0, [x19, #16]
  412128:	and	w0, w0, #0x1f
  41212c:	sub	w0, w0, #0x4
  412130:	tst	w0, #0xfffffffb
  412134:	b.ne	4124e0 <clear@@Base+0xf020>  // b.any
  412138:	add	x1, x1, #0x1
  41213c:	str	x1, [sp, #72]
  412140:	cbz	x19, 412474 <clear@@Base+0xefb4>
  412144:	ldr	w0, [x19, #16]
  412148:	str	xzr, [sp, #96]
  41214c:	and	w0, w0, #0x1f
  412150:	cmp	w0, #0x4
  412154:	b.eq	4123bc <clear@@Base+0xeefc>  // b.none
  412158:	b.gt	412274 <clear@@Base+0xedb4>
  41215c:	cmp	w0, #0x1
  412160:	b.eq	4122e8 <clear@@Base+0xee28>  // b.none
  412164:	cmp	w0, #0x2
  412168:	b.ne	412504 <clear@@Base+0xf044>  // b.any
  41216c:	ldr	w1, [x19, #20]
  412170:	ldr	x0, [x19, #24]
  412174:	cbnz	w22, 4122fc <clear@@Base+0xee3c>
  412178:	cbz	w24, 412414 <clear@@Base+0xef54>
  41217c:	cmp	w1, #0x1
  412180:	cset	w24, ne  // ne = any
  412184:	str	w24, [x0]
  412188:	ldr	x2, [x19, #32]
  41218c:	mov	x1, #0x0                   	// #0
  412190:	cbz	x2, 4121ac <clear@@Base+0xecec>
  412194:	mov	w0, #0x0                   	// #0
  412198:	blr	x2
  41219c:	ldr	x1, [sp, #96]
  4121a0:	cbz	x1, 4121ac <clear@@Base+0xecec>
  4121a4:	mov	x0, x1
  4121a8:	bl	401a90 <free@plt>
  4121ac:	ldr	x0, [sp, #72]
  4121b0:	ldrb	w1, [x0]
  4121b4:	cbnz	w1, 4120a0 <clear@@Base+0xebe0>
  4121b8:	ldp	x19, x20, [sp, #16]
  4121bc:	ldp	x21, x22, [sp, #32]
  4121c0:	ldp	x23, x24, [sp, #48]
  4121c4:	ldp	x29, x30, [sp], #112
  4121c8:	ret
  4121cc:	and	w1, w2, #0xfffffffb
  4121d0:	cmp	w1, #0x20
  4121d4:	b.eq	4121e0 <clear@@Base+0xed20>  // b.none
  4121d8:	cmp	w2, #0x9
  4121dc:	b.ne	4120c8 <clear@@Base+0xec08>  // b.any
  4121e0:	ldrb	w1, [x0, #1]
  4121e4:	mov	x0, x19
  4121e8:	cbnz	w1, 4120a0 <clear@@Base+0xebe0>
  4121ec:	b	4121b8 <clear@@Base+0xecf8>
  4121f0:	cmp	w2, #0x39
  4121f4:	b.hi	412250 <clear@@Base+0xed90>  // b.pmore
  4121f8:	cmp	w2, #0x2f
  4121fc:	b.ls	4120c8 <clear@@Base+0xec08>  // b.plast
  412200:	ldr	x20, [sp, #88]
  412204:	str	x0, [sp, #72]
  412208:	str	wzr, [sp, #84]
  41220c:	mov	w19, #0x7a                  	// #122
  412210:	cbnz	x20, 4120d8 <clear@@Base+0xec18>
  412214:	sxtw	x0, w19
  412218:	add	x20, x21, #0x30
  41221c:	bl	404ee8 <clear@@Base+0x1a28>
  412220:	mov	x2, x0
  412224:	adrp	x1, 41b000 <winch@@Base+0x4c78>
  412228:	mov	x0, x20
  41222c:	add	x1, x1, #0xe10
  412230:	bl	401820 <sprintf@plt>
  412234:	sub	w0, w19, #0x61
  412238:	cmp	w0, #0x19
  41223c:	mov	w0, w19
  412240:	cset	w24, ls  // ls = plast
  412244:	bl	412af0 <clear@@Base+0xf630>
  412248:	mov	x19, x0
  41224c:	b	412140 <clear@@Base+0xec80>
  412250:	cmp	w2, #0x6e
  412254:	b.ne	4120c8 <clear@@Base+0xec08>  // b.any
  412258:	adrp	x0, 43a000 <PC+0x37b8>
  41225c:	mov	w19, #0x7a                  	// #122
  412260:	ldr	x20, [sp, #88]
  412264:	ldr	w0, [x0, #812]
  412268:	cmp	w0, #0x0
  41226c:	csel	w19, w2, w19, eq  // eq = none
  412270:	b	4120d0 <clear@@Base+0xec10>
  412274:	cmp	w0, #0x8
  412278:	b.ne	412188 <clear@@Base+0xecc8>  // b.any
  41227c:	ldr	x0, [sp, #72]
  412280:	str	x0, [sp, #64]
  412284:	ldrb	w0, [x0]
  412288:	cbz	w0, 4124a4 <clear@@Base+0xefe4>
  41228c:	cmp	w0, #0x20
  412290:	ldr	x0, [sp, #64]
  412294:	add	x0, x0, #0x1
  412298:	b.ne	4122b0 <clear@@Base+0xedf0>  // b.any
  41229c:	nop
  4122a0:	stp	x0, x0, [sp, #64]
  4122a4:	ldrb	w1, [x0], #1
  4122a8:	cmp	w1, #0x20
  4122ac:	b.eq	4122a0 <clear@@Base+0xede0>  // b.none
  4122b0:	ldr	x3, [x19, #48]
  4122b4:	mov	x2, x20
  4122b8:	ldr	x0, [sp, #64]
  4122bc:	add	x1, sp, #0x60
  4122c0:	bl	411d00 <clear@@Base+0xe840>
  4122c4:	str	x0, [sp, #72]
  4122c8:	cbz	x0, 4121b8 <clear@@Base+0xecf8>
  4122cc:	ldr	x1, [sp, #96]
  4122d0:	ldr	x2, [x19, #32]
  4122d4:	cbz	x2, 4121a0 <clear@@Base+0xece0>
  4122d8:	mov	w0, #0x0                   	// #0
  4122dc:	blr	x2
  4122e0:	ldr	x1, [sp, #96]
  4122e4:	b	4121a0 <clear@@Base+0xece0>
  4122e8:	ldr	w1, [x19, #20]
  4122ec:	ldr	x0, [x19, #24]
  4122f0:	cbnz	w22, 4122fc <clear@@Base+0xee3c>
  4122f4:	cmp	w1, #0x0
  4122f8:	cset	w1, eq  // eq = none
  4122fc:	ldr	x2, [x19, #32]
  412300:	str	w1, [x0]
  412304:	mov	x1, #0x0                   	// #0
  412308:	cbnz	x2, 412194 <clear@@Base+0xecd4>
  41230c:	b	4121ac <clear@@Base+0xecec>
  412310:	mov	w1, #0x1                   	// #1
  412314:	add	x20, x21, #0x30
  412318:	mov	x0, #0x2b                  	// #43
  41231c:	str	w1, [x21, #64]
  412320:	bl	404ee8 <clear@@Base+0x1a28>
  412324:	mov	x2, x0
  412328:	adrp	x1, 41b000 <winch@@Base+0x4c78>
  41232c:	mov	x0, x20
  412330:	add	x1, x1, #0xe10
  412334:	bl	401820 <sprintf@plt>
  412338:	mov	x2, x20
  41233c:	mov	x0, x19
  412340:	add	x1, sp, #0x60
  412344:	mov	x3, #0x0                   	// #0
  412348:	bl	411d00 <clear@@Base+0xe840>
  41234c:	str	x0, [sp, #72]
  412350:	cbz	x0, 4121b8 <clear@@Base+0xecf8>
  412354:	ldr	x1, [sp, #96]
  412358:	ldrb	w0, [x1]
  41235c:	cmp	w0, #0x2b
  412360:	b.ne	412400 <clear@@Base+0xef40>  // b.any
  412364:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  412368:	ldr	x0, [x19, #2168]
  41236c:	cbz	x0, 412378 <clear@@Base+0xeeb8>
  412370:	bl	401a90 <free@plt>
  412374:	ldr	x1, [sp, #96]
  412378:	add	x0, x1, #0x1
  41237c:	bl	402220 <setlocale@plt+0x600>
  412380:	str	x0, [x19, #2168]
  412384:	ldr	x0, [sp, #96]
  412388:	bl	401a90 <free@plt>
  41238c:	ldr	x0, [sp, #72]
  412390:	ldrb	w1, [x0]
  412394:	cbnz	w1, 4120a0 <clear@@Base+0xebe0>
  412398:	b	4121b8 <clear@@Base+0xecf8>
  41239c:	ldrb	w1, [x0, #1]
  4123a0:	cmp	w1, #0x2d
  4123a4:	b.ne	4123e8 <clear@@Base+0xef28>  // b.any
  4123a8:	add	x20, x0, #0x2
  4123ac:	str	x20, [sp, #72]
  4123b0:	str	wzr, [sp, #84]
  4123b4:	str	x20, [sp, #88]
  4123b8:	b	4120d8 <clear@@Base+0xec18>
  4123bc:	ldr	x0, [sp, #72]
  4123c0:	ldrb	w0, [x0]
  4123c4:	cbz	w0, 4124a4 <clear@@Base+0xefe4>
  4123c8:	ldr	x24, [x19, #24]
  4123cc:	mov	x1, x20
  4123d0:	add	x0, sp, #0x48
  4123d4:	mov	x2, #0x0                   	// #0
  4123d8:	bl	411f48 <clear@@Base+0xea88>
  4123dc:	ldr	x1, [sp, #96]
  4123e0:	str	w0, [x24]
  4123e4:	b	4122d0 <clear@@Base+0xee10>
  4123e8:	cmp	w1, #0x2b
  4123ec:	b.eq	412458 <clear@@Base+0xef98>  // b.none
  4123f0:	mov	x0, x19
  4123f4:	mov	w22, #0x0                   	// #0
  4123f8:	cbnz	w1, 4120a0 <clear@@Base+0xebe0>
  4123fc:	b	4121b8 <clear@@Base+0xecf8>
  412400:	mov	x0, #0x40000000            	// #1073741824
  412404:	bl	407528 <clear@@Base+0x4068>
  412408:	ldr	x0, [sp, #96]
  41240c:	bl	407e28 <clear@@Base+0x4968>
  412410:	b	412384 <clear@@Base+0xeec4>
  412414:	cmp	w1, #0x2
  412418:	csel	w24, wzr, w23, eq  // eq = none
  41241c:	str	w24, [x0]
  412420:	b	412188 <clear@@Base+0xecc8>
  412424:	stp	x19, x20, [sp, #16]
  412428:	ldrb	w0, [x1]
  41242c:	ldr	x1, [x1, #8]
  412430:	bl	411df0 <clear@@Base+0xe930>
  412434:	mov	x1, x0
  412438:	ldr	x3, [x21, #56]
  41243c:	add	x0, sp, #0x48
  412440:	mov	x2, #0x0                   	// #0
  412444:	ldr	x19, [x3, #24]
  412448:	bl	411f48 <clear@@Base+0xea88>
  41244c:	str	w0, [x19]
  412450:	ldp	x19, x20, [sp, #16]
  412454:	b	412074 <clear@@Base+0xebb4>
  412458:	add	x2, x0, #0x2
  41245c:	str	x2, [sp, #72]
  412460:	mov	w22, #0x1                   	// #1
  412464:	ldrb	w1, [x0, #2]
  412468:	mov	x0, x2
  41246c:	cbnz	w1, 4120a0 <clear@@Base+0xebe0>
  412470:	b	4121b8 <clear@@Base+0xecf8>
  412474:	ldr	w0, [sp, #84]
  412478:	str	x20, [sp, #104]
  41247c:	cmp	w0, #0x1
  412480:	b.eq	4124b8 <clear@@Base+0xeff8>  // b.none
  412484:	add	x1, sp, #0x68
  412488:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  41248c:	add	x0, x0, #0xea8
  412490:	bl	413498 <error@@Base>
  412494:	ldp	x19, x20, [sp, #16]
  412498:	ldp	x21, x22, [sp, #32]
  41249c:	ldp	x23, x24, [sp, #48]
  4124a0:	b	41207c <clear@@Base+0xebbc>
  4124a4:	str	x19, [x21, #56]
  4124a8:	ldp	x19, x20, [sp, #16]
  4124ac:	ldp	x21, x22, [sp, #32]
  4124b0:	ldp	x23, x24, [sp, #48]
  4124b4:	b	41207c <clear@@Base+0xebbc>
  4124b8:	add	x1, sp, #0x68
  4124bc:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  4124c0:	add	x0, x0, #0xe68
  4124c4:	bl	413498 <error@@Base>
  4124c8:	ldp	x19, x20, [sp, #16]
  4124cc:	ldp	x21, x22, [sp, #32]
  4124d0:	ldp	x23, x24, [sp, #48]
  4124d4:	b	41207c <clear@@Base+0xebbc>
  4124d8:	ldp	x21, x22, [sp, #32]
  4124dc:	b	41207c <clear@@Base+0xebbc>
  4124e0:	add	x1, sp, #0x68
  4124e4:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  4124e8:	add	x0, x0, #0xe38
  4124ec:	str	x20, [sp, #104]
  4124f0:	bl	413498 <error@@Base>
  4124f4:	ldp	x19, x20, [sp, #16]
  4124f8:	ldp	x21, x22, [sp, #32]
  4124fc:	ldp	x23, x24, [sp, #48]
  412500:	b	41207c <clear@@Base+0xebbc>
  412504:	ldr	x2, [x19, #32]
  412508:	cbz	x2, 4121ac <clear@@Base+0xecec>
  41250c:	mov	x1, #0x0                   	// #0
  412510:	b	4122d8 <clear@@Base+0xee18>
  412514:	nop
  412518:	stp	x29, x30, [sp, #-80]!
  41251c:	mov	x29, sp
  412520:	str	x2, [sp, #56]
  412524:	cbz	x0, 412714 <clear@@Base+0xf254>
  412528:	stp	x19, x20, [sp, #16]
  41252c:	mov	x20, x0
  412530:	ldr	w0, [x0, #16]
  412534:	str	x21, [sp, #32]
  412538:	and	w19, w3, #0xffffffbf
  41253c:	cmp	w19, #0x1
  412540:	and	w21, w3, #0x40
  412544:	b.eq	4125b0 <clear@@Base+0xf0f0>  // b.none
  412548:	cbnz	w19, 4125c4 <clear@@Base+0xf104>
  41254c:	tbnz	w0, #8, 412728 <clear@@Base+0xf268>
  412550:	ldr	x2, [x20, #32]
  412554:	cbz	x2, 412564 <clear@@Base+0xf0a4>
  412558:	ldr	x1, [sp, #56]
  41255c:	mov	w0, #0x1                   	// #1
  412560:	blr	x2
  412564:	cbnz	w21, 4125a0 <clear@@Base+0xf0e0>
  412568:	ldr	w0, [x20, #16]
  41256c:	and	w0, w0, #0x1f
  412570:	cmp	w0, #0x2
  412574:	b.gt	4126c0 <clear@@Base+0xf200>
  412578:	cbz	w0, 4125a0 <clear@@Base+0xf0e0>
  41257c:	ldr	x0, [x20, #24]
  412580:	mov	x1, #0x0                   	// #0
  412584:	ldrsw	x0, [x0]
  412588:	add	x20, x20, x0, lsl #3
  41258c:	ldr	x0, [x20, #40]
  412590:	bl	413498 <error@@Base>
  412594:	ldp	x19, x20, [sp, #16]
  412598:	ldr	x21, [sp, #32]
  41259c:	b	4125a8 <clear@@Base+0xf0e8>
  4125a0:	ldp	x19, x20, [sp, #16]
  4125a4:	ldr	x21, [sp, #32]
  4125a8:	ldp	x29, x30, [sp], #80
  4125ac:	ret
  4125b0:	tbnz	w0, #6, 4127e8 <clear@@Base+0xf328>
  4125b4:	and	w3, w0, #0x1f
  4125b8:	sub	w3, w3, #0x4
  4125bc:	tst	w3, #0xfffffffb
  4125c0:	b.eq	41269c <clear@@Base+0xf1dc>  // b.none
  4125c4:	tbnz	w0, #7, 4126a8 <clear@@Base+0xf1e8>
  4125c8:	and	w2, w0, #0x1f
  4125cc:	cmp	w2, #0x4
  4125d0:	b.eq	4127a4 <clear@@Base+0xf2e4>  // b.none
  4125d4:	b.gt	412620 <clear@@Base+0xf160>
  4125d8:	cmp	w2, #0x1
  4125dc:	b.eq	412768 <clear@@Base+0xf2a8>  // b.none
  4125e0:	cmp	w2, #0x2
  4125e4:	b.ne	412758 <clear@@Base+0xf298>  // b.any
  4125e8:	cmp	w19, #0x2
  4125ec:	ldr	x3, [x20, #32]
  4125f0:	b.eq	412864 <clear@@Base+0xf3a4>  // b.none
  4125f4:	cmp	w19, #0x3
  4125f8:	b.eq	4128e0 <clear@@Base+0xf420>  // b.none
  4125fc:	cmp	w19, #0x1
  412600:	b.eq	412834 <clear@@Base+0xf374>  // b.none
  412604:	cbz	x3, 412650 <clear@@Base+0xf190>
  412608:	cbnz	w19, 41263c <clear@@Base+0xf17c>
  41260c:	ldr	x1, [sp, #56]
  412610:	mov	w0, #0x1                   	// #1
  412614:	blr	x3
  412618:	cbz	w21, 412568 <clear@@Base+0xf0a8>
  41261c:	b	4125a0 <clear@@Base+0xf0e0>
  412620:	cmp	w2, #0x8
  412624:	b.ne	412758 <clear@@Base+0xf298>  // b.any
  412628:	sub	w0, w19, #0x2
  41262c:	cmp	w0, #0x1
  412630:	b.ls	412878 <clear@@Base+0xf3b8>  // b.plast
  412634:	ldr	x3, [x20, #32]
  412638:	cbz	x3, 412648 <clear@@Base+0xf188>
  41263c:	ldr	x1, [sp, #56]
  412640:	mov	w0, #0x2                   	// #2
  412644:	blr	x3
  412648:	cbz	w19, 412564 <clear@@Base+0xf0a4>
  41264c:	ldr	w0, [x20, #16]
  412650:	tbnz	w0, #7, 412690 <clear@@Base+0xf1d0>
  412654:	cbnz	w21, 412670 <clear@@Base+0xf1b0>
  412658:	and	w0, w0, #0x1f
  41265c:	cmp	w0, #0x2
  412660:	b.gt	4126f0 <clear@@Base+0xf230>
  412664:	cbnz	w0, 412818 <clear@@Base+0xf358>
  412668:	cbz	w19, 4125a0 <clear@@Base+0xf0e0>
  41266c:	ldr	w0, [x20, #16]
  412670:	tbz	w0, #5, 4125a0 <clear@@Base+0xf0e0>
  412674:	adrp	x0, 43b000 <PC+0x47b8>
  412678:	mov	w1, #0x1                   	// #1
  41267c:	ldp	x19, x20, [sp, #16]
  412680:	str	w1, [x0, #468]
  412684:	ldr	x21, [sp, #32]
  412688:	ldp	x29, x30, [sp], #80
  41268c:	ret
  412690:	bl	415eb8 <error@@Base+0x2a20>
  412694:	ldr	w0, [x20, #16]
  412698:	b	412654 <clear@@Base+0xf194>
  41269c:	ldrb	w2, [x2]
  4126a0:	cbz	w2, 412550 <clear@@Base+0xf090>
  4126a4:	tbz	w0, #7, 4125c8 <clear@@Base+0xf108>
  4126a8:	mov	w0, #0x0                   	// #0
  4126ac:	str	w1, [sp, #52]
  4126b0:	bl	415028 <error@@Base+0x1b90>
  4126b4:	ldr	w0, [x20, #16]
  4126b8:	ldr	w1, [sp, #52]
  4126bc:	b	4125c8 <clear@@Base+0xf108>
  4126c0:	cmp	w0, #0x4
  4126c4:	b.ne	4125a0 <clear@@Base+0xf0e0>  // b.any
  4126c8:	ldr	x2, [x20, #24]
  4126cc:	add	x1, sp, #0x48
  4126d0:	ldr	x0, [x20, #48]
  4126d4:	ldr	w2, [x2]
  4126d8:	str	w2, [sp, #72]
  4126dc:	bl	413498 <error@@Base>
  4126e0:	ldp	x19, x20, [sp, #16]
  4126e4:	ldr	x21, [sp, #32]
  4126e8:	ldp	x29, x30, [sp], #80
  4126ec:	ret
  4126f0:	cmp	w0, #0x4
  4126f4:	b.ne	412668 <clear@@Base+0xf1a8>  // b.any
  4126f8:	ldr	x2, [x20, #24]
  4126fc:	add	x1, sp, #0x48
  412700:	ldr	x0, [x20, #48]
  412704:	ldr	w2, [x2]
  412708:	str	w2, [sp, #72]
  41270c:	bl	413498 <error@@Base>
  412710:	b	412668 <clear@@Base+0xf1a8>
  412714:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  412718:	mov	x1, #0x0                   	// #0
  41271c:	add	x0, x0, #0xed8
  412720:	bl	413498 <error@@Base>
  412724:	b	4125a8 <clear@@Base+0xf0e8>
  412728:	ldrb	w0, [x20]
  41272c:	ldr	x1, [x20, #8]
  412730:	bl	411df0 <clear@@Base+0xe930>
  412734:	mov	x2, x0
  412738:	add	x1, sp, #0x48
  41273c:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  412740:	add	x0, x0, #0xf08
  412744:	str	x2, [sp, #72]
  412748:	bl	413498 <error@@Base>
  41274c:	ldp	x19, x20, [sp, #16]
  412750:	ldr	x21, [sp, #32]
  412754:	b	4125a8 <clear@@Base+0xf0e8>
  412758:	ldr	x3, [x20, #32]
  41275c:	cbz	x3, 412648 <clear@@Base+0xf188>
  412760:	cbnz	w19, 41263c <clear@@Base+0xf17c>
  412764:	b	41260c <clear@@Base+0xf14c>
  412768:	cmp	w19, #0x2
  41276c:	ldr	x3, [x20, #32]
  412770:	b.eq	4128c8 <clear@@Base+0xf408>  // b.none
  412774:	cmp	w19, #0x3
  412778:	b.eq	4128a8 <clear@@Base+0xf3e8>  // b.none
  41277c:	cmp	w19, #0x1
  412780:	b.ne	412604 <clear@@Base+0xf144>  // b.any
  412784:	ldr	x0, [x20, #24]
  412788:	ldr	w1, [x0]
  41278c:	cmp	w1, #0x0
  412790:	cset	w1, eq  // eq = none
  412794:	str	w1, [x0]
  412798:	cbnz	x3, 412850 <clear@@Base+0xf390>
  41279c:	ldr	w0, [x20, #16]
  4127a0:	b	412650 <clear@@Base+0xf190>
  4127a4:	cmp	w19, #0x2
  4127a8:	b.eq	412894 <clear@@Base+0xf3d4>  // b.none
  4127ac:	cmp	w19, #0x3
  4127b0:	b.eq	4128fc <clear@@Base+0xf43c>  // b.none
  4127b4:	cmp	w19, #0x1
  4127b8:	b.ne	412634 <clear@@Base+0xf174>  // b.any
  4127bc:	mov	x1, #0x0                   	// #0
  4127c0:	add	x2, sp, #0x44
  4127c4:	add	x0, sp, #0x38
  4127c8:	bl	411f48 <clear@@Base+0xea88>
  4127cc:	ldr	w1, [sp, #68]
  4127d0:	cbnz	w1, 412918 <clear@@Base+0xf458>
  4127d4:	ldp	x1, x3, [x20, #24]
  4127d8:	str	w0, [x1]
  4127dc:	cbnz	x3, 41263c <clear@@Base+0xf17c>
  4127e0:	ldr	w0, [x20, #16]
  4127e4:	b	412650 <clear@@Base+0xf190>
  4127e8:	ldrb	w0, [x20]
  4127ec:	ldr	x1, [x20, #8]
  4127f0:	bl	411df0 <clear@@Base+0xe930>
  4127f4:	mov	x2, x0
  4127f8:	add	x1, sp, #0x48
  4127fc:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  412800:	add	x0, x0, #0xee8
  412804:	str	x2, [sp, #72]
  412808:	bl	413498 <error@@Base>
  41280c:	ldp	x19, x20, [sp, #16]
  412810:	ldr	x21, [sp, #32]
  412814:	b	4125a8 <clear@@Base+0xf0e8>
  412818:	ldr	x0, [x20, #24]
  41281c:	mov	x1, #0x0                   	// #0
  412820:	ldrsw	x0, [x0]
  412824:	add	x0, x20, x0, lsl #3
  412828:	ldr	x0, [x0, #40]
  41282c:	bl	413498 <error@@Base>
  412830:	b	412668 <clear@@Base+0xf1a8>
  412834:	ldr	x0, [x20, #24]
  412838:	ldr	w4, [x0]
  41283c:	cbz	w1, 412924 <clear@@Base+0xf464>
  412840:	cmp	w4, #0x1
  412844:	cset	w1, ne  // ne = any
  412848:	str	w1, [x0]
  41284c:	cbz	x3, 41264c <clear@@Base+0xf18c>
  412850:	ldr	x1, [sp, #56]
  412854:	mov	w0, #0x2                   	// #2
  412858:	blr	x3
  41285c:	ldr	w0, [x20, #16]
  412860:	b	412650 <clear@@Base+0xf190>
  412864:	ldr	x0, [x20, #24]
  412868:	ldr	w1, [x20, #20]
  41286c:	str	w1, [x0]
  412870:	cbnz	x3, 41263c <clear@@Base+0xf17c>
  412874:	b	4127e0 <clear@@Base+0xf320>
  412878:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  41287c:	mov	x1, #0x0                   	// #0
  412880:	add	x0, x0, #0xf28
  412884:	bl	413498 <error@@Base>
  412888:	ldp	x19, x20, [sp, #16]
  41288c:	ldr	x21, [sp, #32]
  412890:	b	4125a8 <clear@@Base+0xf0e8>
  412894:	ldr	w1, [x20, #20]
  412898:	ldp	x0, x3, [x20, #24]
  41289c:	str	w1, [x0]
  4128a0:	cbnz	x3, 41263c <clear@@Base+0xf17c>
  4128a4:	b	4127e0 <clear@@Base+0xf320>
  4128a8:	ldr	x0, [x20, #24]
  4128ac:	ldr	w1, [x20, #20]
  4128b0:	cmp	w1, #0x0
  4128b4:	cset	w1, eq  // eq = none
  4128b8:	str	w1, [x0]
  4128bc:	cbnz	x3, 412850 <clear@@Base+0xf390>
  4128c0:	ldr	w0, [x20, #16]
  4128c4:	b	412650 <clear@@Base+0xf190>
  4128c8:	ldr	x0, [x20, #24]
  4128cc:	ldr	w1, [x20, #20]
  4128d0:	str	w1, [x0]
  4128d4:	cbnz	x3, 412850 <clear@@Base+0xf390>
  4128d8:	ldr	w0, [x20, #16]
  4128dc:	b	412650 <clear@@Base+0xf190>
  4128e0:	ldr	w4, [x20, #20]
  4128e4:	ldr	x0, [x20, #24]
  4128e8:	cbz	w1, 412930 <clear@@Base+0xf470>
  4128ec:	cmp	w4, #0x1
  4128f0:	cset	w1, ne  // ne = any
  4128f4:	str	w1, [x0]
  4128f8:	b	4128a0 <clear@@Base+0xf3e0>
  4128fc:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  412900:	mov	x1, #0x0                   	// #0
  412904:	add	x0, x0, #0xf58
  412908:	bl	413498 <error@@Base>
  41290c:	ldp	x19, x20, [sp, #16]
  412910:	ldr	x21, [sp, #32]
  412914:	b	4125a8 <clear@@Base+0xf0e8>
  412918:	ldr	x3, [x20, #32]
  41291c:	cbnz	x3, 41263c <clear@@Base+0xf17c>
  412920:	b	4127e0 <clear@@Base+0xf320>
  412924:	cmp	w4, #0x2
  412928:	csel	w1, wzr, w2, eq  // eq = none
  41292c:	b	412848 <clear@@Base+0xf388>
  412930:	cmp	w4, #0x2
  412934:	csel	w1, wzr, w2, eq  // eq = none
  412938:	str	w1, [x0]
  41293c:	b	4128a0 <clear@@Base+0xf3e0>
  412940:	stp	x29, x30, [sp, #-64]!
  412944:	mov	x29, sp
  412948:	stp	x19, x20, [sp, #16]
  41294c:	mov	x20, x0
  412950:	ldr	x0, [x0]
  412954:	stp	x21, x22, [sp, #32]
  412958:	mov	x21, x2
  41295c:	mov	x22, x1
  412960:	bl	4020a8 <setlocale@plt+0x488>
  412964:	ldrb	w5, [x0]
  412968:	sub	w3, w5, #0x30
  41296c:	and	w2, w3, #0xff
  412970:	cmp	w2, #0x9
  412974:	b.hi	412a10 <clear@@Base+0xf550>  // b.pmore
  412978:	mov	w4, #0x0                   	// #0
  41297c:	mov	x19, #0x0                   	// #0
  412980:	ldrb	w5, [x0, #1]!
  412984:	sxtw	x6, w3
  412988:	add	x19, x19, x19, lsl #2
  41298c:	mov	w1, w4
  412990:	sub	w3, w5, #0x30
  412994:	add	w4, w4, #0x1
  412998:	and	w5, w3, #0xff
  41299c:	add	x19, x6, x19, lsl #1
  4129a0:	cmp	w5, #0x9
  4129a4:	b.ls	412980 <clear@@Base+0xf4c0>  // b.plast
  4129a8:	cmp	w4, #0x6
  4129ac:	mov	x4, #0xcccccccccccccccc    	// #-3689348814741910324
  4129b0:	movk	x4, #0xcccd
  4129b4:	b.le	4129ec <clear@@Base+0xf52c>
  4129b8:	umulh	x19, x19, x4
  4129bc:	cmp	w1, #0x6
  4129c0:	sub	w1, w1, #0x1
  4129c4:	lsr	x19, x19, #3
  4129c8:	b.gt	4129b8 <clear@@Base+0xf4f8>
  4129cc:	str	x0, [x20]
  4129d0:	cbz	x21, 4129d8 <clear@@Base+0xf518>
  4129d4:	str	wzr, [x21]
  4129d8:	mov	x0, x19
  4129dc:	ldp	x19, x20, [sp, #16]
  4129e0:	ldp	x21, x22, [sp, #32]
  4129e4:	ldp	x29, x30, [sp], #64
  4129e8:	ret
  4129ec:	add	w1, w1, #0x2
  4129f0:	b.eq	4129cc <clear@@Base+0xf50c>  // b.none
  4129f4:	nop
  4129f8:	add	x19, x19, x19, lsl #2
  4129fc:	cmp	w1, #0x5
  412a00:	add	w1, w1, #0x1
  412a04:	lsl	x19, x19, #1
  412a08:	b.ls	4129f8 <clear@@Base+0xf538>  // b.plast
  412a0c:	b	4129cc <clear@@Base+0xf50c>
  412a10:	cbz	x21, 412a24 <clear@@Base+0xf564>
  412a14:	mov	w0, #0x1                   	// #1
  412a18:	mov	x19, #0xffffffffffffffff    	// #-1
  412a1c:	str	w0, [x21]
  412a20:	b	4129d8 <clear@@Base+0xf518>
  412a24:	mov	x19, #0xffffffffffffffff    	// #-1
  412a28:	cbz	x22, 4129d8 <clear@@Base+0xf518>
  412a2c:	add	x1, sp, #0x38
  412a30:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  412a34:	add	x0, x0, #0xe18
  412a38:	str	x22, [sp, #56]
  412a3c:	bl	413498 <error@@Base>
  412a40:	b	4129d8 <clear@@Base+0xf518>
  412a44:	nop
  412a48:	adrp	x1, 43a000 <PC+0x37b8>
  412a4c:	adrp	x0, 43b000 <PC+0x47b8>
  412a50:	ldr	w1, [x1, #812]
  412a54:	ldr	w0, [x0, #560]
  412a58:	cbz	w1, 412a68 <clear@@Base+0xf5a8>
  412a5c:	cmp	w0, #0x0
  412a60:	cset	w0, ne  // ne = any
  412a64:	add	w0, w0, #0x1
  412a68:	ret
  412a6c:	nop
  412a70:	stp	x29, x30, [sp, #-32]!
  412a74:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  412a78:	add	x0, x0, #0xf80
  412a7c:	mov	x29, sp
  412a80:	str	x19, [sp, #16]
  412a84:	bl	40a208 <clear@@Base+0x6d48>
  412a88:	bl	40a288 <clear@@Base+0x6dc8>
  412a8c:	cbnz	w0, 412a9c <clear@@Base+0xf5dc>
  412a90:	adrp	x0, 43a000 <PC+0x37b8>
  412a94:	mov	w1, #0x1                   	// #1
  412a98:	str	w1, [x0, #812]
  412a9c:	adrp	x0, 435000 <winch@@Base+0x1ec78>
  412aa0:	add	x19, x0, #0x858
  412aa4:	ldrb	w0, [x0, #2136]
  412aa8:	cbz	w0, 412ae0 <clear@@Base+0xf620>
  412aac:	nop
  412ab0:	ldr	x2, [x19, #24]
  412ab4:	mov	x1, #0x0                   	// #0
  412ab8:	mov	w0, #0x0                   	// #0
  412abc:	cbz	x2, 412ac8 <clear@@Base+0xf608>
  412ac0:	ldr	w3, [x19, #20]
  412ac4:	str	w3, [x2]
  412ac8:	ldr	w2, [x19, #16]
  412acc:	tbz	w2, #9, 412ad8 <clear@@Base+0xf618>
  412ad0:	ldr	x2, [x19, #32]
  412ad4:	blr	x2
  412ad8:	ldrb	w0, [x19, #64]!
  412adc:	cbnz	w0, 412ab0 <clear@@Base+0xf5f0>
  412ae0:	ldr	x19, [sp, #16]
  412ae4:	ldp	x29, x30, [sp], #32
  412ae8:	ret
  412aec:	nop
  412af0:	adrp	x1, 435000 <winch@@Base+0x1ec78>
  412af4:	mov	w2, w0
  412af8:	add	x0, x1, #0x858
  412afc:	ldrb	w1, [x1, #2136]
  412b00:	cbnz	w1, 412b20 <clear@@Base+0xf660>
  412b04:	b	412b30 <clear@@Base+0xf670>
  412b08:	ldr	w1, [x0, #16]
  412b0c:	tbz	w1, #1, 412b18 <clear@@Base+0xf658>
  412b10:	cmp	w3, w2
  412b14:	b.eq	412b2c <clear@@Base+0xf66c>  // b.none
  412b18:	ldrb	w1, [x0, #64]!
  412b1c:	cbz	w1, 412b30 <clear@@Base+0xf670>
  412b20:	sub	w3, w1, #0x20
  412b24:	cmp	w1, w2
  412b28:	b.ne	412b08 <clear@@Base+0xf648>  // b.any
  412b2c:	ret
  412b30:	mov	x0, #0x0                   	// #0
  412b34:	ret
  412b38:	stp	x29, x30, [sp, #-128]!
  412b3c:	adrp	x3, 435000 <winch@@Base+0x1ec78>
  412b40:	mov	x29, sp
  412b44:	stp	x27, x28, [sp, #80]
  412b48:	stp	x1, x0, [sp, #104]
  412b4c:	ldr	x28, [x0]
  412b50:	stp	x23, x24, [sp, #48]
  412b54:	ldrb	w0, [x3, #2136]
  412b58:	stp	x25, x26, [sp, #64]
  412b5c:	str	x2, [sp, #120]
  412b60:	cbz	w0, 412cdc <clear@@Base+0xf81c>
  412b64:	stp	x21, x22, [sp, #32]
  412b68:	add	x21, x3, #0x858
  412b6c:	mov	w23, #0x0                   	// #0
  412b70:	mov	w22, #0x0                   	// #0
  412b74:	mov	x24, #0x0                   	// #0
  412b78:	mov	x25, #0x0                   	// #0
  412b7c:	stp	x19, x20, [sp, #16]
  412b80:	mov	w20, #0x0                   	// #0
  412b84:	nop
  412b88:	ldr	x27, [x21, #8]
  412b8c:	cbz	x27, 412c18 <clear@@Base+0xf758>
  412b90:	mov	w26, #0x0                   	// #0
  412b94:	ldr	x1, [x27]
  412b98:	mov	w2, w26
  412b9c:	mov	x0, x28
  412ba0:	bl	4020d0 <setlocale@plt+0x4b0>
  412ba4:	mov	w19, w0
  412ba8:	cmp	w0, #0x0
  412bac:	b.le	412c0c <clear@@Base+0xf74c>
  412bb0:	ldrb	w1, [x28, w0, sxtw]
  412bb4:	and	w0, w1, #0xffffffdf
  412bb8:	sub	w0, w0, #0x41
  412bbc:	and	w0, w0, #0xff
  412bc0:	cmp	w0, #0x19
  412bc4:	b.ls	412c0c <clear@@Base+0xf74c>  // b.plast
  412bc8:	eor	w0, w20, #0x1
  412bcc:	cmp	w1, #0x2d
  412bd0:	b.eq	412c0c <clear@@Base+0xf74c>  // b.none
  412bd4:	cmp	w19, w22
  412bd8:	csel	w0, w0, wzr, eq  // eq = none
  412bdc:	cbnz	w0, 412c70 <clear@@Base+0xf7b0>
  412be0:	b.le	412c04 <clear@@Base+0xf744>
  412be4:	ldr	x0, [x27]
  412be8:	mov	w22, w19
  412bec:	mov	x24, x27
  412bf0:	mov	x25, x21
  412bf4:	mov	w23, #0x0                   	// #0
  412bf8:	bl	4017b0 <strlen@plt>
  412bfc:	cmp	w19, w0
  412c00:	cset	w20, eq  // eq = none
  412c04:	ldr	w0, [x21, #16]
  412c08:	tbz	w0, #1, 412c10 <clear@@Base+0xf750>
  412c0c:	cbz	w26, 412c68 <clear@@Base+0xf7a8>
  412c10:	ldr	x27, [x27, #8]
  412c14:	cbnz	x27, 412b90 <clear@@Base+0xf6d0>
  412c18:	ldrb	w0, [x21, #64]!
  412c1c:	cbnz	w0, 412b88 <clear@@Base+0xf6c8>
  412c20:	cbnz	w23, 412ca8 <clear@@Base+0xf7e8>
  412c24:	ldr	x0, [sp, #112]
  412c28:	add	x4, x28, w22, sxtw
  412c2c:	str	x4, [x0]
  412c30:	ldr	x0, [sp, #104]
  412c34:	cbz	x0, 412c7c <clear@@Base+0xf7bc>
  412c38:	cbz	x24, 412c9c <clear@@Base+0xf7dc>
  412c3c:	ldp	x19, x20, [sp, #16]
  412c40:	ldp	x21, x22, [sp, #32]
  412c44:	ldr	x24, [x24]
  412c48:	ldr	x0, [sp, #104]
  412c4c:	str	x24, [x0]
  412c50:	mov	x0, x25
  412c54:	ldp	x23, x24, [sp, #48]
  412c58:	ldp	x25, x26, [sp, #64]
  412c5c:	ldp	x27, x28, [sp, #80]
  412c60:	ldp	x29, x30, [sp], #128
  412c64:	ret
  412c68:	mov	w26, #0x1                   	// #1
  412c6c:	b	412b94 <clear@@Base+0xf6d4>
  412c70:	mov	w20, #0x0                   	// #0
  412c74:	mov	w23, #0x1                   	// #1
  412c78:	b	412c04 <clear@@Base+0xf744>
  412c7c:	mov	x0, x25
  412c80:	ldp	x19, x20, [sp, #16]
  412c84:	ldp	x21, x22, [sp, #32]
  412c88:	ldp	x23, x24, [sp, #48]
  412c8c:	ldp	x25, x26, [sp, #64]
  412c90:	ldp	x27, x28, [sp, #80]
  412c94:	ldp	x29, x30, [sp], #128
  412c98:	ret
  412c9c:	ldp	x19, x20, [sp, #16]
  412ca0:	ldp	x21, x22, [sp, #32]
  412ca4:	b	412c48 <clear@@Base+0xf788>
  412ca8:	ldr	x1, [sp, #120]
  412cac:	cbz	x1, 412cf4 <clear@@Base+0xf834>
  412cb0:	mov	w0, #0x1                   	// #1
  412cb4:	mov	x25, #0x0                   	// #0
  412cb8:	ldp	x19, x20, [sp, #16]
  412cbc:	ldp	x21, x22, [sp, #32]
  412cc0:	str	w0, [x1]
  412cc4:	mov	x0, x25
  412cc8:	ldp	x23, x24, [sp, #48]
  412ccc:	ldp	x25, x26, [sp, #64]
  412cd0:	ldp	x27, x28, [sp, #80]
  412cd4:	ldp	x29, x30, [sp], #128
  412cd8:	ret
  412cdc:	ldr	x0, [sp, #104]
  412ce0:	mov	x25, #0x0                   	// #0
  412ce4:	mov	x24, #0x0                   	// #0
  412ce8:	cbnz	x0, 412c48 <clear@@Base+0xf788>
  412cec:	mov	x25, #0x0                   	// #0
  412cf0:	b	412c50 <clear@@Base+0xf790>
  412cf4:	mov	x25, #0x0                   	// #0
  412cf8:	ldp	x19, x20, [sp, #16]
  412cfc:	ldp	x21, x22, [sp, #32]
  412d00:	b	412c50 <clear@@Base+0xf790>
  412d04:	nop
  412d08:	stp	x29, x30, [sp, #-224]!
  412d0c:	mov	x29, sp
  412d10:	stp	w0, w2, [sp, #80]
  412d14:	adrp	x0, 43b000 <PC+0x47b8>
  412d18:	add	x0, x0, #0x288
  412d1c:	stp	x19, x20, [sp, #16]
  412d20:	str	x21, [sp, #32]
  412d24:	str	x1, [sp, #72]
  412d28:	adrp	x1, 43a000 <PC+0x37b8>
  412d2c:	add	x1, x1, #0x330
  412d30:	stp	x0, x1, [sp, #56]
  412d34:	adrp	x0, 43b000 <PC+0x47b8>
  412d38:	add	x0, x0, #0x1bc
  412d3c:	str	x0, [sp, #88]
  412d40:	b	412d88 <clear@@Base+0xf8c8>
  412d44:	ldr	x2, [sp, #64]
  412d48:	mov	w0, w20
  412d4c:	ldr	w1, [x2, #312]
  412d50:	add	w1, w1, #0x1
  412d54:	str	w1, [x2, #312]
  412d58:	cmp	w1, #0x14
  412d5c:	b.le	412e10 <clear@@Base+0xf950>
  412d60:	bl	402170 <setlocale@plt+0x550>
  412d64:	nop
  412d68:	ldr	x0, [sp, #56]
  412d6c:	str	wzr, [x0]
  412d70:	tbz	w19, #31, 412dfc <clear@@Base+0xf93c>
  412d74:	bl	401ba0 <__errno_location@plt>
  412d78:	ldr	w0, [x0]
  412d7c:	cmp	w0, #0xb
  412d80:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  412d84:	b.ne	412e2c <clear@@Base+0xf96c>  // b.any
  412d88:	ldr	x0, [sp, #64]
  412d8c:	bl	4017d0 <_setjmp@plt>
  412d90:	mov	w20, #0x1                   	// #1
  412d94:	cbnz	w0, 412dd8 <clear@@Base+0xf918>
  412d98:	bl	412f88 <clear@@Base+0xfac8>
  412d9c:	ldr	x0, [sp, #56]
  412da0:	ldr	w2, [sp, #84]
  412da4:	ldr	x1, [sp, #72]
  412da8:	str	w20, [x0]
  412dac:	ldr	w0, [sp, #80]
  412db0:	bl	401ad0 <read@plt>
  412db4:	mov	x19, x0
  412db8:	ldr	x1, [sp, #88]
  412dbc:	mov	w21, w0
  412dc0:	ldr	w1, [x1]
  412dc4:	cbnz	w1, 412d68 <clear@@Base+0xf8a8>
  412dc8:	cbz	w0, 412d44 <clear@@Base+0xf884>
  412dcc:	ldr	x0, [sp, #64]
  412dd0:	str	wzr, [x0, #312]
  412dd4:	b	412d68 <clear@@Base+0xf8a8>
  412dd8:	adrp	x1, 43b000 <PC+0x47b8>
  412ddc:	add	x0, sp, #0x60
  412de0:	mov	w21, #0xfffffffe            	// #-2
  412de4:	str	wzr, [x1, #648]
  412de8:	bl	401950 <sigemptyset@plt>
  412dec:	add	x1, sp, #0x60
  412df0:	mov	x2, #0x0                   	// #0
  412df4:	mov	w0, #0x2                   	// #2
  412df8:	bl	4017f0 <sigprocmask@plt>
  412dfc:	mov	w0, w21
  412e00:	ldp	x19, x20, [sp, #16]
  412e04:	ldr	x21, [sp, #32]
  412e08:	ldp	x29, x30, [sp], #224
  412e0c:	ret
  412e10:	ldr	x0, [sp, #56]
  412e14:	ldp	x19, x20, [sp, #16]
  412e18:	str	wzr, [x0]
  412e1c:	mov	w0, w21
  412e20:	ldr	x21, [sp, #32]
  412e24:	ldp	x29, x30, [sp], #224
  412e28:	ret
  412e2c:	mov	w21, #0xffffffff            	// #-1
  412e30:	mov	w0, w21
  412e34:	ldp	x19, x20, [sp, #16]
  412e38:	ldr	x21, [sp, #32]
  412e3c:	ldp	x29, x30, [sp], #224
  412e40:	ret
  412e44:	nop
  412e48:	stp	x29, x30, [sp, #-16]!
  412e4c:	adrp	x0, 43a000 <PC+0x37b8>
  412e50:	mov	w1, #0x1                   	// #1
  412e54:	mov	x29, sp
  412e58:	add	x0, x0, #0x330
  412e5c:	bl	4018b0 <_longjmp@plt>
  412e60:	stp	x29, x30, [sp, #-32]!
  412e64:	mov	x29, sp
  412e68:	add	x0, sp, #0x18
  412e6c:	bl	401920 <time@plt>
  412e70:	ldr	x0, [sp, #24]
  412e74:	ldp	x29, x30, [sp], #32
  412e78:	ret
  412e7c:	nop
  412e80:	stp	x29, x30, [sp, #-48]!
  412e84:	mov	x29, sp
  412e88:	stp	x19, x20, [sp, #16]
  412e8c:	mov	x20, x0
  412e90:	str	x21, [sp, #32]
  412e94:	bl	401ba0 <__errno_location@plt>
  412e98:	ldr	w0, [x0]
  412e9c:	bl	401a10 <strerror@plt>
  412ea0:	mov	x21, x0
  412ea4:	mov	x0, x20
  412ea8:	bl	4017b0 <strlen@plt>
  412eac:	mov	x19, x0
  412eb0:	mov	x0, x21
  412eb4:	bl	4017b0 <strlen@plt>
  412eb8:	add	w19, w19, w0
  412ebc:	add	w19, w19, #0x3
  412ec0:	mov	w1, #0x1                   	// #1
  412ec4:	mov	w0, w19
  412ec8:	bl	4021e8 <setlocale@plt+0x5c8>
  412ecc:	sxtw	x1, w19
  412ed0:	mov	x4, x21
  412ed4:	mov	x3, x20
  412ed8:	mov	x19, x0
  412edc:	adrp	x2, 41c000 <winch@@Base+0x5c78>
  412ee0:	add	x2, x2, #0xdc0
  412ee4:	bl	401870 <snprintf@plt>
  412ee8:	mov	x0, x19
  412eec:	ldp	x19, x20, [sp, #16]
  412ef0:	ldr	x21, [sp, #32]
  412ef4:	ldp	x29, x30, [sp], #48
  412ef8:	ret
  412efc:	nop
  412f00:	scvtf	d0, x0
  412f04:	mov	x2, #0x4059000000000000    	// #4636737291354636288
  412f08:	fmov	d2, x2
  412f0c:	scvtf	d1, x1
  412f10:	fmov	d3, #5.000000000000000000e-01
  412f14:	fmul	d0, d0, d2
  412f18:	fdiv	d0, d0, d1
  412f1c:	fadd	d0, d0, d3
  412f20:	fcvtzs	x0, d0
  412f24:	ret
  412f28:	mov	x3, #0xd70b                	// #55051
  412f2c:	mov	w4, #0x2710                	// #10000
  412f30:	movk	x3, #0x70a3, lsl #16
  412f34:	fmov	d0, x0
  412f38:	movk	x3, #0xa3d, lsl #32
  412f3c:	mul	w0, w1, w4
  412f40:	movk	x3, #0xa3d7, lsl #48
  412f44:	smulh	x3, x2, x3
  412f48:	add	x3, x3, x2
  412f4c:	asr	x3, x3, #6
  412f50:	sub	x2, x3, x2, asr #63
  412f54:	adds	x0, x2, w0, sxtw
  412f58:	b.eq	412f84 <clear@@Base+0xfac4>  // b.none
  412f5c:	scvtf	d1, d0
  412f60:	scvtf	d0, x0
  412f64:	mov	x0, #0x848000000000        	// #145685290680320
  412f68:	fmov	d3, #5.000000000000000000e-01
  412f6c:	movk	x0, #0x412e, lsl #48
  412f70:	fmov	d2, x0
  412f74:	fmul	d0, d1, d0
  412f78:	fdiv	d0, d0, d2
  412f7c:	fadd	d0, d0, d3
  412f80:	fcvtzs	x0, d0
  412f84:	ret
  412f88:	stp	x29, x30, [sp, #-48]!
  412f8c:	mov	x29, sp
  412f90:	str	x21, [sp, #32]
  412f94:	adrp	x21, 436000 <winch@@Base+0x1fc78>
  412f98:	stp	x19, x20, [sp, #16]
  412f9c:	adrp	x20, 43a000 <PC+0x37b8>
  412fa0:	add	x20, x20, #0x470
  412fa4:	ldr	x2, [x21, #1976]
  412fa8:	cmp	w2, w20
  412fac:	sub	x2, x2, x20
  412fb0:	b.eq	412ff0 <clear@@Base+0xfb30>  // b.none
  412fb4:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  412fb8:	sxtw	x19, w2
  412fbc:	mov	x2, x19
  412fc0:	mov	x1, x20
  412fc4:	ldr	w0, [x0, #2132]
  412fc8:	cmp	w0, #0x0
  412fcc:	cset	w0, eq  // eq = none
  412fd0:	add	w0, w0, #0x1
  412fd4:	bl	401a40 <write@plt>
  412fd8:	cmp	x0, x19
  412fdc:	b.eq	412fec <clear@@Base+0xfb2c>  // b.none
  412fe0:	adrp	x0, 43b000 <PC+0x47b8>
  412fe4:	mov	w1, #0x1                   	// #1
  412fe8:	str	w1, [x0, #468]
  412fec:	str	x20, [x21, #1976]
  412ff0:	ldp	x19, x20, [sp, #16]
  412ff4:	ldr	x21, [sp, #32]
  412ff8:	ldp	x29, x30, [sp], #48
  412ffc:	ret
  413000:	stp	x29, x30, [sp, #-32]!
  413004:	adrp	x1, 43b000 <PC+0x47b8>
  413008:	mov	x29, sp
  41300c:	stp	x19, x20, [sp, #16]
  413010:	mov	w19, w0
  413014:	ldr	w0, [x1, #656]
  413018:	cbnz	w0, 41305c <clear@@Base+0xfb9c>
  41301c:	adrp	x20, 436000 <winch@@Base+0x1fc78>
  413020:	adrp	x2, 43a000 <PC+0x37b8>
  413024:	add	x2, x2, #0x470
  413028:	ldr	x1, [x20, #1976]
  41302c:	add	x2, x2, #0x3ff
  413030:	cmp	x1, x2
  413034:	b.cs	413080 <clear@@Base+0xfbc0>  // b.hs, b.nlast
  413038:	adrp	x2, 43b000 <PC+0x47b8>
  41303c:	strb	w19, [x1]
  413040:	mov	w0, w19
  413044:	add	x1, x1, #0x1
  413048:	str	wzr, [x2, #664]
  41304c:	str	x1, [x20, #1976]
  413050:	ldp	x19, x20, [sp, #16]
  413054:	ldp	x29, x30, [sp], #32
  413058:	ret
  41305c:	adrp	x20, 436000 <winch@@Base+0x1fc78>
  413060:	str	wzr, [x1, #656]
  413064:	bl	403690 <clear@@Base+0x1d0>
  413068:	ldr	x1, [x20, #1976]
  41306c:	adrp	x2, 43a000 <PC+0x37b8>
  413070:	add	x2, x2, #0x470
  413074:	add	x2, x2, #0x3ff
  413078:	cmp	x1, x2
  41307c:	b.cc	413038 <clear@@Base+0xfb78>  // b.lo, b.ul, b.last
  413080:	bl	412f88 <clear@@Base+0xfac8>
  413084:	ldr	x1, [x20, #1976]
  413088:	b	413038 <clear@@Base+0xfb78>
  41308c:	nop
  413090:	stp	x29, x30, [sp, #-64]!
  413094:	adrp	x0, 43b000 <PC+0x47b8>
  413098:	mov	x29, sp
  41309c:	stp	x19, x20, [sp, #16]
  4130a0:	ldr	w20, [x0, #696]
  4130a4:	ands	w20, w20, #0x3
  4130a8:	b.ne	413128 <clear@@Base+0xfc68>  // b.any
  4130ac:	adrp	x0, 43b000 <PC+0x47b8>
  4130b0:	add	x1, sp, #0x3c
  4130b4:	str	x21, [sp, #32]
  4130b8:	add	x21, x0, #0x294
  4130bc:	str	wzr, [x0, #660]
  4130c0:	mov	w0, w20
  4130c4:	bl	40f878 <clear@@Base+0xc3b8>
  4130c8:	mov	w19, w0
  4130cc:	cbz	w0, 413108 <clear@@Base+0xfc48>
  4130d0:	ldr	w0, [sp, #60]
  4130d4:	bl	403718 <clear@@Base+0x258>
  4130d8:	ldr	w0, [sp, #60]
  4130dc:	cmp	w19, #0x8
  4130e0:	str	w0, [x21]
  4130e4:	mov	w0, w19
  4130e8:	b.eq	41311c <clear@@Base+0xfc5c>  // b.none
  4130ec:	add	w20, w20, #0x1
  4130f0:	bl	413000 <clear@@Base+0xfb40>
  4130f4:	add	x1, sp, #0x3c
  4130f8:	mov	w0, w20
  4130fc:	bl	40f878 <clear@@Base+0xc3b8>
  413100:	mov	w19, w0
  413104:	cbnz	w0, 4130d0 <clear@@Base+0xfc10>
  413108:	bl	4035d8 <clear@@Base+0x118>
  41310c:	ldp	x19, x20, [sp, #16]
  413110:	ldr	x21, [sp, #32]
  413114:	ldp	x29, x30, [sp], #64
  413118:	ret
  41311c:	add	w20, w20, #0x1
  413120:	bl	4037f8 <clear@@Base+0x338>
  413124:	b	4130f4 <clear@@Base+0xfc34>
  413128:	adrp	x0, 43b000 <PC+0x47b8>
  41312c:	mov	w1, #0x1                   	// #1
  413130:	ldp	x19, x20, [sp, #16]
  413134:	str	w1, [x0, #468]
  413138:	ldp	x29, x30, [sp], #64
  41313c:	ret
  413140:	stp	x29, x30, [sp, #-32]!
  413144:	mov	x29, sp
  413148:	str	x19, [sp, #16]
  41314c:	mov	x19, x0
  413150:	ldrb	w0, [x0]
  413154:	cbz	w0, 413164 <clear@@Base+0xfca4>
  413158:	bl	413000 <clear@@Base+0xfb40>
  41315c:	ldrb	w0, [x19, #1]!
  413160:	cbnz	w0, 413158 <clear@@Base+0xfc98>
  413164:	ldr	x19, [sp, #16]
  413168:	ldp	x29, x30, [sp], #32
  41316c:	ret
  413170:	stp	x29, x30, [sp, #-48]!
  413174:	mov	x7, x0
  413178:	cmp	x7, #0x0
  41317c:	mov	x29, sp
  413180:	mov	x0, x1
  413184:	mov	x5, #0xcccccccccccccccc    	// #-3689348814741910324
  413188:	add	x1, sp, #0x2e
  41318c:	cneg	x4, x7, lt  // lt = tstop
  413190:	movk	x5, #0xcccd
  413194:	strb	wzr, [sp, #46]
  413198:	umulh	x3, x4, x5
  41319c:	mov	x6, x1
  4131a0:	lsr	x3, x3, #3
  4131a4:	add	x2, x3, x3, lsl #2
  4131a8:	sub	x2, x4, x2, lsl #1
  4131ac:	mov	x4, x3
  4131b0:	add	w2, w2, #0x30
  4131b4:	strb	w2, [x1, #-1]!
  4131b8:	cbnz	x3, 413198 <clear@@Base+0xfcd8>
  4131bc:	tbz	x7, #63, 4131cc <clear@@Base+0xfd0c>
  4131c0:	mov	w2, #0x2d                  	// #45
  4131c4:	sturb	w2, [x1, #-1]
  4131c8:	sub	x1, x6, #0x2
  4131cc:	bl	401ac0 <strcpy@plt>
  4131d0:	ldp	x29, x30, [sp], #48
  4131d4:	ret
  4131d8:	b	413170 <clear@@Base+0xfcb0>
  4131dc:	nop
  4131e0:	stp	x29, x30, [sp, #-32]!
  4131e4:	mov	w7, w0
  4131e8:	cmp	w7, #0x0
  4131ec:	mov	x29, sp
  4131f0:	mov	x0, x1
  4131f4:	mov	w5, #0xcccd                	// #52429
  4131f8:	add	x1, sp, #0x1c
  4131fc:	cneg	w4, w7, lt  // lt = tstop
  413200:	movk	w5, #0xcccc, lsl #16
  413204:	strb	wzr, [sp, #28]
  413208:	umull	x3, w4, w5
  41320c:	mov	x6, x1
  413210:	lsr	x3, x3, #35
  413214:	add	w2, w3, w3, lsl #2
  413218:	sub	w2, w4, w2, lsl #1
  41321c:	mov	w4, w3
  413220:	add	w2, w2, #0x30
  413224:	strb	w2, [x1, #-1]!
  413228:	cbnz	w3, 413208 <clear@@Base+0xfd48>
  41322c:	tbz	w7, #31, 41323c <clear@@Base+0xfd7c>
  413230:	mov	w2, #0x2d                  	// #45
  413234:	sturb	w2, [x1, #-1]
  413238:	sub	x1, x6, #0x2
  41323c:	bl	401ac0 <strcpy@plt>
  413240:	ldp	x29, x30, [sp], #32
  413244:	ret
  413248:	stp	x29, x30, [sp, #-96]!
  41324c:	mov	x29, sp
  413250:	stp	x19, x20, [sp, #16]
  413254:	mov	x19, x0
  413258:	ldrb	w0, [x0]
  41325c:	cbz	w0, 4133a4 <clear@@Base+0xfee4>
  413260:	mov	w20, #0x0                   	// #0
  413264:	stp	x21, x22, [sp, #32]
  413268:	mov	x22, x1
  41326c:	b	413284 <clear@@Base+0xfdc4>
  413270:	add	x19, x19, #0x1
  413274:	add	w20, w20, #0x1
  413278:	bl	413000 <clear@@Base+0xfb40>
  41327c:	ldrb	w0, [x19]
  413280:	cbz	w0, 4132f8 <clear@@Base+0xfe38>
  413284:	cmp	w0, #0x25
  413288:	b.ne	413270 <clear@@Base+0xfdb0>  // b.any
  41328c:	ldrb	w1, [x19, #1]
  413290:	add	x21, x19, #0x2
  413294:	cmp	w1, #0x6e
  413298:	b.eq	413364 <clear@@Base+0xfea4>  // b.none
  41329c:	b.hi	41330c <clear@@Base+0xfe4c>  // b.pmore
  4132a0:	cmp	w1, #0x25
  4132a4:	b.eq	413358 <clear@@Base+0xfe98>  // b.none
  4132a8:	mov	x19, x21
  4132ac:	cmp	w1, #0x64
  4132b0:	b.ne	41327c <clear@@Base+0xfdbc>  // b.any
  4132b4:	ldr	w0, [x22]
  4132b8:	add	x1, sp, #0x48
  4132bc:	bl	4131e0 <clear@@Base+0xfd20>
  4132c0:	ldrb	w0, [sp, #72]
  4132c4:	cbz	w0, 4132dc <clear@@Base+0xfe1c>
  4132c8:	add	x19, sp, #0x48
  4132cc:	nop
  4132d0:	bl	413000 <clear@@Base+0xfb40>
  4132d4:	ldrb	w0, [x19, #1]!
  4132d8:	cbnz	w0, 4132d0 <clear@@Base+0xfe10>
  4132dc:	add	x0, sp, #0x48
  4132e0:	add	x22, x22, #0x8
  4132e4:	bl	4017b0 <strlen@plt>
  4132e8:	mov	x19, x21
  4132ec:	add	w20, w20, w0
  4132f0:	ldrb	w0, [x19]
  4132f4:	cbnz	w0, 413284 <clear@@Base+0xfdc4>
  4132f8:	mov	w0, w20
  4132fc:	ldp	x19, x20, [sp, #16]
  413300:	ldp	x21, x22, [sp, #32]
  413304:	ldp	x29, x30, [sp], #96
  413308:	ret
  41330c:	cmp	w1, #0x73
  413310:	mov	x19, x21
  413314:	b.ne	41327c <clear@@Base+0xfdbc>  // b.any
  413318:	str	x23, [sp, #48]
  41331c:	ldr	x23, [x22], #8
  413320:	ldrb	w0, [x23]
  413324:	cbz	w0, 4133b8 <clear@@Base+0xfef8>
  413328:	mov	x19, x23
  41332c:	nop
  413330:	add	x19, x19, #0x1
  413334:	bl	413000 <clear@@Base+0xfb40>
  413338:	add	w0, w20, w19
  41333c:	sub	w1, w0, w23
  413340:	ldrb	w0, [x19]
  413344:	cbnz	w0, 413330 <clear@@Base+0xfe70>
  413348:	mov	w20, w1
  41334c:	mov	x19, x21
  413350:	ldr	x23, [sp, #48]
  413354:	b	41327c <clear@@Base+0xfdbc>
  413358:	mov	x19, x21
  41335c:	bl	413000 <clear@@Base+0xfb40>
  413360:	b	41327c <clear@@Base+0xfdbc>
  413364:	ldr	x0, [x22]
  413368:	add	x1, sp, #0x48
  41336c:	bl	413170 <clear@@Base+0xfcb0>
  413370:	ldrb	w0, [sp, #72]
  413374:	cbz	w0, 4132dc <clear@@Base+0xfe1c>
  413378:	add	x19, sp, #0x48
  41337c:	nop
  413380:	bl	413000 <clear@@Base+0xfb40>
  413384:	ldrb	w0, [x19, #1]!
  413388:	cbnz	w0, 413380 <clear@@Base+0xfec0>
  41338c:	add	x0, sp, #0x48
  413390:	add	x22, x22, #0x8
  413394:	bl	4017b0 <strlen@plt>
  413398:	mov	x19, x21
  41339c:	add	w20, w20, w0
  4133a0:	b	4132f0 <clear@@Base+0xfe30>
  4133a4:	mov	w20, #0x0                   	// #0
  4133a8:	mov	w0, w20
  4133ac:	ldp	x19, x20, [sp, #16]
  4133b0:	ldp	x29, x30, [sp], #96
  4133b4:	ret
  4133b8:	ldr	x23, [sp, #48]
  4133bc:	b	41327c <clear@@Base+0xfdbc>
  4133c0:	mov	x4, x0
  4133c4:	ldrb	w3, [x4], #1
  4133c8:	sub	w0, w3, #0x30
  4133cc:	and	w0, w0, #0xff
  4133d0:	cmp	w0, #0x9
  4133d4:	mov	x0, #0x0                   	// #0
  4133d8:	b.hi	413404 <clear@@Base+0xff44>  // b.pmore
  4133dc:	nop
  4133e0:	and	x5, x3, #0xff
  4133e4:	ldrb	w3, [x4], #1
  4133e8:	add	x0, x0, x0, lsl #2
  4133ec:	sub	w2, w3, #0x30
  4133f0:	add	x0, x5, x0, lsl #1
  4133f4:	and	w2, w2, #0xff
  4133f8:	sub	x0, x0, #0x30
  4133fc:	cmp	w2, #0x9
  413400:	b.ls	4133e0 <clear@@Base+0xff20>  // b.plast
  413404:	cbz	x1, 41340c <clear@@Base+0xff4c>
  413408:	str	x4, [x1]
  41340c:	ret
  413410:	mov	x4, x0
  413414:	ldrb	w3, [x4], #1
  413418:	sub	w0, w3, #0x30
  41341c:	and	w0, w0, #0xff
  413420:	cmp	w0, #0x9
  413424:	mov	w0, #0x0                   	// #0
  413428:	b.hi	413450 <clear@@Base+0xff90>  // b.pmore
  41342c:	nop
  413430:	add	w0, w0, w0, lsl #2
  413434:	add	w0, w3, w0, lsl #1
  413438:	ldrb	w3, [x4], #1
  41343c:	sub	w0, w0, #0x30
  413440:	sub	w2, w3, #0x30
  413444:	and	w2, w2, #0xff
  413448:	cmp	w2, #0x9
  41344c:	b.ls	413430 <clear@@Base+0xff70>  // b.plast
  413450:	cbz	x1, 413458 <clear@@Base+0xff98>
  413454:	str	x4, [x1]
  413458:	ret
  41345c:	nop
  413460:	stp	x29, x30, [sp, #-16]!
  413464:	mov	x29, sp
  413468:	bl	4173c0 <winch@@Base+0x1038>
  41346c:	cmp	w0, #0xa
  413470:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  413474:	b.eq	413484 <clear@@Base+0xffc4>  // b.none
  413478:	cmp	w0, #0x20
  41347c:	ccmn	w0, #0x2, #0x4, ne  // ne = any
  413480:	b.ne	41348c <clear@@Base+0xffcc>  // b.any
  413484:	ldp	x29, x30, [sp], #16
  413488:	ret
  41348c:	ldp	x29, x30, [sp], #16
  413490:	sxtw	x0, w0
  413494:	b	407528 <clear@@Base+0x4068>

0000000000413498 <error@@Base>:
  413498:	stp	x29, x30, [sp, #-64]!
  41349c:	adrp	x3, 43b000 <PC+0x47b8>
  4134a0:	mov	x29, sp
  4134a4:	stp	x21, x22, [sp, #32]
  4134a8:	adrp	x22, 436000 <winch@@Base+0x1fc78>
  4134ac:	ldr	w2, [x3, #652]
  4134b0:	stp	x19, x20, [sp, #16]
  4134b4:	mov	x19, x0
  4134b8:	ldr	w20, [x22, #2132]
  4134bc:	add	w2, w2, #0x1
  4134c0:	str	w2, [x3, #652]
  4134c4:	cbz	w20, 4134d4 <error@@Base+0x3c>
  4134c8:	adrp	x0, 43b000 <PC+0x47b8>
  4134cc:	ldr	w20, [x0, #324]
  4134d0:	cbnz	w20, 413564 <error@@Base+0xcc>
  4134d4:	mov	x0, x19
  4134d8:	bl	413248 <clear@@Base+0xfd88>
  4134dc:	ldr	w1, [x22, #2132]
  4134e0:	mov	w21, w0
  4134e4:	cbz	w1, 4135a4 <error@@Base+0x10c>
  4134e8:	adrp	x0, 43b000 <PC+0x47b8>
  4134ec:	ldr	w0, [x0, #324]
  4134f0:	cbz	w0, 4135a4 <error@@Base+0x10c>
  4134f4:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4134f8:	add	x0, x0, #0x7b8
  4134fc:	add	x19, x0, #0x8
  413500:	ldrb	w0, [x0, #8]
  413504:	cbz	w0, 413514 <error@@Base+0x7c>
  413508:	bl	413000 <clear@@Base+0xfb40>
  41350c:	ldrb	w0, [x19, #1]!
  413510:	cbnz	w0, 413508 <error@@Base+0x70>
  413514:	bl	4035d8 <clear@@Base+0x118>
  413518:	add	w20, w20, w21
  41351c:	adrp	x0, 43b000 <PC+0x47b8>
  413520:	ldr	w0, [x0, #400]
  413524:	add	w0, w0, #0x11
  413528:	add	w20, w0, w20
  41352c:	bl	413460 <clear@@Base+0xffa0>
  413530:	bl	403400 <setlocale@plt+0x17e0>
  413534:	bl	4034e0 <clear@@Base+0x20>
  413538:	adrp	x0, 43b000 <PC+0x47b8>
  41353c:	ldr	w0, [x0, #396]
  413540:	cmp	w0, w20
  413544:	b.gt	413554 <error@@Base+0xbc>
  413548:	adrp	x0, 43b000 <PC+0x47b8>
  41354c:	mov	w1, #0x1                   	// #1
  413550:	str	w1, [x0, #468]
  413554:	ldp	x19, x20, [sp, #16]
  413558:	ldp	x21, x22, [sp, #32]
  41355c:	ldp	x29, x30, [sp], #64
  413560:	b	412f88 <clear@@Base+0xfac8>
  413564:	adrp	x0, 43b000 <PC+0x47b8>
  413568:	ldr	w0, [x0, #624]
  41356c:	cbz	w0, 4135b8 <error@@Base+0x120>
  413570:	str	x1, [sp, #56]
  413574:	bl	4035d8 <clear@@Base+0x118>
  413578:	bl	403690 <clear@@Base+0x1d0>
  41357c:	mov	w0, #0x8                   	// #8
  413580:	bl	4034f8 <clear@@Base+0x38>
  413584:	ldr	x1, [sp, #56]
  413588:	adrp	x0, 43b000 <PC+0x47b8>
  41358c:	ldr	w20, [x0, #372]
  413590:	mov	x0, x19
  413594:	bl	413248 <clear@@Base+0xfd88>
  413598:	mov	w21, w0
  41359c:	ldr	w1, [x22, #2132]
  4135a0:	cbnz	w1, 4134e8 <error@@Base+0x50>
  4135a4:	ldp	x19, x20, [sp, #16]
  4135a8:	mov	w0, #0xa                   	// #10
  4135ac:	ldp	x21, x22, [sp, #32]
  4135b0:	ldp	x29, x30, [sp], #64
  4135b4:	b	413000 <clear@@Base+0xfb40>
  4135b8:	str	x1, [sp, #56]
  4135bc:	bl	40c658 <clear@@Base+0x9198>
  4135c0:	ldr	x1, [sp, #56]
  4135c4:	b	413570 <error@@Base+0xd8>
  4135c8:	stp	x29, x30, [sp, #-32]!
  4135cc:	mov	x29, sp
  4135d0:	stp	x19, x20, [sp, #16]
  4135d4:	mov	x19, x0
  4135d8:	mov	x20, x1
  4135dc:	bl	4035d8 <clear@@Base+0x118>
  4135e0:	bl	403690 <clear@@Base+0x1d0>
  4135e4:	mov	w0, #0x8                   	// #8
  4135e8:	bl	4034f8 <clear@@Base+0x38>
  4135ec:	mov	x0, x19
  4135f0:	mov	x1, x20
  4135f4:	bl	413248 <clear@@Base+0xfd88>
  4135f8:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4135fc:	add	x0, x0, #0x7b8
  413600:	add	x19, x0, #0x20
  413604:	ldrb	w0, [x0, #32]
  413608:	cbz	w0, 41361c <error@@Base+0x184>
  41360c:	nop
  413610:	bl	413000 <clear@@Base+0xfb40>
  413614:	ldrb	w0, [x19, #1]!
  413618:	cbnz	w0, 413610 <error@@Base+0x178>
  41361c:	bl	4035d8 <clear@@Base+0x118>
  413620:	bl	412f88 <clear@@Base+0xfac8>
  413624:	adrp	x0, 43b000 <PC+0x47b8>
  413628:	mov	w1, #0x1                   	// #1
  41362c:	ldp	x19, x20, [sp, #16]
  413630:	str	w1, [x0, #656]
  413634:	ldp	x29, x30, [sp], #32
  413638:	ret
  41363c:	nop
  413640:	stp	x29, x30, [sp, #-48]!
  413644:	mov	x29, sp
  413648:	str	x19, [sp, #16]
  41364c:	adrp	x19, 436000 <winch@@Base+0x1fc78>
  413650:	ldr	w2, [x19, #2132]
  413654:	cbz	w2, 413664 <error@@Base+0x1cc>
  413658:	adrp	x2, 43b000 <PC+0x47b8>
  41365c:	ldr	w2, [x2, #324]
  413660:	cbnz	w2, 4136c4 <error@@Base+0x22c>
  413664:	bl	413248 <clear@@Base+0xfd88>
  413668:	bl	4173c0 <winch@@Base+0x1038>
  41366c:	ldr	w1, [x19, #2132]
  413670:	mov	w19, w0
  413674:	cbz	w1, 413684 <error@@Base+0x1ec>
  413678:	adrp	x0, 43b000 <PC+0x47b8>
  41367c:	ldr	w0, [x0, #324]
  413680:	cbnz	w0, 41369c <error@@Base+0x204>
  413684:	mov	w0, #0xa                   	// #10
  413688:	bl	413000 <clear@@Base+0xfb40>
  41368c:	mov	w0, w19
  413690:	ldr	x19, [sp, #16]
  413694:	ldp	x29, x30, [sp], #48
  413698:	ret
  41369c:	bl	403400 <setlocale@plt+0x17e0>
  4136a0:	adrp	x0, 43b000 <PC+0x47b8>
  4136a4:	ldr	w0, [x0, #396]
  4136a8:	cmp	w0, #0x0
  4136ac:	b.le	4136d4 <error@@Base+0x23c>
  4136b0:	bl	412f88 <clear@@Base+0xfac8>
  4136b4:	mov	w0, w19
  4136b8:	ldr	x19, [sp, #16]
  4136bc:	ldp	x29, x30, [sp], #48
  4136c0:	ret
  4136c4:	stp	x0, x1, [sp, #32]
  4136c8:	bl	403690 <clear@@Base+0x1d0>
  4136cc:	ldp	x0, x1, [sp, #32]
  4136d0:	b	413664 <error@@Base+0x1cc>
  4136d4:	adrp	x0, 43b000 <PC+0x47b8>
  4136d8:	mov	w1, #0x1                   	// #1
  4136dc:	str	w1, [x0, #468]
  4136e0:	bl	412f88 <clear@@Base+0xfac8>
  4136e4:	b	4136b4 <error@@Base+0x21c>
  4136e8:	stp	x29, x30, [sp, #-48]!
  4136ec:	mov	x29, sp
  4136f0:	stp	x19, x20, [sp, #16]
  4136f4:	mov	x20, x0
  4136f8:	mov	x19, x1
  4136fc:	mov	w0, #0x1                   	// #1
  413700:	mov	w1, #0x40                  	// #64
  413704:	stp	x21, x22, [sp, #32]
  413708:	mov	w22, w2
  41370c:	bl	4021e8 <setlocale@plt+0x5c8>
  413710:	mov	x1, x20
  413714:	mov	x21, x0
  413718:	mov	w2, #0x1                   	// #1
  41371c:	bl	401b70 <regcomp@plt>
  413720:	cbnz	w0, 413754 <error@@Base+0x2bc>
  413724:	mov	w20, w0
  413728:	ldr	x0, [x19]
  41372c:	cbz	x0, 41373c <error@@Base+0x2a4>
  413730:	bl	401b60 <regfree@plt>
  413734:	ldr	x0, [x19]
  413738:	bl	401a90 <free@plt>
  41373c:	str	x21, [x19]
  413740:	mov	w0, w20
  413744:	ldp	x19, x20, [sp, #16]
  413748:	ldp	x21, x22, [sp, #32]
  41374c:	ldp	x29, x30, [sp], #48
  413750:	ret
  413754:	mov	x0, x21
  413758:	mov	w20, #0xffffffff            	// #-1
  41375c:	bl	401a90 <free@plt>
  413760:	cbz	w22, 413740 <error@@Base+0x2a8>
  413764:	adrp	x0, 41c000 <winch@@Base+0x5c78>
  413768:	mov	x1, #0x0                   	// #0
  41376c:	add	x0, x0, #0xdc8
  413770:	bl	413498 <error@@Base>
  413774:	b	413740 <error@@Base+0x2a8>
  413778:	stp	x29, x30, [sp, #-64]!
  41377c:	adrp	x3, 43b000 <PC+0x47b8>
  413780:	mov	x29, sp
  413784:	ldr	w3, [x3, #504]
  413788:	stp	x19, x20, [sp, #16]
  41378c:	and	w20, w1, #0x1000
  413790:	mov	x19, x0
  413794:	stp	x21, x22, [sp, #32]
  413798:	cmp	w3, #0x2
  41379c:	mov	x21, x2
  4137a0:	str	x23, [sp, #48]
  4137a4:	b.eq	4137cc <error@@Base+0x334>  // b.none
  4137a8:	mov	x23, x0
  4137ac:	mov	w22, #0x0                   	// #0
  4137b0:	cbz	w20, 413804 <error@@Base+0x36c>
  4137b4:	mov	w0, w22
  4137b8:	ldp	x19, x20, [sp, #16]
  4137bc:	ldp	x21, x22, [sp, #32]
  4137c0:	ldr	x23, [sp, #48]
  4137c4:	ldp	x29, x30, [sp], #64
  4137c8:	ret
  4137cc:	bl	4017b0 <strlen@plt>
  4137d0:	mov	w22, #0x0                   	// #0
  4137d4:	mov	w1, #0x1                   	// #1
  4137d8:	bl	409738 <clear@@Base+0x6278>
  4137dc:	mov	w1, w0
  4137e0:	mov	w0, #0x1                   	// #1
  4137e4:	bl	4021e8 <setlocale@plt+0x5c8>
  4137e8:	mov	x23, x0
  4137ec:	mov	x1, x19
  4137f0:	mov	w4, #0x1                   	// #1
  4137f4:	mov	x3, #0x0                   	// #0
  4137f8:	mov	x2, #0x0                   	// #0
  4137fc:	bl	4097a8 <clear@@Base+0x62e8>
  413800:	cbnz	w20, 413818 <error@@Base+0x380>
  413804:	mov	x1, x21
  413808:	mov	x0, x23
  41380c:	mov	w2, #0x1                   	// #1
  413810:	bl	4136e8 <error@@Base+0x250>
  413814:	mov	w22, w0
  413818:	cmp	x19, x23
  41381c:	b.eq	4137b4 <error@@Base+0x31c>  // b.none
  413820:	mov	x0, x23
  413824:	bl	401a90 <free@plt>
  413828:	mov	w0, w22
  41382c:	ldp	x19, x20, [sp, #16]
  413830:	ldp	x21, x22, [sp, #32]
  413834:	ldr	x23, [sp, #48]
  413838:	ldp	x29, x30, [sp], #64
  41383c:	ret
  413840:	stp	x29, x30, [sp, #-32]!
  413844:	mov	x29, sp
  413848:	str	x19, [sp, #16]
  41384c:	mov	x19, x0
  413850:	ldr	x0, [x0]
  413854:	cbz	x0, 413864 <error@@Base+0x3cc>
  413858:	bl	401b60 <regfree@plt>
  41385c:	ldr	x0, [x19]
  413860:	bl	401a90 <free@plt>
  413864:	str	xzr, [x19]
  413868:	ldr	x19, [sp, #16]
  41386c:	ldp	x29, x30, [sp], #32
  413870:	ret
  413874:	nop
  413878:	stp	x29, x30, [sp, #-32]!
  41387c:	mov	w2, #0x0                   	// #0
  413880:	mov	x29, sp
  413884:	add	x1, sp, #0x18
  413888:	str	xzr, [sp, #24]
  41388c:	bl	4136e8 <error@@Base+0x250>
  413890:	cbz	w0, 4138a0 <error@@Base+0x408>
  413894:	mov	w0, #0x0                   	// #0
  413898:	ldp	x29, x30, [sp], #32
  41389c:	ret
  4138a0:	add	x0, sp, #0x18
  4138a4:	bl	413840 <error@@Base+0x3a8>
  4138a8:	mov	w0, #0x1                   	// #1
  4138ac:	ldp	x29, x30, [sp], #32
  4138b0:	ret
  4138b4:	nop
  4138b8:	cmp	x0, #0x0
  4138bc:	cset	w0, eq  // eq = none
  4138c0:	ret
  4138c4:	nop
  4138c8:	stp	x29, x30, [sp, #-80]!
  4138cc:	mov	x29, sp
  4138d0:	stp	x19, x20, [sp, #16]
  4138d4:	mov	x19, x2
  4138d8:	mov	w20, w3
  4138dc:	stp	x21, x22, [sp, #32]
  4138e0:	mov	w22, w7
  4138e4:	stp	x23, x24, [sp, #48]
  4138e8:	mov	x23, x5
  4138ec:	mov	x24, x4
  4138f0:	str	xzr, [x5]
  4138f4:	str	xzr, [x4]
  4138f8:	tbz	w22, #12, 41399c <error@@Base+0x504>
  4138fc:	mov	x21, x1
  413900:	mov	x0, x1
  413904:	bl	4017b0 <strlen@plt>
  413908:	add	x0, x21, w0, sxtw
  41390c:	add	x3, x19, w20, sxtw
  413910:	cmp	x19, x3
  413914:	b.cs	413984 <error@@Base+0x4ec>  // b.hs, b.nlast
  413918:	adrp	x1, 43b000 <PC+0x47b8>
  41391c:	ldr	w7, [x1, #504]
  413920:	mov	x8, x19
  413924:	mov	x2, x21
  413928:	b	413940 <error@@Base+0x4a8>
  41392c:	cmp	x0, x2
  413930:	ccmp	x3, x8, #0x4, ne  // ne = any
  413934:	b.eq	413970 <error@@Base+0x4d8>  // b.none
  413938:	add	x2, x2, #0x1
  41393c:	add	x8, x8, #0x1
  413940:	ldrb	w6, [x2]
  413944:	cmp	w7, #0x2
  413948:	ldrb	w5, [x8]
  41394c:	b.ne	413968 <error@@Base+0x4d0>  // b.any
  413950:	sub	w4, w6, #0x41
  413954:	add	w1, w6, #0x20
  413958:	and	w4, w4, #0xff
  41395c:	and	w1, w1, #0xff
  413960:	cmp	w4, #0x1a
  413964:	csel	w6, w1, w6, cc  // cc = lo, ul, last
  413968:	cmp	w5, w6
  41396c:	b.eq	41392c <error@@Base+0x494>  // b.none
  413970:	cmp	x0, x2
  413974:	b.eq	413a08 <error@@Base+0x570>  // b.none
  413978:	add	x19, x19, #0x1
  41397c:	cmp	x3, x19
  413980:	b.ne	413920 <error@@Base+0x488>  // b.any
  413984:	ubfx	x0, x22, #8, #1
  413988:	ldp	x19, x20, [sp, #16]
  41398c:	ldp	x21, x22, [sp, #32]
  413990:	ldp	x23, x24, [sp, #48]
  413994:	ldp	x29, x30, [sp], #80
  413998:	ret
  41399c:	cmp	w6, #0x0
  4139a0:	mov	x1, x19
  4139a4:	cset	w4, ne  // ne = any
  4139a8:	add	x3, sp, #0x48
  4139ac:	orr	w4, w4, #0x4
  4139b0:	mov	x2, #0x1                   	// #1
  4139b4:	stp	wzr, w20, [sp, #72]
  4139b8:	bl	401b50 <regexec@plt>
  4139bc:	cmp	w0, #0x0
  4139c0:	mov	w1, w0
  4139c4:	cset	w0, eq  // eq = none
  4139c8:	cbz	w1, 4139f0 <error@@Base+0x558>
  4139cc:	tst	x22, #0x100
  4139d0:	mov	w1, #0x1                   	// #1
  4139d4:	sub	w1, w1, w0
  4139d8:	csel	w0, w1, w0, ne  // ne = any
  4139dc:	ldp	x19, x20, [sp, #16]
  4139e0:	ldp	x21, x22, [sp, #32]
  4139e4:	ldp	x23, x24, [sp, #48]
  4139e8:	ldp	x29, x30, [sp], #80
  4139ec:	ret
  4139f0:	ldpsw	x2, x1, [sp, #72]
  4139f4:	add	x2, x19, x2
  4139f8:	str	x2, [x24]
  4139fc:	add	x19, x19, x1
  413a00:	str	x19, [x23]
  413a04:	b	4139cc <error@@Base+0x534>
  413a08:	str	x19, [x24]
  413a0c:	tst	x22, #0x100
  413a10:	str	x8, [x23]
  413a14:	cset	w0, eq  // eq = none
  413a18:	ldp	x19, x20, [sp, #16]
  413a1c:	ldp	x21, x22, [sp, #32]
  413a20:	ldp	x23, x24, [sp, #48]
  413a24:	ldp	x29, x30, [sp], #80
  413a28:	ret
  413a2c:	nop
  413a30:	adrp	x0, 41c000 <winch@@Base+0x5c78>
  413a34:	add	x0, x0, #0xdd8
  413a38:	ret
  413a3c:	nop
  413a40:	cmn	w0, #0x2
  413a44:	b.eq	413a68 <error@@Base+0x5d0>  // b.none
  413a48:	cmn	w0, #0x1
  413a4c:	b.eq	413aa8 <error@@Base+0x610>  // b.none
  413a50:	cmn	w0, #0x3
  413a54:	b.eq	413a84 <error@@Base+0x5ec>  // b.none
  413a58:	adrp	x1, 43a000 <PC+0x37b8>
  413a5c:	ldr	x1, [x1, #2160]
  413a60:	ldr	x0, [x1, w0, sxtw #3]
  413a64:	ret
  413a68:	adrp	x0, 43b000 <PC+0x47b8>
  413a6c:	adrp	x1, 43a000 <PC+0x37b8>
  413a70:	ldr	w0, [x0, #384]
  413a74:	ldr	x1, [x1, #2160]
  413a78:	sub	w0, w0, #0x1
  413a7c:	ldr	x0, [x1, w0, sxtw #3]
  413a80:	ret
  413a84:	adrp	x0, 43b000 <PC+0x47b8>
  413a88:	adrp	x1, 43a000 <PC+0x37b8>
  413a8c:	ldr	w0, [x0, #384]
  413a90:	ldr	x1, [x1, #2160]
  413a94:	sub	w0, w0, #0x1
  413a98:	add	w0, w0, w0, lsr #31
  413a9c:	asr	w0, w0, #1
  413aa0:	ldr	x0, [x1, w0, sxtw #3]
  413aa4:	ret
  413aa8:	adrp	x0, 43b000 <PC+0x47b8>
  413aac:	adrp	x1, 43a000 <PC+0x37b8>
  413ab0:	ldr	w0, [x0, #384]
  413ab4:	ldr	x1, [x1, #2160]
  413ab8:	sub	w0, w0, #0x2
  413abc:	ldr	x0, [x1, w0, sxtw #3]
  413ac0:	ret
  413ac4:	nop
  413ac8:	adrp	x2, 43b000 <PC+0x47b8>
  413acc:	adrp	x1, 43a000 <PC+0x37b8>
  413ad0:	ldr	w4, [x2, #384]
  413ad4:	ldr	x5, [x1, #2160]
  413ad8:	cmp	w4, #0x1
  413adc:	b.le	413b00 <error@@Base+0x668>
  413ae0:	sub	w2, w4, #0x2
  413ae4:	add	x3, x5, #0x8
  413ae8:	mov	x1, x5
  413aec:	add	x3, x3, w2, uxtw #3
  413af0:	ldr	x2, [x1, #8]
  413af4:	str	x2, [x1], #8
  413af8:	cmp	x1, x3
  413afc:	b.ne	413af0 <error@@Base+0x658>  // b.any
  413b00:	add	x4, x5, w4, sxtw #3
  413b04:	stur	x0, [x4, #-8]
  413b08:	ret
  413b0c:	nop
  413b10:	adrp	x1, 43b000 <PC+0x47b8>
  413b14:	adrp	x2, 43a000 <PC+0x37b8>
  413b18:	ldr	w1, [x1, #384]
  413b1c:	ldr	x3, [x2, #2160]
  413b20:	sub	w1, w1, #0x1
  413b24:	cmp	w1, #0x0
  413b28:	sub	x4, x3, #0x8
  413b2c:	sxtw	x1, w1
  413b30:	b.le	413b4c <error@@Base+0x6b4>
  413b34:	nop
  413b38:	ldr	x2, [x4, x1, lsl #3]
  413b3c:	str	x2, [x3, x1, lsl #3]
  413b40:	sub	x1, x1, #0x1
  413b44:	cmp	w1, #0x0
  413b48:	b.gt	413b38 <error@@Base+0x6a0>
  413b4c:	str	x0, [x3]
  413b50:	ret
  413b54:	nop
  413b58:	adrp	x0, 43b000 <PC+0x47b8>
  413b5c:	ldr	w1, [x0, #384]
  413b60:	cmp	w1, #0x0
  413b64:	b.le	413b88 <error@@Base+0x6f0>
  413b68:	adrp	x2, 43a000 <PC+0x37b8>
  413b6c:	mov	x0, #0x0                   	// #0
  413b70:	mov	x3, #0xffffffffffffffff    	// #-1
  413b74:	ldr	x2, [x2, #2160]
  413b78:	str	x3, [x2, x0, lsl #3]
  413b7c:	add	x0, x0, #0x1
  413b80:	cmp	w1, w0
  413b84:	b.gt	413b78 <error@@Base+0x6e0>
  413b88:	ret
  413b8c:	nop
  413b90:	adrp	x1, 43a000 <PC+0x37b8>
  413b94:	ldr	x4, [x1, #2160]
  413b98:	ldr	x1, [x4]
  413b9c:	cmp	x1, x0
  413ba0:	b.gt	413be0 <error@@Base+0x748>
  413ba4:	adrp	x1, 43b000 <PC+0x47b8>
  413ba8:	ldr	w5, [x1, #384]
  413bac:	cmp	w5, #0x1
  413bb0:	b.le	413be0 <error@@Base+0x748>
  413bb4:	mov	x1, #0x1                   	// #1
  413bb8:	b	413bc4 <error@@Base+0x72c>
  413bbc:	cmp	w5, w1
  413bc0:	b.le	413be0 <error@@Base+0x748>
  413bc4:	ldr	x2, [x4, x1, lsl #3]
  413bc8:	mov	w3, w1
  413bcc:	add	x1, x1, #0x1
  413bd0:	cmp	x2, x0
  413bd4:	b.le	413bbc <error@@Base+0x724>
  413bd8:	sub	w0, w3, #0x1
  413bdc:	ret
  413be0:	mov	w0, #0xffffffff            	// #-1
  413be4:	ret
  413be8:	adrp	x0, 43b000 <PC+0x47b8>
  413bec:	ldr	w2, [x0, #384]
  413bf0:	cmp	w2, #0x0
  413bf4:	b.le	413c2c <error@@Base+0x794>
  413bf8:	adrp	x1, 43a000 <PC+0x37b8>
  413bfc:	mov	x0, #0x0                   	// #0
  413c00:	ldr	x3, [x1, #2160]
  413c04:	b	413c10 <error@@Base+0x778>
  413c08:	cmp	w2, w0
  413c0c:	b.le	413c2c <error@@Base+0x794>
  413c10:	ldr	x1, [x3, x0, lsl #3]
  413c14:	add	x0, x0, #0x1
  413c18:	add	x1, x1, #0x1
  413c1c:	cmp	x1, #0x1
  413c20:	b.ls	413c08 <error@@Base+0x770>  // b.plast
  413c24:	mov	w0, #0x0                   	// #0
  413c28:	ret
  413c2c:	mov	w0, #0x1                   	// #1
  413c30:	ret
  413c34:	nop
  413c38:	cmp	w0, w1
  413c3c:	b.gt	413c74 <error@@Base+0x7dc>
  413c40:	adrp	x2, 43a000 <PC+0x37b8>
  413c44:	sxtw	x0, w0
  413c48:	ldr	x3, [x2, #2160]
  413c4c:	b	413c58 <error@@Base+0x7c0>
  413c50:	cmp	w1, w0
  413c54:	b.lt	413c74 <error@@Base+0x7dc>  // b.tstop
  413c58:	ldr	x2, [x3, x0, lsl #3]
  413c5c:	add	x0, x0, #0x1
  413c60:	add	x2, x2, #0x1
  413c64:	cmp	x2, #0x1
  413c68:	b.ls	413c50 <error@@Base+0x7b8>  // b.plast
  413c6c:	mov	w0, #0x0                   	// #0
  413c70:	ret
  413c74:	mov	w0, #0x1                   	// #1
  413c78:	ret
  413c7c:	nop
  413c80:	adrp	x2, 43a000 <PC+0x37b8>
  413c84:	cmp	w1, #0x0
  413c88:	ldr	x4, [x2, #2160]
  413c8c:	b.lt	413cf8 <error@@Base+0x860>  // b.tstop
  413c90:	b.ne	413d00 <error@@Base+0x868>  // b.any
  413c94:	adrp	x3, 43b000 <PC+0x47b8>
  413c98:	mov	x2, x4
  413c9c:	mov	w5, #0x1                   	// #1
  413ca0:	ldr	w6, [x3, #384]
  413ca4:	sub	w6, w6, #0x2
  413ca8:	ldr	x3, [x2]
  413cac:	cmn	x3, #0x1
  413cb0:	b.ne	413ce8 <error@@Base+0x850>  // b.any
  413cb4:	cmp	w1, w6
  413cb8:	b.eq	413d0c <error@@Base+0x874>  // b.none
  413cbc:	sxtw	x2, w1
  413cc0:	add	x4, x4, w5, sxtw #3
  413cc4:	sxtw	x7, w5
  413cc8:	b	413cd4 <error@@Base+0x83c>
  413ccc:	cmp	w6, w2
  413cd0:	b.eq	413d0c <error@@Base+0x874>  // b.none
  413cd4:	ldr	x3, [x4, x2, lsl #3]
  413cd8:	add	w1, w5, w2
  413cdc:	add	x2, x2, x7
  413ce0:	cmn	x3, #0x1
  413ce4:	b.eq	413ccc <error@@Base+0x834>  // b.none
  413ce8:	add	w1, w1, #0x1
  413cec:	str	x3, [x0]
  413cf0:	str	w1, [x0, #8]
  413cf4:	ret
  413cf8:	cmn	w1, #0x2
  413cfc:	b.ge	413d18 <error@@Base+0x880>  // b.tcont
  413d00:	ldr	x3, [x4, w1, sxtw #3]
  413d04:	cmn	x3, #0x1
  413d08:	b.ne	413ce8 <error@@Base+0x850>  // b.any
  413d0c:	mov	x1, #0xffffffffffffffff    	// #-1
  413d10:	str	x1, [x0]
  413d14:	ret
  413d18:	adrp	x1, 43b000 <PC+0x47b8>
  413d1c:	mov	w6, #0x0                   	// #0
  413d20:	mov	w5, #0xffffffff            	// #-1
  413d24:	ldr	w1, [x1, #384]
  413d28:	sub	w1, w1, #0x2
  413d2c:	add	x2, x4, w1, sxtw #3
  413d30:	b	413ca8 <error@@Base+0x810>
  413d34:	nop
  413d38:	stp	x29, x30, [sp, #-64]!
  413d3c:	mov	x29, sp
  413d40:	stp	x19, x20, [sp, #16]
  413d44:	adrp	x19, 43a000 <PC+0x37b8>
  413d48:	adrp	x20, 43b000 <PC+0x47b8>
  413d4c:	str	x21, [sp, #32]
  413d50:	add	x21, x19, #0x870
  413d54:	ldr	w0, [x20, #384]
  413d58:	ldr	w1, [x21, #8]
  413d5c:	cmp	w0, w1
  413d60:	b.le	413dd0 <error@@Base+0x938>
  413d64:	ldr	x8, [x19, #2160]
  413d68:	cbz	x8, 413de0 <error@@Base+0x948>
  413d6c:	mov	w1, #0x0                   	// #0
  413d70:	add	x0, sp, #0x30
  413d74:	bl	413c80 <error@@Base+0x7e8>
  413d78:	mov	x0, x8
  413d7c:	bl	401a90 <free@plt>
  413d80:	ldr	w0, [x20, #384]
  413d84:	mov	w1, #0x8                   	// #8
  413d88:	bl	4021e8 <setlocale@plt+0x5c8>
  413d8c:	ldr	w2, [x20, #384]
  413d90:	mov	x1, #0x0                   	// #0
  413d94:	str	x0, [x19, #2160]
  413d98:	mov	x3, #0xffffffffffffffff    	// #-1
  413d9c:	str	w2, [x21, #8]
  413da0:	cmp	w2, #0x0
  413da4:	b.le	413db8 <error@@Base+0x920>
  413da8:	str	x3, [x0, x1, lsl #3]
  413dac:	add	x1, x1, #0x1
  413db0:	cmp	w2, w1
  413db4:	b.gt	413da8 <error@@Base+0x910>
  413db8:	ldr	x1, [sp, #48]
  413dbc:	cmn	x1, #0x1
  413dc0:	b.eq	413dd0 <error@@Base+0x938>  // b.none
  413dc4:	ldr	w2, [sp, #56]
  413dc8:	add	x0, x0, w2, sxtw #3
  413dcc:	stur	x1, [x0, #-8]
  413dd0:	ldp	x19, x20, [sp, #16]
  413dd4:	ldr	x21, [sp, #32]
  413dd8:	ldp	x29, x30, [sp], #64
  413ddc:	ret
  413de0:	mov	x1, #0xffffffffffffffff    	// #-1
  413de4:	str	x1, [sp, #48]
  413de8:	b	413d84 <error@@Base+0x8ec>
  413dec:	nop
  413df0:	adrp	x1, 43b000 <PC+0x47b8>
  413df4:	cmp	w0, #0x0
  413df8:	ldr	w1, [x1, #384]
  413dfc:	add	w2, w0, w1
  413e00:	csel	w0, w2, w0, lt  // lt = tstop
  413e04:	cmp	w0, #0x0
  413e08:	csinc	w0, w0, wzr, gt
  413e0c:	cmp	w0, w1
  413e10:	csel	w0, w0, w1, le
  413e14:	sub	w0, w0, #0x1
  413e18:	ret
  413e1c:	nop
  413e20:	mov	w3, #0x1                   	// #1
  413e24:	nop
  413e28:	ldrb	w1, [x0, #1]
  413e2c:	add	x2, x0, #0x1
  413e30:	cmp	w1, #0x3a
  413e34:	b.eq	413e64 <error@@Base+0x9cc>  // b.none
  413e38:	b.hi	413e74 <error@@Base+0x9dc>  // b.pmore
  413e3c:	cbz	w1, 413e70 <error@@Base+0x9d8>
  413e40:	cmp	w1, #0x2e
  413e44:	b.ne	413e50 <error@@Base+0x9b8>  // b.any
  413e48:	subs	w3, w3, #0x1
  413e4c:	b.eq	413e6c <error@@Base+0x9d4>  // b.none
  413e50:	mov	x0, x2
  413e54:	add	x2, x0, #0x1
  413e58:	ldrb	w1, [x0, #1]
  413e5c:	cmp	w1, #0x3a
  413e60:	b.ne	413e38 <error@@Base+0x9a0>  // b.any
  413e64:	cmp	w3, #0x1
  413e68:	b.ne	413e50 <error@@Base+0x9b8>  // b.any
  413e6c:	mov	x0, x2
  413e70:	ret
  413e74:	cmp	w1, #0x3f
  413e78:	b.eq	413e8c <error@@Base+0x9f4>  // b.none
  413e7c:	add	x0, x0, #0x2
  413e80:	cmp	w1, #0x5c
  413e84:	csel	x0, x0, x2, eq  // eq = none
  413e88:	b	413e28 <error@@Base+0x990>
  413e8c:	add	w3, w3, #0x1
  413e90:	mov	x0, x2
  413e94:	b	413e28 <error@@Base+0x990>
  413e98:	stp	x29, x30, [sp, #-48]!
  413e9c:	mov	x29, sp
  413ea0:	stp	x19, x20, [sp, #16]
  413ea4:	adrp	x20, 43a000 <PC+0x37b8>
  413ea8:	str	x21, [sp, #32]
  413eac:	mov	x21, x0
  413eb0:	bl	4017b0 <strlen@plt>
  413eb4:	mov	x19, x0
  413eb8:	ldr	x0, [x20, #2176]
  413ebc:	add	x3, x20, #0x880
  413ec0:	add	x3, x3, #0x808
  413ec4:	sxtw	x2, w19
  413ec8:	add	x19, x0, w19, sxtw
  413ecc:	cmp	x19, x3
  413ed0:	b.cc	413ee4 <error@@Base+0xa4c>  // b.lo, b.ul, b.last
  413ed4:	sub	x2, x3, x0
  413ed8:	sub	w2, w2, #0x1
  413edc:	sxtw	x2, w2
  413ee0:	add	x19, x0, x2
  413ee4:	mov	x1, x21
  413ee8:	bl	401b80 <strncpy@plt>
  413eec:	strb	wzr, [x19]
  413ef0:	str	x19, [x20, #2176]
  413ef4:	ldp	x19, x20, [sp, #16]
  413ef8:	ldr	x21, [sp, #32]
  413efc:	ldp	x29, x30, [sp], #48
  413f00:	ret
  413f04:	nop
  413f08:	stp	x29, x30, [sp, #-32]!
  413f0c:	mov	x29, sp
  413f10:	stp	x19, x20, [sp, #16]
  413f14:	mov	w19, w0
  413f18:	bl	413a40 <error@@Base+0x5a8>
  413f1c:	cmp	w19, #0x0
  413f20:	adrp	x20, 43b000 <PC+0x47b8>
  413f24:	ccmn	x0, #0x1, #0x0, ge  // ge = tcont
  413f28:	add	x20, x20, #0x180
  413f2c:	b.eq	413f40 <error@@Base+0xaa8>  // b.none
  413f30:	b	413f64 <error@@Base+0xacc>
  413f34:	bl	413a40 <error@@Base+0x5a8>
  413f38:	cmn	x0, #0x1
  413f3c:	b.ne	413f6c <error@@Base+0xad4>  // b.any
  413f40:	ldr	w0, [x20]
  413f44:	sub	w0, w0, #0x1
  413f48:	cmp	w0, w19
  413f4c:	add	w19, w19, #0x1
  413f50:	mov	w0, w19
  413f54:	b.gt	413f34 <error@@Base+0xa9c>
  413f58:	ldp	x19, x20, [sp, #16]
  413f5c:	ldp	x29, x30, [sp], #32
  413f60:	b	4040a0 <clear@@Base+0xbe0>
  413f64:	cmn	x0, #0x1
  413f68:	b.eq	413f58 <error@@Base+0xac0>  // b.none
  413f6c:	ldp	x19, x20, [sp, #16]
  413f70:	ldp	x29, x30, [sp], #32
  413f74:	ret
  413f78:	sub	w2, w0, #0x42
  413f7c:	cmp	w2, #0x36
  413f80:	b.hi	413ff8 <error@@Base+0xb60>  // b.pmore
  413f84:	stp	x29, x30, [sp, #-64]!
  413f88:	adrp	x0, 41c000 <winch@@Base+0x5c78>
  413f8c:	add	x0, x0, #0xde0
  413f90:	mov	x29, sp
  413f94:	ldrh	w0, [x0, w2, uxtw #1]
  413f98:	adr	x2, 413fa4 <error@@Base+0xb0c>
  413f9c:	add	x0, x2, w0, sxth #2
  413fa0:	br	x0
  413fa4:	bl	4040a0 <clear@@Base+0xbe0>
  413fa8:	cmn	x0, #0x1
  413fac:	b.eq	414034 <error@@Base+0xb9c>  // b.none
  413fb0:	cbz	x0, 414118 <error@@Base+0xc80>
  413fb4:	sub	x0, x0, #0x1
  413fb8:	bl	410098 <clear@@Base+0xcbd8>
  413fbc:	cmp	x0, #0x0
  413fc0:	b.le	414034 <error@@Base+0xb9c>
  413fc4:	adrp	x1, 43b000 <PC+0x47b8>
  413fc8:	sub	x0, x0, #0x1
  413fcc:	ldr	w2, [x1, #384]
  413fd0:	add	x1, sp, #0x28
  413fd4:	sub	w2, w2, #0x1
  413fd8:	sxtw	x2, w2
  413fdc:	sdiv	x0, x0, x2
  413fe0:	add	x0, x0, #0x1
  413fe4:	bl	4131d8 <clear@@Base+0xfd18>
  413fe8:	add	x0, sp, #0x28
  413fec:	bl	413e98 <error@@Base+0xa00>
  413ff0:	ldp	x29, x30, [sp], #64
  413ff4:	ret
  413ff8:	ret
  413ffc:	bl	4040a0 <clear@@Base+0xbe0>
  414000:	cmn	x0, #0x1
  414004:	b.eq	414034 <error@@Base+0xb9c>  // b.none
  414008:	add	x1, sp, #0x28
  41400c:	bl	413170 <clear@@Base+0xfcb0>
  414010:	add	x0, sp, #0x28
  414014:	bl	413e98 <error@@Base+0xa00>
  414018:	b	413ff0 <error@@Base+0xb58>
  41401c:	mov	w0, w1
  414020:	str	x19, [sp, #16]
  414024:	bl	410268 <clear@@Base+0xcda8>
  414028:	mov	x19, x0
  41402c:	cbnz	x0, 414270 <error@@Base+0xdd8>
  414030:	ldr	x19, [sp, #16]
  414034:	adrp	x0, 417000 <winch@@Base+0xc78>
  414038:	add	x0, x0, #0xf38
  41403c:	bl	413e98 <error@@Base+0xa00>
  414040:	ldp	x29, x30, [sp], #64
  414044:	ret
  414048:	adrp	x0, 43b000 <PC+0x47b8>
  41404c:	add	x1, sp, #0x28
  414050:	ldr	w0, [x0, #488]
  414054:	bl	4131e0 <clear@@Base+0xfd20>
  414058:	add	x0, sp, #0x28
  41405c:	bl	413e98 <error@@Base+0xa00>
  414060:	b	413ff0 <error@@Base+0xb58>
  414064:	mov	w0, w1
  414068:	bl	410268 <clear@@Base+0xcda8>
  41406c:	cmp	x0, #0x0
  414070:	b.le	414034 <error@@Base+0xb9c>
  414074:	adrp	x1, 43b000 <PC+0x47b8>
  414078:	ldr	w1, [x1, #384]
  41407c:	cmp	w1, #0x1
  414080:	b.le	414034 <error@@Base+0xb9c>
  414084:	sub	w1, w1, #0x1
  414088:	sub	x0, x0, #0x1
  41408c:	sxtw	x2, w1
  414090:	add	x1, sp, #0x28
  414094:	udiv	x0, x0, x2
  414098:	add	x0, x0, #0x1
  41409c:	bl	4131d8 <clear@@Base+0xfd18>
  4140a0:	add	x0, sp, #0x28
  4140a4:	bl	413e98 <error@@Base+0xa00>
  4140a8:	b	413ff0 <error@@Base+0xb58>
  4140ac:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4140b0:	ldr	x0, [x0, #2160]
  4140b4:	bl	40d0d8 <clear@@Base+0x9c18>
  4140b8:	bl	413e98 <error@@Base+0xa00>
  4140bc:	b	413ff0 <error@@Base+0xb58>
  4140c0:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4140c4:	str	x19, [sp, #16]
  4140c8:	ldr	x0, [x0, #2160]
  4140cc:	bl	40d0d8 <clear@@Base+0x9c18>
  4140d0:	bl	40b668 <clear@@Base+0x81a8>
  4140d4:	mov	x19, x0
  4140d8:	bl	413e98 <error@@Base+0xa00>
  4140dc:	mov	x0, x19
  4140e0:	bl	401a90 <free@plt>
  4140e4:	ldr	x19, [sp, #16]
  4140e8:	b	413ff0 <error@@Base+0xb58>
  4140ec:	bl	417330 <winch@@Base+0xfa8>
  4140f0:	cbz	w0, 41429c <error@@Base+0xe04>
  4140f4:	bl	417340 <winch@@Base+0xfb8>
  4140f8:	add	x1, sp, #0x28
  4140fc:	bl	4131e0 <clear@@Base+0xfd20>
  414100:	add	x0, sp, #0x28
  414104:	bl	413e98 <error@@Base+0xa00>
  414108:	b	413ff0 <error@@Base+0xb58>
  41410c:	mov	w0, w1
  414110:	bl	410268 <clear@@Base+0xcda8>
  414114:	cbz	x0, 414034 <error@@Base+0xb9c>
  414118:	add	x1, sp, #0x28
  41411c:	bl	4131d8 <clear@@Base+0xfd18>
  414120:	add	x0, sp, #0x28
  414124:	bl	413e98 <error@@Base+0xa00>
  414128:	b	413ff0 <error@@Base+0xb58>
  41412c:	bl	417330 <winch@@Base+0xfa8>
  414130:	cbz	w0, 414294 <error@@Base+0xdfc>
  414134:	add	x1, sp, #0x28
  414138:	bl	4131e0 <clear@@Base+0xfd20>
  41413c:	add	x0, sp, #0x28
  414140:	bl	413e98 <error@@Base+0xa00>
  414144:	b	413ff0 <error@@Base+0xb58>
  414148:	mov	w0, w1
  41414c:	str	x19, [sp, #16]
  414150:	bl	413f08 <error@@Base+0xa70>
  414154:	mov	x19, x0
  414158:	bl	4040a0 <clear@@Base+0xbe0>
  41415c:	cmp	x0, #0x0
  414160:	mov	x1, x0
  414164:	ccmn	x19, #0x1, #0x4, gt
  414168:	b.eq	414030 <error@@Base+0xb98>  // b.none
  41416c:	mov	x0, x19
  414170:	bl	412f00 <clear@@Base+0xfa40>
  414174:	add	x1, sp, #0x28
  414178:	bl	4131e0 <clear@@Base+0xfd20>
  41417c:	add	x0, sp, #0x28
  414180:	bl	413e98 <error@@Base+0xa00>
  414184:	ldr	x19, [sp, #16]
  414188:	b	413ff0 <error@@Base+0xb58>
  41418c:	bl	4040a0 <clear@@Base+0xbe0>
  414190:	add	x1, x0, #0x1
  414194:	cmp	x1, #0x1
  414198:	b.ls	414034 <error@@Base+0xb9c>  // b.plast
  41419c:	bl	410098 <clear@@Base+0xcbd8>
  4141a0:	cmp	x0, #0x0
  4141a4:	b.le	414034 <error@@Base+0xb9c>
  4141a8:	sub	x0, x0, #0x1
  4141ac:	b	414118 <error@@Base+0xc80>
  4141b0:	bl	417330 <winch@@Base+0xfa8>
  4141b4:	cbz	w0, 4142bc <error@@Base+0xe24>
  4141b8:	adrp	x0, 418000 <winch@@Base+0x1c78>
  4141bc:	add	x0, x0, #0x280
  4141c0:	bl	413e98 <error@@Base+0xa00>
  4141c4:	b	413ff0 <error@@Base+0xb58>
  4141c8:	mov	w0, w1
  4141cc:	bl	413f08 <error@@Base+0xa70>
  4141d0:	cmn	x0, #0x1
  4141d4:	b.ne	414008 <error@@Base+0xb70>  // b.any
  4141d8:	b	414034 <error@@Base+0xb9c>
  4141dc:	adrp	x0, 43b000 <PC+0x47b8>
  4141e0:	ldr	x0, [x0, #352]
  4141e4:	bl	413e98 <error@@Base+0xa00>
  4141e8:	b	413ff0 <error@@Base+0xb58>
  4141ec:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4141f0:	ldr	x0, [x0, #2160]
  4141f4:	bl	40d0d8 <clear@@Base+0x9c18>
  4141f8:	bl	40c550 <clear@@Base+0x9090>
  4141fc:	bl	413e98 <error@@Base+0xa00>
  414200:	b	413ff0 <error@@Base+0xb58>
  414204:	adrp	x4, 43a000 <PC+0x37b8>
  414208:	add	x5, x4, #0x880
  41420c:	add	x2, x5, #0x8
  414210:	mov	w3, #0x0                   	// #0
  414214:	ldr	x0, [x4, #2176]
  414218:	cmp	x0, x2
  41421c:	b.hi	414238 <error@@Base+0xda0>  // b.pmore
  414220:	strb	wzr, [x0]
  414224:	b	413ff0 <error@@Base+0xb58>
  414228:	sub	x0, x0, #0x1
  41422c:	mov	w3, #0x1                   	// #1
  414230:	cmp	x0, x2
  414234:	b.eq	4142cc <error@@Base+0xe34>  // b.none
  414238:	ldurb	w1, [x0, #-1]
  41423c:	cmp	w1, #0x20
  414240:	b.eq	414228 <error@@Base+0xd90>  // b.none
  414244:	cbz	w3, 414220 <error@@Base+0xd88>
  414248:	str	x0, [x4, #2176]
  41424c:	strb	wzr, [x0]
  414250:	b	413ff0 <error@@Base+0xb58>
  414254:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  414258:	ldr	x0, [x0, #2160]
  41425c:	bl	40cee8 <clear@@Base+0x9a28>
  414260:	cbz	x0, 414034 <error@@Base+0xb9c>
  414264:	bl	40d0d8 <clear@@Base+0x9c18>
  414268:	bl	413e98 <error@@Base+0xa00>
  41426c:	b	413ff0 <error@@Base+0xb58>
  414270:	bl	4040a0 <clear@@Base+0xbe0>
  414274:	add	x1, x0, #0x1
  414278:	cmp	x1, #0x1
  41427c:	b.ls	414030 <error@@Base+0xb98>  // b.plast
  414280:	bl	410098 <clear@@Base+0xcbd8>
  414284:	cmp	x0, #0x0
  414288:	b.le	414030 <error@@Base+0xb98>
  41428c:	mov	x1, x0
  414290:	b	41416c <error@@Base+0xcd4>
  414294:	bl	40cf60 <clear@@Base+0x9aa0>
  414298:	b	414134 <error@@Base+0xc9c>
  41429c:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4142a0:	ldr	x0, [x0, #2160]
  4142a4:	bl	40d0f0 <clear@@Base+0x9c30>
  4142a8:	add	x1, sp, #0x28
  4142ac:	bl	4131e0 <clear@@Base+0xfd20>
  4142b0:	add	x0, sp, #0x28
  4142b4:	bl	413e98 <error@@Base+0xa00>
  4142b8:	b	413ff0 <error@@Base+0xb58>
  4142bc:	adrp	x0, 418000 <winch@@Base+0x1c78>
  4142c0:	add	x0, x0, #0x2a0
  4142c4:	bl	413e98 <error@@Base+0xa00>
  4142c8:	b	413ff0 <error@@Base+0xb58>
  4142cc:	str	x0, [x5]
  4142d0:	strb	wzr, [x0]
  4142d4:	b	413ff0 <error@@Base+0xb58>
  4142d8:	ldrb	w2, [x0]
  4142dc:	sub	w2, w2, #0x50
  4142e0:	and	w2, w2, #0xff
  4142e4:	cmp	w2, #0x20
  4142e8:	b.hi	414304 <error@@Base+0xe6c>  // b.pmore
  4142ec:	mov	x3, #0x1                   	// #1
  4142f0:	mov	x4, #0x100000001           	// #4294967297
  4142f4:	movk	x4, #0x1014, lsl #16
  4142f8:	lsl	x2, x3, x2
  4142fc:	tst	x2, x4
  414300:	b.ne	414308 <error@@Base+0xe70>  // b.any
  414304:	ret
  414308:	stp	x29, x30, [sp, #-48]!
  41430c:	mov	x29, sp
  414310:	str	x19, [sp, #16]
  414314:	add	x19, x0, x3
  414318:	ldrb	w2, [x0, #1]
  41431c:	cmp	w2, #0x6a
  414320:	b.eq	41438c <error@@Base+0xef4>  // b.none
  414324:	b.ls	414344 <error@@Base+0xeac>  // b.plast
  414328:	cmp	w2, #0x6d
  41432c:	b.eq	41437c <error@@Base+0xee4>  // b.none
  414330:	cmp	w2, #0x74
  414334:	b.ne	4143b0 <error@@Base+0xf18>  // b.any
  414338:	mov	x0, x19
  41433c:	str	wzr, [x1]
  414340:	b	414370 <error@@Base+0xed8>
  414344:	cmp	w2, #0x42
  414348:	b.eq	414364 <error@@Base+0xecc>  // b.none
  41434c:	cmp	w2, #0x62
  414350:	b.ne	4143b0 <error@@Base+0xf18>  // b.any
  414354:	mov	w2, #0xffffffff            	// #-1
  414358:	mov	x0, x19
  41435c:	str	w2, [x1]
  414360:	b	414370 <error@@Base+0xed8>
  414364:	mov	x0, x19
  414368:	mov	w2, #0xfffffffe            	// #-2
  41436c:	str	w2, [x1]
  414370:	ldr	x19, [sp, #16]
  414374:	ldp	x29, x30, [sp], #48
  414378:	ret
  41437c:	mov	w2, #0xfffffffd            	// #-3
  414380:	mov	x0, x19
  414384:	str	w2, [x1]
  414388:	b	414370 <error@@Base+0xed8>
  41438c:	adrp	x0, 43b000 <PC+0x47b8>
  414390:	str	x1, [sp, #40]
  414394:	ldr	w0, [x0, #564]
  414398:	bl	413df0 <error@@Base+0x958>
  41439c:	mov	w2, w0
  4143a0:	ldr	x1, [sp, #40]
  4143a4:	mov	x0, x19
  4143a8:	str	w2, [x1]
  4143ac:	b	414370 <error@@Base+0xed8>
  4143b0:	str	wzr, [x1]
  4143b4:	b	414370 <error@@Base+0xed8>
  4143b8:	stp	x29, x30, [sp, #-96]!
  4143bc:	mov	x29, sp
  4143c0:	stp	x19, x20, [sp, #16]
  4143c4:	stp	x21, x22, [sp, #32]
  4143c8:	adrp	x22, 43a000 <PC+0x37b8>
  4143cc:	sxtw	x21, w1
  4143d0:	ldrb	w2, [x0]
  4143d4:	add	x20, x22, #0x880
  4143d8:	cbz	w2, 414428 <error@@Base+0xf90>
  4143dc:	mov	x19, x0
  4143e0:	stp	x23, x24, [sp, #48]
  4143e4:	adrp	x23, 43b000 <PC+0x47b8>
  4143e8:	add	x23, x23, #0x1fc
  4143ec:	adrp	x24, 43b000 <PC+0x47b8>
  4143f0:	str	x25, [sp, #64]
  4143f4:	nop
  4143f8:	cmp	w2, #0x3a
  4143fc:	b.eq	4144b0 <error@@Base+0x1018>  // b.none
  414400:	b.hi	414460 <error@@Base+0xfc8>  // b.pmore
  414404:	cmp	w2, #0x25
  414408:	b.eq	4144e4 <error@@Base+0x104c>  // b.none
  41440c:	cmp	w2, #0x2e
  414410:	b.ne	4144c8 <error@@Base+0x1030>  // b.any
  414414:	ldrb	w2, [x19, #1]!
  414418:	cbnz	w2, 4143f8 <error@@Base+0xf60>
  41441c:	nop
  414420:	ldp	x23, x24, [sp, #48]
  414424:	ldr	x25, [sp, #64]
  414428:	add	x0, x20, #0x8
  41442c:	ldr	x1, [x22, #2176]
  414430:	cmp	x1, x0
  414434:	b.eq	41469c <error@@Base+0x1204>  // b.none
  414438:	cmp	w21, #0x0
  41443c:	b.le	414450 <error@@Base+0xfb8>
  414440:	add	x2, x0, x21
  414444:	sub	x21, x1, x21
  414448:	cmp	x1, x2
  41444c:	csel	x0, x21, x0, cs  // cs = hs, nlast
  414450:	ldp	x19, x20, [sp, #16]
  414454:	ldp	x21, x22, [sp, #32]
  414458:	ldp	x29, x30, [sp], #96
  41445c:	ret
  414460:	cmp	w2, #0x3f
  414464:	b.eq	414514 <error@@Base+0x107c>  // b.none
  414468:	cmp	w2, #0x5c
  41446c:	b.ne	4144c8 <error@@Base+0x1030>  // b.any
  414470:	ldrb	w1, [x19, #1]
  414474:	add	x0, sp, #0x58
  414478:	strb	w1, [sp, #88]
  41447c:	strb	wzr, [sp, #89]
  414480:	bl	413e98 <error@@Base+0xa00>
  414484:	ldrb	w2, [x19, #2]!
  414488:	cbnz	w2, 4143f8 <error@@Base+0xf60>
  41448c:	b	414420 <error@@Base+0xf88>
  414490:	cmp	w25, #0x4c
  414494:	b.eq	4145ec <error@@Base+0x1154>  // b.none
  414498:	b.ls	4145dc <error@@Base+0x1144>  // b.plast
  41449c:	cmp	w25, #0x50
  4144a0:	b.ne	4144b0 <error@@Base+0x1018>  // b.any
  4144a4:	bl	410268 <clear@@Base+0xcda8>
  4144a8:	cbnz	x0, 4146d0 <error@@Base+0x1238>
  4144ac:	nop
  4144b0:	mov	x0, x19
  4144b4:	bl	413e20 <error@@Base+0x988>
  4144b8:	mov	x19, x0
  4144bc:	ldrb	w2, [x19, #1]!
  4144c0:	cbnz	w2, 4143f8 <error@@Base+0xf60>
  4144c4:	b	414420 <error@@Base+0xf88>
  4144c8:	add	x0, sp, #0x58
  4144cc:	strb	w2, [sp, #88]
  4144d0:	strb	wzr, [sp, #89]
  4144d4:	bl	413e98 <error@@Base+0xa00>
  4144d8:	ldrb	w2, [x19, #1]!
  4144dc:	cbnz	w2, 4143f8 <error@@Base+0xf60>
  4144e0:	b	414420 <error@@Base+0xf88>
  4144e4:	ldrb	w25, [x19, #1]
  4144e8:	add	x0, x19, #0x1
  4144ec:	cbz	w25, 414420 <error@@Base+0xf88>
  4144f0:	add	x1, sp, #0x5c
  4144f4:	str	wzr, [sp, #92]
  4144f8:	bl	4142d8 <error@@Base+0xe40>
  4144fc:	mov	x19, x0
  414500:	ldr	w1, [sp, #92]
  414504:	mov	w0, w25
  414508:	bl	413f78 <error@@Base+0xae0>
  41450c:	ldrb	w2, [x19, #1]!
  414510:	b	414418 <error@@Base+0xf80>
  414514:	ldrb	w25, [x19, #1]
  414518:	add	x0, x19, #0x1
  41451c:	cbz	w25, 414420 <error@@Base+0xf88>
  414520:	add	x1, sp, #0x5c
  414524:	str	wzr, [sp, #92]
  414528:	bl	4142d8 <error@@Base+0xe40>
  41452c:	mov	x19, x0
  414530:	cmp	w25, #0x65
  414534:	ldr	w0, [sp, #92]
  414538:	b.eq	4146ec <error@@Base+0x1254>  // b.none
  41453c:	b.hi	41459c <error@@Base+0x1104>  // b.pmore
  414540:	cmp	w25, #0x61
  414544:	b.eq	4146f8 <error@@Base+0x1260>  // b.none
  414548:	b.ls	414490 <error@@Base+0xff8>  // b.plast
  41454c:	cmp	w25, #0x63
  414550:	b.eq	414724 <error@@Base+0x128c>  // b.none
  414554:	cmp	w25, #0x64
  414558:	b.ne	414580 <error@@Base+0x10e8>  // b.any
  41455c:	ldr	w1, [x23]
  414560:	cbz	w1, 4144b0 <error@@Base+0x1018>
  414564:	bl	410268 <clear@@Base+0xcda8>
  414568:	cmp	x0, #0x0
  41456c:	cset	w0, ne  // ne = any
  414570:	cbz	w0, 4144b0 <error@@Base+0x1018>
  414574:	nop
  414578:	ldrb	w2, [x19, #1]!
  41457c:	b	414418 <error@@Base+0xf80>
  414580:	cmp	w25, #0x62
  414584:	b.ne	4144b0 <error@@Base+0x1018>  // b.any
  414588:	bl	413f08 <error@@Base+0xa70>
  41458c:	cmn	x0, #0x1
  414590:	cset	w0, ne  // ne = any
  414594:	cbnz	w0, 414578 <error@@Base+0x10e0>
  414598:	b	4144b0 <error@@Base+0x1018>
  41459c:	cmp	w25, #0x6e
  4145a0:	b.eq	41473c <error@@Base+0x12a4>  // b.none
  4145a4:	b.ls	414630 <error@@Base+0x1198>  // b.plast
  4145a8:	cmp	w25, #0x73
  4145ac:	b.eq	414710 <error@@Base+0x1278>  // b.none
  4145b0:	cmp	w25, #0x78
  4145b4:	b.ne	414608 <error@@Base+0x1170>  // b.any
  4145b8:	bl	417330 <winch@@Base+0xfa8>
  4145bc:	cbnz	w0, 4144b0 <error@@Base+0x1018>
  4145c0:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4145c4:	ldr	x0, [x0, #2160]
  4145c8:	bl	40cee8 <clear@@Base+0x9a28>
  4145cc:	cmp	x0, #0x0
  4145d0:	cset	w0, ne  // ne = any
  4145d4:	cbnz	w0, 414578 <error@@Base+0x10e0>
  4145d8:	b	4144b0 <error@@Base+0x1018>
  4145dc:	cmp	w25, #0x42
  4145e0:	b.eq	414710 <error@@Base+0x1278>  // b.none
  4145e4:	cmp	w25, #0x44
  4145e8:	b.ne	4144b0 <error@@Base+0x1018>  // b.any
  4145ec:	ldr	w0, [x23]
  4145f0:	cbz	w0, 4144b0 <error@@Base+0x1018>
  4145f4:	bl	4040a0 <clear@@Base+0xbe0>
  4145f8:	cmn	x0, #0x1
  4145fc:	b.eq	4144b0 <error@@Base+0x1018>  // b.none
  414600:	ldrb	w2, [x19, #1]!
  414604:	b	414418 <error@@Base+0xf80>
  414608:	cmp	w25, #0x70
  41460c:	b.ne	4144b0 <error@@Base+0x1018>  // b.any
  414610:	bl	413f08 <error@@Base+0xa70>
  414614:	cmn	x0, #0x1
  414618:	b.eq	4144b0 <error@@Base+0x1018>  // b.none
  41461c:	bl	4040a0 <clear@@Base+0xbe0>
  414620:	cmp	x0, #0x0
  414624:	b.le	4144b0 <error@@Base+0x1018>
  414628:	ldrb	w2, [x19, #1]!
  41462c:	b	414418 <error@@Base+0xf80>
  414630:	cmp	w25, #0x6c
  414634:	b.eq	41455c <error@@Base+0x10c4>  // b.none
  414638:	b.ls	414660 <error@@Base+0x11c8>  // b.plast
  41463c:	cmp	w25, #0x6d
  414640:	b.ne	4144b0 <error@@Base+0x1018>  // b.any
  414644:	bl	417330 <winch@@Base+0xfa8>
  414648:	cbz	w0, 4146bc <error@@Base+0x1224>
  41464c:	bl	417330 <winch@@Base+0xfa8>
  414650:	cmp	w0, #0x1
  414654:	cset	w0, gt
  414658:	cbnz	w0, 414578 <error@@Base+0x10e0>
  41465c:	b	4144b0 <error@@Base+0x1018>
  414660:	sub	w25, w25, #0x66
  414664:	and	w25, w25, #0xff
  414668:	cmp	w25, #0x1
  41466c:	b.hi	4144b0 <error@@Base+0x1018>  // b.pmore
  414670:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  414674:	ldr	x0, [x0, #2160]
  414678:	bl	40d0d8 <clear@@Base+0x9c18>
  41467c:	mov	x1, x0
  414680:	ldrb	w0, [x0]
  414684:	subs	w0, w0, #0x2d
  414688:	b.eq	4146b4 <error@@Base+0x121c>  // b.none
  41468c:	cmp	w0, #0x0
  414690:	cset	w0, ne  // ne = any
  414694:	cbnz	w0, 414578 <error@@Base+0x10e0>
  414698:	b	4144b0 <error@@Base+0x1018>
  41469c:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  4146a0:	add	x0, x0, #0xc40
  4146a4:	ldp	x19, x20, [sp, #16]
  4146a8:	ldp	x21, x22, [sp, #32]
  4146ac:	ldp	x29, x30, [sp], #96
  4146b0:	ret
  4146b4:	ldrb	w0, [x1, #1]
  4146b8:	b	41468c <error@@Base+0x11f4>
  4146bc:	bl	40cf60 <clear@@Base+0x9aa0>
  4146c0:	cmp	w0, #0x1
  4146c4:	cset	w0, gt
  4146c8:	cbnz	w0, 414578 <error@@Base+0x10e0>
  4146cc:	b	4144b0 <error@@Base+0x1018>
  4146d0:	bl	4040a0 <clear@@Base+0xbe0>
  4146d4:	cmp	x0, #0x0
  4146d8:	b.le	4144b0 <error@@Base+0x1018>
  4146dc:	bl	410098 <clear@@Base+0xcbd8>
  4146e0:	cbz	x0, 4144b0 <error@@Base+0x1018>
  4146e4:	ldrb	w2, [x19, #1]!
  4146e8:	b	414418 <error@@Base+0xf80>
  4146ec:	bl	40c5b0 <clear@@Base+0x90f0>
  4146f0:	cbnz	w0, 414578 <error@@Base+0x10e0>
  4146f4:	b	4144b0 <error@@Base+0x1018>
  4146f8:	mov	x0, x20
  4146fc:	ldr	x1, [x0], #8
  414700:	cmp	x1, x0
  414704:	cset	w0, hi  // hi = pmore
  414708:	cbnz	w0, 414578 <error@@Base+0x10e0>
  41470c:	b	4144b0 <error@@Base+0x1018>
  414710:	bl	4040a0 <clear@@Base+0xbe0>
  414714:	cmn	x0, #0x1
  414718:	cset	w0, ne  // ne = any
  41471c:	cbnz	w0, 414578 <error@@Base+0x10e0>
  414720:	b	4144b0 <error@@Base+0x1018>
  414724:	adrp	x0, 43b000 <PC+0x47b8>
  414728:	ldr	w0, [x0, #488]
  41472c:	cmp	w0, #0x0
  414730:	cset	w0, ne  // ne = any
  414734:	cbnz	w0, 414578 <error@@Base+0x10e0>
  414738:	b	4144b0 <error@@Base+0x1018>
  41473c:	bl	417330 <winch@@Base+0xfa8>
  414740:	cbnz	w0, 414414 <error@@Base+0xf7c>
  414744:	ldr	w0, [x24, #344]
  414748:	cbnz	w0, 414578 <error@@Base+0x10e0>
  41474c:	b	4144b0 <error@@Base+0x1018>
  414750:	stp	x29, x30, [sp, #-32]!
  414754:	mov	x29, sp
  414758:	stp	x19, x20, [sp, #16]
  41475c:	adrp	x19, 41c000 <winch@@Base+0x5c78>
  414760:	add	x19, x19, #0xe50
  414764:	add	x0, x19, #0x90
  414768:	bl	402220 <setlocale@plt+0x600>
  41476c:	adrp	x2, 43a000 <PC+0x37b8>
  414770:	adrp	x1, 43b000 <PC+0x47b8>
  414774:	add	x20, x1, #0x2a0
  414778:	ldr	w3, [x2, #812]
  41477c:	add	x2, x19, #0x40
  414780:	str	x0, [x1, #672]
  414784:	cmp	w3, #0x0
  414788:	csel	x0, x2, x19, eq  // eq = none
  41478c:	bl	402220 <setlocale@plt+0x600>
  414790:	mov	x1, x0
  414794:	add	x0, x19, #0xc8
  414798:	str	x1, [x20, #8]
  41479c:	bl	402220 <setlocale@plt+0x600>
  4147a0:	mov	x1, x0
  4147a4:	add	x0, x19, #0x130
  4147a8:	str	x1, [x20, #16]
  4147ac:	bl	402220 <setlocale@plt+0x600>
  4147b0:	mov	x2, x0
  4147b4:	adrp	x1, 436000 <winch@@Base+0x1fc78>
  4147b8:	add	x0, x19, #0x188
  4147bc:	add	x20, x1, #0x7f8
  4147c0:	str	x2, [x1, #2040]
  4147c4:	bl	402220 <setlocale@plt+0x600>
  4147c8:	mov	x1, x0
  4147cc:	add	x0, x19, #0x1d8
  4147d0:	str	x1, [x20, #8]
  4147d4:	bl	402220 <setlocale@plt+0x600>
  4147d8:	str	x0, [x20, #16]
  4147dc:	ldp	x19, x20, [sp, #16]
  4147e0:	ldp	x29, x30, [sp], #32
  4147e4:	ret
  4147e8:	adrp	x3, 43a000 <PC+0x37b8>
  4147ec:	add	x2, x3, #0x880
  4147f0:	add	x2, x2, #0x8
  4147f4:	str	x2, [x3, #2176]
  4147f8:	ldrb	w2, [x0]
  4147fc:	cbz	w2, 414804 <error@@Base+0x136c>
  414800:	b	4143b8 <error@@Base+0xf20>
  414804:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  414808:	add	x0, x0, #0xc40
  41480c:	ret
  414810:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  414814:	adrp	x2, 43a000 <PC+0x37b8>
  414818:	add	x1, x2, #0x880
  41481c:	ldr	x0, [x0, #2040]
  414820:	add	x1, x1, #0x8
  414824:	str	x1, [x2, #2176]
  414828:	ldrb	w1, [x0]
  41482c:	cbz	w1, 414838 <error@@Base+0x13a0>
  414830:	mov	w1, #0x0                   	// #0
  414834:	b	4143b8 <error@@Base+0xf20>
  414838:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  41483c:	add	x0, x0, #0xc40
  414840:	ret
  414844:	nop
  414848:	stp	x29, x30, [sp, #-32]!
  41484c:	adrp	x0, 43a000 <PC+0x37b8>
  414850:	adrp	x1, 43b000 <PC+0x47b8>
  414854:	mov	x29, sp
  414858:	ldr	w0, [x0, #812]
  41485c:	str	x19, [sp, #16]
  414860:	ldr	w19, [x1, #604]
  414864:	cbz	w0, 414870 <error@@Base+0x13d8>
  414868:	cmp	w19, #0x0
  41486c:	cset	w19, eq  // eq = none
  414870:	bl	404900 <clear@@Base+0x1440>
  414874:	tbnz	w0, #3, 4148d8 <error@@Base+0x1440>
  414878:	adrp	x0, 43b000 <PC+0x47b8>
  41487c:	add	x0, x0, #0x2a0
  414880:	ldr	x0, [x0, w19, sxtw #3]
  414884:	adrp	x2, 43a000 <PC+0x37b8>
  414888:	ldrb	w3, [x0]
  41488c:	add	x1, x2, #0x880
  414890:	add	x1, x1, #0x8
  414894:	adrp	x5, 43b000 <PC+0x47b8>
  414898:	str	x1, [x2, #2176]
  41489c:	adrp	x4, 43b000 <PC+0x47b8>
  4148a0:	adrp	x1, 43b000 <PC+0x47b8>
  4148a4:	ldr	w2, [x5, #396]
  4148a8:	ldr	w5, [x1, #372]
  4148ac:	ldr	w1, [x4, #400]
  4148b0:	cbz	w3, 4148e4 <error@@Base+0x144c>
  4148b4:	sub	w2, w2, w5
  4148b8:	sub	w1, w2, w1
  4148bc:	sub	w1, w1, #0x2
  4148c0:	bl	4143b8 <error@@Base+0xf20>
  4148c4:	adrp	x1, 43b000 <PC+0x47b8>
  4148c8:	ldr	x19, [sp, #16]
  4148cc:	str	wzr, [x1, #344]
  4148d0:	ldp	x29, x30, [sp], #32
  4148d4:	ret
  4148d8:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4148dc:	ldr	x0, [x0, #2048]
  4148e0:	b	414884 <error@@Base+0x13ec>
  4148e4:	adrp	x1, 43b000 <PC+0x47b8>
  4148e8:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  4148ec:	add	x0, x0, #0xc40
  4148f0:	str	wzr, [x1, #344]
  4148f4:	ldr	x19, [sp, #16]
  4148f8:	ldp	x29, x30, [sp], #32
  4148fc:	ret
  414900:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  414904:	adrp	x2, 43a000 <PC+0x37b8>
  414908:	adrp	x3, 43b000 <PC+0x47b8>
  41490c:	add	x1, x2, #0x880
  414910:	ldr	x0, [x0, #2056]
  414914:	add	x1, x1, #0x8
  414918:	str	x1, [x2, #2176]
  41491c:	adrp	x5, 43b000 <PC+0x47b8>
  414920:	ldr	w2, [x3, #396]
  414924:	adrp	x4, 43b000 <PC+0x47b8>
  414928:	ldrb	w3, [x0]
  41492c:	ldr	w5, [x5, #372]
  414930:	ldr	w1, [x4, #400]
  414934:	cbz	w3, 414948 <error@@Base+0x14b0>
  414938:	sub	w2, w2, w5
  41493c:	sub	w1, w2, w1
  414940:	sub	w1, w1, #0x2
  414944:	b	4143b8 <error@@Base+0xf20>
  414948:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  41494c:	add	x0, x0, #0xc40
  414950:	ret
  414954:	nop
  414958:	stp	x29, x30, [sp, #-32]!
  41495c:	mov	x29, sp
  414960:	str	x19, [sp, #16]
  414964:	mov	x19, x0
  414968:	ldr	x0, [x0, #8]
  41496c:	cbz	x0, 414974 <error@@Base+0x14dc>
  414970:	bl	401a90 <free@plt>
  414974:	str	xzr, [x19, #8]
  414978:	mov	x0, x19
  41497c:	ldr	x19, [sp, #16]
  414980:	ldp	x29, x30, [sp], #32
  414984:	b	413840 <error@@Base+0x3a8>
  414988:	stp	x29, x30, [sp, #-64]!
  41498c:	mov	x29, sp
  414990:	stp	x19, x20, [sp, #16]
  414994:	mov	x20, x0
  414998:	mov	x19, x1
  41499c:	str	x21, [sp, #32]
  4149a0:	mov	w21, w2
  4149a4:	cbz	x1, 414a90 <error@@Base+0x15f8>
  4149a8:	mov	x2, x0
  4149ac:	mov	w1, w21
  4149b0:	mov	x0, x19
  4149b4:	bl	413778 <error@@Base+0x2e0>
  4149b8:	tbnz	w0, #31, 414aa8 <error@@Base+0x1610>
  4149bc:	ldr	x0, [x20, #8]
  4149c0:	cbz	x0, 4149cc <error@@Base+0x1534>
  4149c4:	bl	401a90 <free@plt>
  4149c8:	str	xzr, [x20, #8]
  4149cc:	mov	x0, x19
  4149d0:	bl	4017b0 <strlen@plt>
  4149d4:	mov	x1, x0
  4149d8:	mov	w0, #0x1                   	// #1
  4149dc:	add	w1, w1, w0
  4149e0:	bl	4021e8 <setlocale@plt+0x5c8>
  4149e4:	str	x0, [x20, #8]
  4149e8:	mov	x1, x19
  4149ec:	bl	401ac0 <strcpy@plt>
  4149f0:	str	w21, [x20, #16]
  4149f4:	mov	x0, x19
  4149f8:	str	x19, [sp, #56]
  4149fc:	bl	4017b0 <strlen@plt>
  414a00:	add	x20, x19, x0
  414a04:	b	414a1c <error@@Base+0x1584>
  414a08:	add	x0, sp, #0x38
  414a0c:	bl	4053d8 <clear@@Base+0x1f18>
  414a10:	bl	401b00 <iswupper@plt>
  414a14:	cbnz	w0, 414a58 <error@@Base+0x15c0>
  414a18:	ldr	x19, [sp, #56]
  414a1c:	mov	x2, x20
  414a20:	cmp	x20, x19
  414a24:	mov	w1, #0x1                   	// #1
  414a28:	b.hi	414a08 <error@@Base+0x1570>  // b.pmore
  414a2c:	adrp	x1, 43b000 <PC+0x47b8>
  414a30:	adrp	x0, 43b000 <PC+0x47b8>
  414a34:	add	x2, x0, #0x88
  414a38:	ldr	w1, [x1, #504]
  414a3c:	str	wzr, [x2, #4]
  414a40:	str	w1, [x0, #136]
  414a44:	mov	w0, #0x0                   	// #0
  414a48:	ldp	x19, x20, [sp, #16]
  414a4c:	ldr	x21, [sp, #32]
  414a50:	ldp	x29, x30, [sp], #64
  414a54:	ret
  414a58:	adrp	x0, 43b000 <PC+0x47b8>
  414a5c:	add	x2, x0, #0x88
  414a60:	adrp	x1, 43b000 <PC+0x47b8>
  414a64:	mov	w3, #0x1                   	// #1
  414a68:	ldr	w1, [x1, #504]
  414a6c:	str	w3, [x2, #4]
  414a70:	cmp	w1, #0x2
  414a74:	b.eq	414a40 <error@@Base+0x15a8>  // b.none
  414a78:	str	wzr, [x0, #136]
  414a7c:	mov	w0, #0x0                   	// #0
  414a80:	ldp	x19, x20, [sp, #16]
  414a84:	ldr	x21, [sp, #32]
  414a88:	ldp	x29, x30, [sp], #64
  414a8c:	ret
  414a90:	ldr	x0, [x0, #8]
  414a94:	str	xzr, [x20]
  414a98:	cbz	x0, 4149f0 <error@@Base+0x1558>
  414a9c:	bl	401a90 <free@plt>
  414aa0:	str	xzr, [x20, #8]
  414aa4:	b	4149f0 <error@@Base+0x1558>
  414aa8:	mov	w0, #0xffffffff            	// #-1
  414aac:	b	414a48 <error@@Base+0x15b0>
  414ab0:	stp	x29, x30, [sp, #-16]!
  414ab4:	mov	x29, sp
  414ab8:	ldr	x0, [x0]
  414abc:	bl	4138b8 <error@@Base+0x420>
  414ac0:	cmp	w0, #0x0
  414ac4:	cset	w0, eq  // eq = none
  414ac8:	ldp	x29, x30, [sp], #16
  414acc:	ret
  414ad0:	stp	x29, x30, [sp, #-48]!
  414ad4:	mov	x29, sp
  414ad8:	stp	x19, x20, [sp, #16]
  414adc:	mov	x20, x1
  414ae0:	ldr	x19, [x1]
  414ae4:	stp	x21, x22, [sp, #32]
  414ae8:	mov	x22, x0
  414aec:	cbz	x19, 414b58 <error@@Base+0x16c0>
  414af0:	ldp	w1, w0, [x19]
  414af4:	cmp	w0, w1
  414af8:	lsl	w21, w1, #1
  414afc:	b.lt	414b3c <error@@Base+0x16a4>  // b.tstop
  414b00:	mov	w1, #0x18                  	// #24
  414b04:	mov	w0, #0x1                   	// #1
  414b08:	bl	4021e8 <setlocale@plt+0x5c8>
  414b0c:	mov	x19, x0
  414b10:	mov	w1, #0x40                  	// #64
  414b14:	mov	w0, w21
  414b18:	bl	4021e8 <setlocale@plt+0x5c8>
  414b1c:	str	xzr, [x19, #8]
  414b20:	str	w21, [x19]
  414b24:	ldr	x1, [x20]
  414b28:	str	wzr, [x19, #4]
  414b2c:	str	x0, [x19, #16]
  414b30:	cbz	x1, 414b50 <error@@Base+0x16b8>
  414b34:	str	x19, [x1, #8]
  414b38:	str	x19, [x20]
  414b3c:	mov	x0, x19
  414b40:	ldp	x19, x20, [sp, #16]
  414b44:	ldp	x21, x22, [sp, #32]
  414b48:	ldp	x29, x30, [sp], #48
  414b4c:	ret
  414b50:	str	x19, [x22]
  414b54:	b	414b38 <error@@Base+0x16a0>
  414b58:	mov	w21, #0x1                   	// #1
  414b5c:	b	414b00 <error@@Base+0x1668>
  414b60:	stp	x29, x30, [sp, #-48]!
  414b64:	mov	x29, sp
  414b68:	stp	x19, x20, [sp, #16]
  414b6c:	mov	x20, x1
  414b70:	ldr	x19, [x0, #16]
  414b74:	str	x21, [sp, #32]
  414b78:	mov	x21, x0
  414b7c:	cbz	x19, 414e30 <error@@Base+0x1998>
  414b80:	ldr	x2, [x1]
  414b84:	ldr	x1, [x19, #48]
  414b88:	cmp	x1, x2
  414b8c:	b.le	414bb8 <error@@Base+0x1720>
  414b90:	ldr	x0, [x20, #8]
  414b94:	cmp	x1, x0
  414b98:	b.ge	414ba0 <error@@Base+0x1708>  // b.tcont
  414b9c:	str	x1, [x20, #8]
  414ba0:	ldr	x3, [x19, #8]
  414ba4:	cbz	x3, 414d10 <error@@Base+0x1878>
  414ba8:	mov	x19, x3
  414bac:	ldr	x1, [x19, #48]
  414bb0:	cmp	x1, x2
  414bb4:	b.gt	414b90 <error@@Base+0x16f8>
  414bb8:	ldr	x4, [x19, #56]
  414bbc:	cmp	x4, x2
  414bc0:	b.le	414bd8 <error@@Base+0x1740>
  414bc4:	ldr	x0, [x20, #8]
  414bc8:	str	x4, [x20]
  414bcc:	mov	x2, x4
  414bd0:	cmp	x4, x0
  414bd4:	b.ge	414d00 <error@@Base+0x1868>  // b.tcont
  414bd8:	ldr	x3, [x19, #16]
  414bdc:	cbnz	x3, 414ba8 <error@@Base+0x1710>
  414be0:	ldr	x1, [x19, #48]
  414be4:	cmp	x1, x2
  414be8:	b.gt	414d10 <error@@Base+0x1878>
  414bec:	cmp	x4, x2
  414bf0:	b.eq	414e60 <error@@Base+0x19c8>  // b.none
  414bf4:	ldr	x0, [x19, #32]
  414bf8:	cbz	x0, 414c0c <error@@Base+0x1774>
  414bfc:	ldr	x3, [x20, #8]
  414c00:	ldr	x1, [x0, #48]
  414c04:	cmp	x3, x1
  414c08:	b.eq	414e7c <error@@Base+0x19e4>  // b.none
  414c0c:	add	x1, x21, #0x8
  414c10:	mov	x0, x21
  414c14:	bl	414ad0 <error@@Base+0x1638>
  414c18:	ldr	w1, [x0, #4]
  414c1c:	ldr	x2, [x0, #16]
  414c20:	add	w4, w1, #0x1
  414c24:	sbfiz	x1, x1, #6, #32
  414c28:	add	x2, x2, x1
  414c2c:	ldr	x3, [x19, #32]
  414c30:	str	w4, [x0, #4]
  414c34:	str	x2, [x19, #16]
  414c38:	str	x19, [x2, #24]
  414c3c:	cbz	x3, 414c4c <error@@Base+0x17b4>
  414c40:	str	x3, [x2, #32]
  414c44:	ldr	x0, [x19, #32]
  414c48:	str	x2, [x0, #24]
  414c4c:	str	x2, [x19, #32]
  414c50:	mov	w0, #0x1                   	// #1
  414c54:	mov	w6, w0
  414c58:	ldp	x4, x5, [x20]
  414c5c:	str	x19, [x2]
  414c60:	str	w0, [x2, #40]
  414c64:	stp	x4, x5, [x2, #48]
  414c68:	ldr	w0, [x19, #40]
  414c6c:	cbz	w0, 414d00 <error@@Base+0x1868>
  414c70:	ldr	x1, [x19]
  414c74:	ldr	x3, [x1, #8]
  414c78:	cmp	x3, x19
  414c7c:	mov	x4, x3
  414c80:	b.eq	414d78 <error@@Base+0x18e0>  // b.none
  414c84:	cbz	x4, 414c90 <error@@Base+0x17f8>
  414c88:	ldr	w0, [x4, #40]
  414c8c:	cbnz	w0, 414d80 <error@@Base+0x18e8>
  414c90:	ldr	x0, [x19, #16]
  414c94:	cmp	x3, x19
  414c98:	ccmp	x0, x2, #0x0, eq  // eq = none
  414c9c:	b.eq	414e8c <error@@Base+0x19f4>  // b.none
  414ca0:	ldr	x0, [x19, #8]
  414ca4:	cmp	x0, x2
  414ca8:	b.eq	414da0 <error@@Base+0x1908>  // b.none
  414cac:	ldr	x3, [x2]
  414cb0:	ldp	x1, x0, [x3]
  414cb4:	cmp	x2, x0
  414cb8:	ldr	x2, [x1]
  414cbc:	str	wzr, [x3, #40]
  414cc0:	mov	w3, #0x1                   	// #1
  414cc4:	str	w3, [x1, #40]
  414cc8:	b.eq	414de4 <error@@Base+0x194c>  // b.none
  414ccc:	ldr	x3, [x1, #16]
  414cd0:	ldr	x0, [x3, #8]
  414cd4:	cbz	x2, 414e28 <error@@Base+0x1990>
  414cd8:	ldr	x4, [x2, #8]
  414cdc:	cmp	x1, x4
  414ce0:	b.eq	414ddc <error@@Base+0x1944>  // b.none
  414ce4:	str	x3, [x2, #16]
  414ce8:	str	x1, [x3, #8]
  414cec:	str	x0, [x1, #16]
  414cf0:	str	x2, [x3]
  414cf4:	str	x3, [x1]
  414cf8:	cbz	x0, 414d00 <error@@Base+0x1868>
  414cfc:	str	x1, [x0]
  414d00:	ldp	x19, x20, [sp, #16]
  414d04:	ldr	x21, [sp, #32]
  414d08:	ldp	x29, x30, [sp], #48
  414d0c:	ret
  414d10:	ldr	x3, [x20, #8]
  414d14:	cmp	x3, x1
  414d18:	b.eq	414e6c <error@@Base+0x19d4>  // b.none
  414d1c:	ldr	x0, [x19, #24]
  414d20:	cbz	x0, 414d30 <error@@Base+0x1898>
  414d24:	ldr	x1, [x0, #56]
  414d28:	cmp	x1, x2
  414d2c:	b.eq	414e74 <error@@Base+0x19dc>  // b.none
  414d30:	add	x1, x21, #0x8
  414d34:	mov	x0, x21
  414d38:	bl	414ad0 <error@@Base+0x1638>
  414d3c:	ldr	w1, [x0, #4]
  414d40:	ldr	x2, [x0, #16]
  414d44:	add	w4, w1, #0x1
  414d48:	sbfiz	x1, x1, #6, #32
  414d4c:	add	x2, x2, x1
  414d50:	ldr	x3, [x19, #24]
  414d54:	str	w4, [x0, #4]
  414d58:	str	x2, [x19, #8]
  414d5c:	str	x19, [x2, #32]
  414d60:	cbz	x3, 414d70 <error@@Base+0x18d8>
  414d64:	str	x3, [x2, #24]
  414d68:	ldr	x0, [x19, #24]
  414d6c:	str	x2, [x0, #32]
  414d70:	str	x2, [x19, #24]
  414d74:	b	414c50 <error@@Base+0x17b8>
  414d78:	ldr	x4, [x1, #16]
  414d7c:	b	414c84 <error@@Base+0x17ec>
  414d80:	str	wzr, [x19, #40]
  414d84:	mov	x2, x1
  414d88:	ldr	x19, [x1]
  414d8c:	str	wzr, [x4, #40]
  414d90:	str	w6, [x1, #40]
  414d94:	cbnz	x19, 414c68 <error@@Base+0x17d0>
  414d98:	str	wzr, [x1, #40]
  414d9c:	b	414d00 <error@@Base+0x1868>
  414da0:	ldr	x0, [x1, #16]
  414da4:	cmp	x0, x19
  414da8:	b.ne	414cac <error@@Base+0x1814>  // b.any
  414dac:	ldr	x0, [x2, #16]
  414db0:	str	x2, [x1, #16]
  414db4:	str	x19, [x2, #16]
  414db8:	mov	x3, x2
  414dbc:	str	x0, [x19, #8]
  414dc0:	str	x1, [x2]
  414dc4:	str	x2, [x19]
  414dc8:	cbz	x0, 414dd4 <error@@Base+0x193c>
  414dcc:	str	x19, [x0]
  414dd0:	ldr	x3, [x19]
  414dd4:	mov	x2, x19
  414dd8:	b	414cb0 <error@@Base+0x1818>
  414ddc:	str	x3, [x2, #8]
  414de0:	b	414ce8 <error@@Base+0x1850>
  414de4:	ldr	x0, [x1, #8]
  414de8:	ldr	x3, [x0, #16]
  414dec:	cbz	x2, 414e84 <error@@Base+0x19ec>
  414df0:	ldr	x4, [x2, #16]
  414df4:	cmp	x1, x4
  414df8:	b.eq	414eb8 <error@@Base+0x1a20>  // b.none
  414dfc:	str	x0, [x2, #8]
  414e00:	str	x1, [x0, #16]
  414e04:	str	x3, [x1, #8]
  414e08:	str	x2, [x0]
  414e0c:	str	x0, [x1]
  414e10:	cbz	x3, 414d00 <error@@Base+0x1868>
  414e14:	str	x1, [x3]
  414e18:	ldp	x19, x20, [sp, #16]
  414e1c:	ldr	x21, [sp, #32]
  414e20:	ldp	x29, x30, [sp], #48
  414e24:	ret
  414e28:	str	x3, [x21, #16]
  414e2c:	b	414ce8 <error@@Base+0x1850>
  414e30:	add	x1, x0, #0x8
  414e34:	bl	414ad0 <error@@Base+0x1638>
  414e38:	ldr	w2, [x0, #4]
  414e3c:	ldr	x1, [x0, #16]
  414e40:	add	w3, w2, #0x1
  414e44:	sbfiz	x2, x2, #6, #32
  414e48:	ldp	x4, x5, [x20]
  414e4c:	str	w3, [x0, #4]
  414e50:	add	x0, x1, x2
  414e54:	stp	x4, x5, [x0, #48]
  414e58:	stp	x0, x0, [x21, #16]
  414e5c:	b	414d00 <error@@Base+0x1868>
  414e60:	ldr	x0, [x20, #8]
  414e64:	str	x0, [x19, #56]
  414e68:	b	414d00 <error@@Base+0x1868>
  414e6c:	str	x2, [x19, #48]
  414e70:	b	414d00 <error@@Base+0x1868>
  414e74:	str	x3, [x0, #56]
  414e78:	b	414d00 <error@@Base+0x1868>
  414e7c:	str	x2, [x0, #48]
  414e80:	b	414d00 <error@@Base+0x1868>
  414e84:	str	x0, [x21, #16]
  414e88:	b	414e00 <error@@Base+0x1968>
  414e8c:	ldr	x3, [x0, #8]
  414e90:	str	x0, [x1, #8]
  414e94:	str	x19, [x0, #8]
  414e98:	str	x3, [x19, #16]
  414e9c:	str	x1, [x0]
  414ea0:	str	x0, [x19]
  414ea4:	cbz	x3, 414eac <error@@Base+0x1a14>
  414ea8:	str	x19, [x3]
  414eac:	ldr	x2, [x2, #8]
  414eb0:	ldr	x3, [x2]
  414eb4:	b	414cb0 <error@@Base+0x1818>
  414eb8:	str	x0, [x2, #16]
  414ebc:	b	414e00 <error@@Base+0x1968>
  414ec0:	stp	x29, x30, [sp, #-144]!
  414ec4:	mov	x29, sp
  414ec8:	stp	x21, x22, [sp, #32]
  414ecc:	mov	x21, x1
  414ed0:	adrp	x22, 43b000 <PC+0x47b8>
  414ed4:	add	x22, x22, #0x88
  414ed8:	stp	x19, x20, [sp, #16]
  414edc:	mov	x20, x0
  414ee0:	stp	x23, x24, [sp, #48]
  414ee4:	add	x24, x22, #0x8
  414ee8:	add	x1, x1, w2, sxtw
  414eec:	stp	x25, x26, [sp, #64]
  414ef0:	mov	x26, x21
  414ef4:	sub	x25, x3, #0x4
  414ef8:	stp	x27, x28, [sp, #80]
  414efc:	mov	x27, x3
  414f00:	stp	x1, x5, [sp, #104]
  414f04:	str	x4, [sp, #120]
  414f08:	ldp	x1, x0, [sp, #112]
  414f0c:	cmp	x0, #0x0
  414f10:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  414f14:	b.eq	414fe4 <error@@Base+0x1b4c>  // b.none
  414f18:	sub	x0, x0, x21
  414f1c:	sub	x2, x1, x21
  414f20:	add	w19, w0, #0x1
  414f24:	mov	w28, w2
  414f28:	cmp	w2, w19
  414f2c:	ldrsw	x0, [x27, w0, sxtw #2]
  414f30:	add	x0, x0, x20
  414f34:	str	x0, [sp, #128]
  414f38:	b.lt	414fa4 <error@@Base+0x1b0c>  // b.tstop
  414f3c:	sxtw	x19, w19
  414f40:	ldr	w4, [x25, x19, lsl #2]
  414f44:	mov	w23, w19
  414f48:	ldr	w5, [x27, x19, lsl #2]
  414f4c:	add	x1, sp, #0x80
  414f50:	add	w3, w4, #0x1
  414f54:	mov	x0, x24
  414f58:	add	x4, x20, w4, sxtw
  414f5c:	cmp	w5, w3
  414f60:	add	x4, x4, #0x1
  414f64:	ccmp	w28, w19, #0x4, eq  // eq = none
  414f68:	b.ne	414f94 <error@@Base+0x1afc>  // b.any
  414f6c:	ldr	x3, [sp, #128]
  414f70:	str	x4, [sp, #136]
  414f74:	cmp	x4, x3
  414f78:	b.le	414f80 <error@@Base+0x1ae8>
  414f7c:	bl	414b60 <error@@Base+0x16c8>
  414f80:	cmp	w28, w23
  414f84:	b.le	414f94 <error@@Base+0x1afc>
  414f88:	ldrsw	x0, [x27, x19, lsl #2]
  414f8c:	add	x0, x0, x20
  414f90:	str	x0, [sp, #128]
  414f94:	add	x19, x19, #0x1
  414f98:	cmp	w28, w19
  414f9c:	b.ge	414f40 <error@@Base+0x1aa8>  // b.tcont
  414fa0:	ldr	x1, [sp, #112]
  414fa4:	cmp	x26, x1
  414fa8:	b.cc	415000 <error@@Base+0x1b68>  // b.lo, b.ul, b.last
  414fac:	ldr	x0, [sp, #104]
  414fb0:	cmp	x0, x26
  414fb4:	b.eq	414fe4 <error@@Base+0x1b4c>  // b.none
  414fb8:	add	x26, x26, #0x1
  414fbc:	ldp	x0, x1, [x22, #40]
  414fc0:	add	x5, sp, #0x70
  414fc4:	ldr	w7, [x22, #56]
  414fc8:	add	x4, sp, #0x78
  414fcc:	ldr	w2, [sp, #104]
  414fd0:	mov	w6, #0x1                   	// #1
  414fd4:	sub	w3, w2, w26
  414fd8:	mov	x2, x26
  414fdc:	bl	4138c8 <error@@Base+0x430>
  414fe0:	cbnz	w0, 414f08 <error@@Base+0x1a70>
  414fe4:	ldp	x19, x20, [sp, #16]
  414fe8:	ldp	x21, x22, [sp, #32]
  414fec:	ldp	x23, x24, [sp, #48]
  414ff0:	ldp	x25, x26, [sp, #64]
  414ff4:	ldp	x27, x28, [sp, #80]
  414ff8:	ldp	x29, x30, [sp], #144
  414ffc:	ret
  415000:	mov	x26, x1
  415004:	b	414fbc <error@@Base+0x1b24>
  415008:	adrp	x0, 43b000 <PC+0x47b8>
  41500c:	add	x0, x0, #0x88
  415010:	stp	xzr, xzr, [x0, #40]
  415014:	str	wzr, [x0, #56]
  415018:	stp	xzr, xzr, [x0, #64]
  41501c:	str	wzr, [x0, #80]
  415020:	ret
  415024:	nop
  415028:	stp	x29, x30, [sp, #-48]!
  41502c:	adrp	x1, 43b000 <PC+0x47b8>
  415030:	mov	x29, sp
  415034:	stp	x19, x20, [sp, #16]
  415038:	mov	w19, w0
  41503c:	ldr	w0, [x1, #464]
  415040:	stp	x21, x22, [sp, #32]
  415044:	cbnz	w0, 4150d4 <error@@Base+0x1c3c>
  415048:	adrp	x21, 43b000 <PC+0x47b8>
  41504c:	add	x21, x21, #0x88
  415050:	ldr	w22, [x21, #88]
  415054:	cbnz	w19, 415064 <error@@Base+0x1bcc>
  415058:	cbnz	w22, 4150c4 <error@@Base+0x1c2c>
  41505c:	mov	w0, #0x1                   	// #1
  415060:	str	w0, [x21, #88]
  415064:	adrp	x0, 43b000 <PC+0x47b8>
  415068:	ldr	w0, [x0, #416]
  41506c:	cbz	w0, 4150dc <error@@Base+0x1c44>
  415070:	adrp	x0, 43b000 <PC+0x47b8>
  415074:	add	x20, x0, #0x180
  415078:	mov	w19, #0x0                   	// #0
  41507c:	ldr	w0, [x0, #384]
  415080:	cmp	w0, #0x1
  415084:	b.le	4150bc <error@@Base+0x1c24>
  415088:	mov	w0, w19
  41508c:	bl	413a40 <error@@Base+0x5a8>
  415090:	cmn	x0, #0x1
  415094:	b.eq	4150a8 <error@@Base+0x1c10>  // b.none
  415098:	bl	40d1a0 <clear@@Base+0x9ce0>
  41509c:	mov	w0, w19
  4150a0:	bl	403448 <setlocale@plt+0x1828>
  4150a4:	bl	413090 <clear@@Base+0xfbd0>
  4150a8:	ldr	w0, [x20]
  4150ac:	add	w19, w19, #0x1
  4150b0:	sub	w0, w0, #0x1
  4150b4:	cmp	w0, w19
  4150b8:	b.gt	415088 <error@@Base+0x1bf0>
  4150bc:	bl	403400 <setlocale@plt+0x17e0>
  4150c0:	str	w22, [x21, #88]
  4150c4:	ldp	x19, x20, [sp, #16]
  4150c8:	ldp	x21, x22, [sp, #32]
  4150cc:	ldp	x29, x30, [sp], #48
  4150d0:	ret
  4150d4:	bl	40dbd8 <clear@@Base+0xa718>
  4150d8:	b	415048 <error@@Base+0x1bb0>
  4150dc:	bl	40dbd8 <clear@@Base+0xa718>
  4150e0:	str	w22, [x21, #88]
  4150e4:	ldp	x19, x20, [sp, #16]
  4150e8:	ldp	x21, x22, [sp, #32]
  4150ec:	ldp	x29, x30, [sp], #48
  4150f0:	ret
  4150f4:	nop
  4150f8:	stp	x29, x30, [sp, #-80]!
  4150fc:	adrp	x0, 433000 <winch@@Base+0x1cc78>
  415100:	mov	x29, sp
  415104:	stp	x23, x24, [sp, #48]
  415108:	ldr	x23, [x0, #616]
  41510c:	cmn	x23, #0x1
  415110:	b.eq	4151c8 <error@@Base+0x1d30>  // b.none
  415114:	adrp	x3, 43b000 <PC+0x47b8>
  415118:	adrp	x1, 433000 <winch@@Base+0x1cc78>
  41511c:	mov	x2, #0xffffffffffffffff    	// #-1
  415120:	str	x2, [x0, #616]
  415124:	ldr	w0, [x3, #416]
  415128:	stp	x21, x22, [sp, #32]
  41512c:	ldr	x22, [x1, #608]
  415130:	str	x2, [x1, #608]
  415134:	cbz	w0, 415204 <error@@Base+0x1d6c>
  415138:	adrp	x0, 43b000 <PC+0x47b8>
  41513c:	ldr	w0, [x0, #464]
  415140:	cbnz	w0, 4151fc <error@@Base+0x1d64>
  415144:	adrp	x0, 43b000 <PC+0x47b8>
  415148:	ldr	w0, [x0, #384]
  41514c:	cmp	w0, #0x1
  415150:	b.le	415214 <error@@Base+0x1d7c>
  415154:	adrp	x21, 43b000 <PC+0x47b8>
  415158:	add	x21, x21, #0x180
  41515c:	mov	w24, #0x0                   	// #0
  415160:	stp	x19, x20, [sp, #16]
  415164:	mov	w19, #0x0                   	// #0
  415168:	str	x25, [sp, #64]
  41516c:	nop
  415170:	mov	w0, w19
  415174:	mov	w25, w19
  415178:	bl	413a40 <error@@Base+0x5a8>
  41517c:	add	w19, w19, #0x1
  415180:	mov	x20, x0
  415184:	mov	w0, w19
  415188:	cmn	x20, #0x1
  41518c:	b.eq	4151a8 <error@@Base+0x1d10>  // b.none
  415190:	bl	413a40 <error@@Base+0x5a8>
  415194:	cmp	x22, x20
  415198:	b.lt	4151a8 <error@@Base+0x1d10>  // b.tstop
  41519c:	cmp	x23, x0
  4151a0:	ccmn	x0, #0x1, #0x4, ge  // ge = tcont
  4151a4:	b.eq	4151d4 <error@@Base+0x1d3c>  // b.none
  4151a8:	ldr	w0, [x21]
  4151ac:	sub	w0, w0, #0x1
  4151b0:	cmp	w0, w19
  4151b4:	b.gt	415170 <error@@Base+0x1cd8>
  4151b8:	ldp	x19, x20, [sp, #16]
  4151bc:	ldp	x21, x22, [sp, #32]
  4151c0:	ldr	x25, [sp, #64]
  4151c4:	cbnz	w24, 4151f0 <error@@Base+0x1d58>
  4151c8:	ldp	x23, x24, [sp, #48]
  4151cc:	ldp	x29, x30, [sp], #80
  4151d0:	ret
  4151d4:	mov	x0, x20
  4151d8:	bl	40d1a0 <clear@@Base+0x9ce0>
  4151dc:	mov	w0, w25
  4151e0:	mov	w24, #0x1                   	// #1
  4151e4:	bl	403448 <setlocale@plt+0x1828>
  4151e8:	bl	413090 <clear@@Base+0xfbd0>
  4151ec:	b	4151a8 <error@@Base+0x1d10>
  4151f0:	ldp	x23, x24, [sp, #48]
  4151f4:	ldp	x29, x30, [sp], #80
  4151f8:	b	403400 <setlocale@plt+0x17e0>
  4151fc:	bl	40dbd8 <clear@@Base+0xa718>
  415200:	b	415144 <error@@Base+0x1cac>
  415204:	ldp	x21, x22, [sp, #32]
  415208:	ldp	x23, x24, [sp, #48]
  41520c:	ldp	x29, x30, [sp], #80
  415210:	b	40dbd8 <clear@@Base+0xa718>
  415214:	ldp	x21, x22, [sp, #32]
  415218:	b	4151c8 <error@@Base+0x1d30>
  41521c:	nop
  415220:	stp	x29, x30, [sp, #-48]!
  415224:	mov	x29, sp
  415228:	stp	x19, x20, [sp, #16]
  41522c:	ldr	x19, [x0]
  415230:	str	x21, [sp, #32]
  415234:	mov	x21, x0
  415238:	cbz	x19, 41525c <error@@Base+0x1dc4>
  41523c:	nop
  415240:	mov	x20, x19
  415244:	ldr	x19, [x19, #8]
  415248:	ldr	x0, [x20, #16]
  41524c:	bl	401a90 <free@plt>
  415250:	mov	x0, x20
  415254:	bl	401a90 <free@plt>
  415258:	cbnz	x19, 415240 <error@@Base+0x1da8>
  41525c:	adrp	x0, 43b000 <PC+0x47b8>
  415260:	add	x0, x0, #0x88
  415264:	mov	x1, #0xffffffffffffffff    	// #-1
  415268:	ldp	x19, x20, [sp, #16]
  41526c:	stp	xzr, xzr, [x21]
  415270:	stp	xzr, xzr, [x21, #16]
  415274:	stp	x1, x1, [x0, #96]
  415278:	ldr	x21, [sp, #32]
  41527c:	ldp	x29, x30, [sp], #48
  415280:	ret
  415284:	nop
  415288:	stp	x29, x30, [sp, #-32]!
  41528c:	mov	x29, sp
  415290:	str	x19, [sp, #16]
  415294:	adrp	x19, 43b000 <PC+0x47b8>
  415298:	add	x19, x19, #0x88
  41529c:	add	x0, x19, #0x28
  4152a0:	ldr	w1, [x0, #16]
  4152a4:	tbz	w1, #12, 4152f0 <error@@Base+0x1e58>
  4152a8:	ldr	x0, [x0, #8]
  4152ac:	cmp	x0, #0x0
  4152b0:	cset	w0, ne  // ne = any
  4152b4:	cbnz	w0, 4152c8 <error@@Base+0x1e30>
  4152b8:	ldr	x1, [x19, #8]
  4152bc:	add	x0, x19, #0x8
  4152c0:	cbz	x1, 4152f8 <error@@Base+0x1e60>
  4152c4:	bl	415220 <error@@Base+0x1d88>
  4152c8:	add	x0, x19, #0x28
  4152cc:	bl	414958 <error@@Base+0x14c0>
  4152d0:	ldr	w1, [x19, #88]
  4152d4:	mov	w0, #0x1                   	// #1
  4152d8:	cmp	w1, #0x0
  4152dc:	cset	w1, eq  // eq = none
  4152e0:	str	w1, [x19, #88]
  4152e4:	ldr	x19, [sp, #16]
  4152e8:	ldp	x29, x30, [sp], #32
  4152ec:	b	415028 <error@@Base+0x1b90>
  4152f0:	bl	414ab0 <error@@Base+0x1618>
  4152f4:	b	4152b4 <error@@Base+0x1e1c>
  4152f8:	ldr	x19, [sp, #16]
  4152fc:	adrp	x0, 41d000 <winch@@Base+0x6c78>
  415300:	ldp	x29, x30, [sp], #32
  415304:	add	x0, x0, #0x40
  415308:	b	413498 <error@@Base>
  41530c:	nop
  415310:	adrp	x0, 43b000 <PC+0x47b8>
  415314:	add	x0, x0, #0x88
  415318:	add	x0, x0, #0x8
  41531c:	b	415220 <error@@Base+0x1d88>
  415320:	adrp	x0, 43b000 <PC+0x47b8>
  415324:	add	x0, x0, #0x88
  415328:	add	x0, x0, #0x70
  41532c:	b	415220 <error@@Base+0x1d88>
  415330:	ldr	x0, [x0, #16]
  415334:	cbz	x0, 415348 <error@@Base+0x1eb0>
  415338:	ldr	x1, [x0, #16]
  41533c:	cbz	x1, 415348 <error@@Base+0x1eb0>
  415340:	mov	x0, x1
  415344:	cbnz	x0, 415338 <error@@Base+0x1ea0>
  415348:	ret
  41534c:	nop
  415350:	ldr	x0, [x0, #32]
  415354:	ret
  415358:	ldr	x0, [x0, #24]
  41535c:	ret
  415360:	mov	x2, x0
  415364:	ldr	x0, [x0, #24]
  415368:	cbz	x0, 4153e8 <error@@Base+0x1f50>
  41536c:	ldr	x3, [x0, #56]
  415370:	mov	w4, #0x0                   	// #0
  415374:	cmp	x3, x1
  415378:	b.le	4153ac <error@@Base+0x1f14>
  41537c:	ldr	x5, [x0, #24]
  415380:	cbz	x5, 4153e4 <error@@Base+0x1f4c>
  415384:	ldr	x3, [x5, #56]
  415388:	cmp	x3, x1
  41538c:	b.le	4153e4 <error@@Base+0x1f4c>
  415390:	cmp	w4, #0x2
  415394:	b.eq	4153e8 <error@@Base+0x1f50>  // b.none
  415398:	mov	x0, x5
  41539c:	str	x0, [x2, #24]
  4153a0:	add	w4, w4, #0x1
  4153a4:	cmp	x3, x1
  4153a8:	b.gt	41537c <error@@Base+0x1ee4>
  4153ac:	ldr	x0, [x0, #32]
  4153b0:	cmp	w4, #0x2
  4153b4:	cbz	x0, 415418 <error@@Base+0x1f80>
  4153b8:	b.eq	4153e8 <error@@Base+0x1f50>  // b.none
  4153bc:	ldr	x3, [x0, #56]
  4153c0:	b	41539c <error@@Base+0x1f04>
  4153c4:	ldr	x3, [x0, #56]
  4153c8:	cmp	x3, x1
  4153cc:	b.gt	4153e0 <error@@Base+0x1f48>
  4153d0:	ldr	x3, [x0, #16]
  4153d4:	cbnz	x3, 41540c <error@@Base+0x1f74>
  4153d8:	cbz	x4, 415414 <error@@Base+0x1f7c>
  4153dc:	mov	x0, x4
  4153e0:	str	x0, [x2, #24]
  4153e4:	ret
  4153e8:	ldr	x0, [x2, #16]
  4153ec:	cbz	x0, 415418 <error@@Base+0x1f80>
  4153f0:	mov	x4, #0x0                   	// #0
  4153f4:	ldr	x3, [x0, #48]
  4153f8:	cmp	x3, x1
  4153fc:	b.le	4153c4 <error@@Base+0x1f2c>
  415400:	ldr	x3, [x0, #8]
  415404:	mov	x4, x0
  415408:	cbz	x3, 4153e0 <error@@Base+0x1f48>
  41540c:	mov	x0, x3
  415410:	b	4153f4 <error@@Base+0x1f5c>
  415414:	str	x0, [x2, #24]
  415418:	mov	x0, #0x0                   	// #0
  41541c:	ret
  415420:	stp	x29, x30, [sp, #-32]!
  415424:	mov	x29, sp
  415428:	str	x19, [sp, #16]
  41542c:	mov	x19, x0
  415430:	bl	404900 <clear@@Base+0x1440>
  415434:	tbz	w0, #3, 415448 <error@@Base+0x1fb0>
  415438:	mov	w0, #0x0                   	// #0
  41543c:	ldr	x19, [sp, #16]
  415440:	ldp	x29, x30, [sp], #32
  415444:	ret
  415448:	adrp	x0, 43b000 <PC+0x47b8>
  41544c:	add	x0, x0, #0x88
  415450:	add	x0, x0, #0x70
  415454:	mov	x1, x19
  415458:	bl	415360 <error@@Base+0x1ec8>
  41545c:	cbz	x0, 415438 <error@@Base+0x1fa0>
  415460:	ldr	x1, [x0, #48]
  415464:	mov	w0, #0x1                   	// #1
  415468:	cmp	x19, x1
  41546c:	b.lt	415438 <error@@Base+0x1fa0>  // b.tstop
  415470:	ldr	x19, [sp, #16]
  415474:	ldp	x29, x30, [sp], #32
  415478:	ret
  41547c:	nop
  415480:	stp	x29, x30, [sp, #-192]!
  415484:	mov	x29, sp
  415488:	stp	x19, x20, [sp, #16]
  41548c:	mov	x20, x1
  415490:	mov	w19, w4
  415494:	stp	x21, x22, [sp, #32]
  415498:	mov	x21, x0
  41549c:	stp	x25, x26, [sp, #64]
  4154a0:	mov	w25, w2
  4154a4:	str	x1, [sp, #104]
  4154a8:	str	w3, [sp, #124]
  4154ac:	stp	x6, x5, [sp, #128]
  4154b0:	bl	410098 <clear@@Base+0xcbd8>
  4154b4:	adrp	x1, 43b000 <PC+0x47b8>
  4154b8:	ldr	w1, [x1, #696]
  4154bc:	tst	x1, #0x3
  4154c0:	b.ne	415808 <error@@Base+0x2370>  // b.any
  4154c4:	cmn	x20, #0x1
  4154c8:	stp	x23, x24, [sp, #48]
  4154cc:	mov	x23, x0
  4154d0:	cset	w0, ne  // ne = any
  4154d4:	str	w0, [sp, #112]
  4154d8:	cmp	w0, #0x0
  4154dc:	ccmp	x21, x20, #0x1, ne  // ne = any
  4154e0:	ccmp	w19, #0x0, #0x4, lt  // lt = tstop
  4154e4:	b.eq	415850 <error@@Base+0x23b8>  // b.none
  4154e8:	and	w0, w25, #0x1
  4154ec:	cmp	w19, #0x0
  4154f0:	str	w0, [sp, #100]
  4154f4:	cset	w0, gt
  4154f8:	sub	w19, w19, w0
  4154fc:	stp	x27, x28, [sp, #80]
  415500:	ldr	w0, [sp, #100]
  415504:	adrp	x24, 43b000 <PC+0x47b8>
  415508:	add	x24, x24, #0x88
  41550c:	adrp	x28, 43b000 <PC+0x47b8>
  415510:	add	x27, x24, #0x28
  415514:	add	x28, x28, #0x1fc
  415518:	add	x2, sp, #0x94
  41551c:	add	x1, sp, #0x98
  415520:	cbz	w0, 4156d0 <error@@Base+0x2238>
  415524:	nop
  415528:	mov	x0, x21
  41552c:	mov	x20, x21
  415530:	bl	40f8f0 <clear@@Base+0xc430>
  415534:	mov	x26, x0
  415538:	cbz	x23, 415540 <error@@Base+0x20a8>
  41553c:	add	x23, x23, #0x1
  415540:	cmn	x26, #0x1
  415544:	b.eq	4156f0 <error@@Base+0x2258>  // b.none
  415548:	ldr	w0, [x28]
  41554c:	cbz	w0, 415560 <error@@Base+0x20c8>
  415550:	subs	w21, w26, w21
  415554:	cneg	w21, w21, mi  // mi = first
  415558:	cmp	w21, #0x800
  41555c:	b.gt	41573c <error@@Base+0x22a4>
  415560:	mov	x0, x20
  415564:	bl	415420 <error@@Base+0x1f88>
  415568:	cbnz	w0, 415688 <error@@Base+0x21f0>
  41556c:	ldr	w4, [x24]
  415570:	adrp	x0, 43b000 <PC+0x47b8>
  415574:	ldr	w0, [x0, #596]
  415578:	cbnz	w4, 415724 <error@@Base+0x228c>
  41557c:	mov	w4, #0x6                   	// #6
  415580:	cbz	w0, 415590 <error@@Base+0x20f8>
  415584:	cmp	w0, #0x2
  415588:	mov	w4, #0x4                   	// #4
  41558c:	csel	w4, wzr, w4, eq  // eq = none
  415590:	adrp	x2, 43b000 <PC+0x47b8>
  415594:	orr	w1, w4, #0x8
  415598:	ldr	w0, [sp, #148]
  41559c:	and	w3, w25, #0x10
  4155a0:	ldr	w2, [x2, #600]
  4155a4:	cmp	w2, #0x2
  4155a8:	csel	w4, w1, w4, eq  // eq = none
  4155ac:	stp	w4, w3, [sp, #116]
  4155b0:	mov	w1, w4
  4155b4:	bl	409738 <clear@@Base+0x6278>
  4155b8:	mov	w22, w0
  4155bc:	mov	w1, w22
  4155c0:	mov	w0, #0x1                   	// #1
  4155c4:	bl	4021e8 <setlocale@plt+0x5c8>
  4155c8:	mov	x21, x0
  4155cc:	mov	w0, w22
  4155d0:	bl	409758 <clear@@Base+0x6298>
  4155d4:	mov	x22, x0
  4155d8:	ldr	w4, [sp, #116]
  4155dc:	mov	x2, x0
  4155e0:	ldr	x1, [sp, #152]
  4155e4:	mov	x0, x21
  4155e8:	add	x3, sp, #0x94
  4155ec:	bl	4097a8 <clear@@Base+0x62e8>
  4155f0:	tbnz	w25, #4, 415604 <error@@Base+0x216c>
  4155f4:	ldr	x0, [x24, #104]
  4155f8:	cmp	x0, x20
  4155fc:	ccmn	x0, #0x1, #0x4, le
  415600:	b.ne	4157a0 <error@@Base+0x2308>  // b.any
  415604:	ldr	w1, [x24, #80]
  415608:	add	x0, x24, #0x40
  41560c:	tbz	w1, #12, 41578c <error@@Base+0x22f4>
  415610:	ldr	x0, [x0, #8]
  415614:	cmp	x0, #0x0
  415618:	cset	w0, ne  // ne = any
  41561c:	cbnz	w0, 41574c <error@@Base+0x22b4>
  415620:	ldr	w0, [x27, #16]
  415624:	tbz	w0, #12, 415794 <error@@Base+0x22fc>
  415628:	ldr	x0, [x27, #8]
  41562c:	cmp	x0, #0x0
  415630:	cset	w0, ne  // ne = any
  415634:	cbz	w0, 415678 <error@@Base+0x21e0>
  415638:	ldp	x0, x1, [x27]
  41563c:	mov	w7, w25
  415640:	ldr	w3, [sp, #148]
  415644:	add	x5, sp, #0xa8
  415648:	add	x4, sp, #0xa0
  41564c:	mov	x2, x21
  415650:	mov	w6, #0x0                   	// #0
  415654:	bl	4138c8 <error@@Base+0x430>
  415658:	cbz	w0, 415678 <error@@Base+0x21e0>
  41565c:	and	w0, w25, #0x10
  415660:	cbnz	w0, 4157e4 <error@@Base+0x234c>
  415664:	ldr	w0, [sp, #124]
  415668:	sub	w0, w0, #0x1
  41566c:	str	w0, [sp, #124]
  415670:	cmp	w0, #0x0
  415674:	b.le	415858 <error@@Base+0x23c0>
  415678:	mov	x0, x21
  41567c:	bl	401a90 <free@plt>
  415680:	mov	x0, x22
  415684:	bl	401a90 <free@plt>
  415688:	adrp	x0, 43b000 <PC+0x47b8>
  41568c:	ldr	w0, [x0, #696]
  415690:	tst	x0, #0x3
  415694:	b.ne	415800 <error@@Base+0x2368>  // b.any
  415698:	ldr	w0, [sp, #112]
  41569c:	cmp	w0, #0x0
  4156a0:	ldr	x0, [sp, #104]
  4156a4:	ccmp	x26, x0, #0x1, ne  // ne = any
  4156a8:	ccmp	w19, #0x0, #0x4, lt  // lt = tstop
  4156ac:	b.eq	4157b0 <error@@Base+0x2318>  // b.none
  4156b0:	cmp	w19, #0x0
  4156b4:	mov	x21, x26
  4156b8:	cset	w0, gt
  4156bc:	add	x2, sp, #0x94
  4156c0:	sub	w19, w19, w0
  4156c4:	ldr	w0, [sp, #100]
  4156c8:	add	x1, sp, #0x98
  4156cc:	cbnz	w0, 415528 <error@@Base+0x2090>
  4156d0:	mov	x0, x21
  4156d4:	bl	40fa28 <clear@@Base+0xc568>
  4156d8:	mov	x26, x0
  4156dc:	mov	x20, x0
  4156e0:	cbz	x23, 415540 <error@@Base+0x20a8>
  4156e4:	sub	x23, x23, #0x1
  4156e8:	cmn	x26, #0x1
  4156ec:	b.ne	415548 <error@@Base+0x20b0>  // b.any
  4156f0:	ldr	w0, [sp, #124]
  4156f4:	str	w0, [sp, #120]
  4156f8:	ldr	x0, [sp, #128]
  4156fc:	cbz	x0, 415828 <error@@Base+0x2390>
  415700:	ldp	x23, x24, [sp, #48]
  415704:	ldp	x27, x28, [sp, #80]
  415708:	str	x21, [x0]
  41570c:	ldr	w0, [sp, #120]
  415710:	ldp	x19, x20, [sp, #16]
  415714:	ldp	x21, x22, [sp, #32]
  415718:	ldp	x25, x26, [sp, #64]
  41571c:	ldp	x29, x30, [sp], #192
  415720:	ret
  415724:	mov	w4, #0x7                   	// #7
  415728:	cbz	w0, 415590 <error@@Base+0x20f8>
  41572c:	cmp	w0, #0x2
  415730:	mov	w4, #0x5                   	// #5
  415734:	csinc	w4, w4, wzr, ne  // ne = any
  415738:	b	415590 <error@@Base+0x20f8>
  41573c:	mov	x1, x26
  415740:	mov	x0, x23
  415744:	bl	40fd08 <clear@@Base+0xc848>
  415748:	b	415560 <error@@Base+0x20c8>
  41574c:	ldp	x0, x1, [x24, #64]
  415750:	add	x5, sp, #0xa8
  415754:	ldr	w7, [x24, #80]
  415758:	add	x4, sp, #0xa0
  41575c:	ldr	w3, [sp, #148]
  415760:	mov	x2, x21
  415764:	mov	w6, #0x0                   	// #0
  415768:	bl	4138c8 <error@@Base+0x430>
  41576c:	cbz	w0, 415620 <error@@Base+0x2188>
  415770:	stp	x20, x26, [sp, #176]
  415774:	cmp	x26, x20
  415778:	b.le	415678 <error@@Base+0x21e0>
  41577c:	add	x1, sp, #0xb0
  415780:	add	x0, x24, #0x70
  415784:	bl	414b60 <error@@Base+0x16c8>
  415788:	b	415678 <error@@Base+0x21e0>
  41578c:	bl	414ab0 <error@@Base+0x1618>
  415790:	b	41561c <error@@Base+0x2184>
  415794:	mov	x0, x27
  415798:	bl	414ab0 <error@@Base+0x1618>
  41579c:	b	415634 <error@@Base+0x219c>
  4157a0:	ldr	x0, [x24, #96]
  4157a4:	cmp	x0, x20
  4157a8:	b.gt	415620 <error@@Base+0x2188>
  4157ac:	b	415604 <error@@Base+0x216c>
  4157b0:	ldp	x27, x28, [sp, #80]
  4157b4:	ldr	w0, [sp, #124]
  4157b8:	str	w0, [sp, #120]
  4157bc:	ldr	x0, [sp, #128]
  4157c0:	cbz	x0, 415834 <error@@Base+0x239c>
  4157c4:	ldp	x23, x24, [sp, #48]
  4157c8:	str	x26, [x0]
  4157cc:	ldr	w0, [sp, #120]
  4157d0:	ldp	x19, x20, [sp, #16]
  4157d4:	ldp	x21, x22, [sp, #32]
  4157d8:	ldp	x25, x26, [sp, #64]
  4157dc:	ldp	x29, x30, [sp], #192
  4157e0:	ret
  4157e4:	ldp	x4, x5, [sp, #160]
  4157e8:	mov	x0, x20
  4157ec:	ldr	w2, [sp, #148]
  4157f0:	mov	x3, x22
  4157f4:	mov	x1, x21
  4157f8:	bl	414ec0 <error@@Base+0x1a28>
  4157fc:	b	415678 <error@@Base+0x21e0>
  415800:	ldp	x23, x24, [sp, #48]
  415804:	ldp	x27, x28, [sp, #80]
  415808:	mov	w0, #0xffffffff            	// #-1
  41580c:	str	w0, [sp, #120]
  415810:	ldp	x19, x20, [sp, #16]
  415814:	ldr	w0, [sp, #120]
  415818:	ldp	x21, x22, [sp, #32]
  41581c:	ldp	x25, x26, [sp, #64]
  415820:	ldp	x29, x30, [sp], #192
  415824:	ret
  415828:	ldp	x23, x24, [sp, #48]
  41582c:	ldp	x27, x28, [sp, #80]
  415830:	b	4157cc <error@@Base+0x2334>
  415834:	ldr	w0, [sp, #120]
  415838:	ldp	x19, x20, [sp, #16]
  41583c:	ldp	x21, x22, [sp, #32]
  415840:	ldp	x23, x24, [sp, #48]
  415844:	ldp	x25, x26, [sp, #64]
  415848:	ldp	x29, x30, [sp], #192
  41584c:	ret
  415850:	mov	x26, x21
  415854:	b	4157b4 <error@@Base+0x231c>
  415858:	adrp	x0, 43b000 <PC+0x47b8>
  41585c:	ldr	w0, [x0, #636]
  415860:	cmp	w0, #0x1
  415864:	b.eq	415890 <error@@Base+0x23f8>  // b.none
  415868:	mov	x0, x21
  41586c:	bl	401a90 <free@plt>
  415870:	mov	x0, x22
  415874:	bl	401a90 <free@plt>
  415878:	ldr	x0, [sp, #136]
  41587c:	cbz	x0, 415828 <error@@Base+0x2390>
  415880:	ldp	x23, x24, [sp, #48]
  415884:	ldp	x27, x28, [sp, #80]
  415888:	str	x20, [x0]
  41588c:	b	4157cc <error@@Base+0x2334>
  415890:	add	x0, x24, #0x8
  415894:	bl	415220 <error@@Base+0x1d88>
  415898:	ldp	x4, x5, [sp, #160]
  41589c:	mov	x3, x22
  4158a0:	ldr	w2, [sp, #148]
  4158a4:	mov	x1, x21
  4158a8:	mov	x0, x20
  4158ac:	bl	414ec0 <error@@Base+0x1a28>
  4158b0:	b	415868 <error@@Base+0x23d0>
  4158b4:	nop
  4158b8:	stp	x29, x30, [sp, #-32]!
  4158bc:	mov	x29, sp
  4158c0:	str	x19, [sp, #16]
  4158c4:	mov	x19, x0
  4158c8:	bl	404900 <clear@@Base+0x1440>
  4158cc:	tbz	w0, #3, 4158e0 <error@@Base+0x2448>
  4158d0:	mov	x0, x19
  4158d4:	ldr	x19, [sp, #16]
  4158d8:	ldp	x29, x30, [sp], #32
  4158dc:	ret
  4158e0:	adrp	x0, 43b000 <PC+0x47b8>
  4158e4:	add	x0, x0, #0x88
  4158e8:	add	x0, x0, #0x70
  4158ec:	mov	x1, x19
  4158f0:	bl	415360 <error@@Base+0x1ec8>
  4158f4:	mov	x2, x0
  4158f8:	cbnz	x0, 41590c <error@@Base+0x2474>
  4158fc:	b	4158d0 <error@@Base+0x2438>
  415900:	ldr	x19, [x2, #56]
  415904:	ldr	x2, [x2, #32]
  415908:	cbz	x2, 4158d0 <error@@Base+0x2438>
  41590c:	ldr	x0, [x2, #48]
  415910:	cmp	x0, x19
  415914:	b.le	415900 <error@@Base+0x2468>
  415918:	mov	x0, x19
  41591c:	ldr	x19, [sp, #16]
  415920:	ldp	x29, x30, [sp], #32
  415924:	ret
  415928:	stp	x29, x30, [sp, #-32]!
  41592c:	mov	x29, sp
  415930:	str	x19, [sp, #16]
  415934:	mov	x19, x0
  415938:	bl	404900 <clear@@Base+0x1440>
  41593c:	tbz	w0, #3, 415950 <error@@Base+0x24b8>
  415940:	mov	x0, x19
  415944:	ldr	x19, [sp, #16]
  415948:	ldp	x29, x30, [sp], #32
  41594c:	ret
  415950:	adrp	x0, 43b000 <PC+0x47b8>
  415954:	add	x0, x0, #0x88
  415958:	add	x0, x0, #0x70
  41595c:	mov	x1, x19
  415960:	bl	415360 <error@@Base+0x1ec8>
  415964:	mov	x2, x0
  415968:	cbnz	x0, 415980 <error@@Base+0x24e8>
  41596c:	b	415940 <error@@Base+0x24a8>
  415970:	cbz	x0, 415944 <error@@Base+0x24ac>
  415974:	ldr	x2, [x2, #24]
  415978:	sub	x19, x0, #0x1
  41597c:	cbz	x2, 415940 <error@@Base+0x24a8>
  415980:	ldr	x0, [x2, #48]
  415984:	cmp	x0, x19
  415988:	b.le	415970 <error@@Base+0x24d8>
  41598c:	b	415940 <error@@Base+0x24a8>
  415990:	stp	x29, x30, [sp, #-16]!
  415994:	mov	x7, x1
  415998:	mov	w9, w2
  41599c:	mov	x29, sp
  4159a0:	mov	x1, x0
  4159a4:	mov	x6, x3
  4159a8:	cbz	x3, 4159b0 <error@@Base+0x2518>
  4159ac:	str	wzr, [x3]
  4159b0:	adrp	x0, 43b000 <PC+0x47b8>
  4159b4:	ldr	w0, [x0, #528]
  4159b8:	cbnz	w0, 415a38 <error@@Base+0x25a0>
  4159bc:	adrp	x0, 433000 <winch@@Base+0x1cc78>
  4159c0:	ldr	x0, [x0, #616]
  4159c4:	cmn	x0, #0x1
  4159c8:	b.eq	415a38 <error@@Base+0x25a0>  // b.none
  4159cc:	adrp	x2, 433000 <winch@@Base+0x1cc78>
  4159d0:	ldr	x2, [x2, #608]
  4159d4:	cmp	x2, x1
  4159d8:	b.le	415a38 <error@@Base+0x25a0>
  4159dc:	cmp	x0, x7
  4159e0:	ccmn	x7, #0x1, #0x4, ge  // ge = tcont
  4159e4:	b.eq	415a6c <error@@Base+0x25d4>  // b.none
  4159e8:	adrp	x8, 43b000 <PC+0x47b8>
  4159ec:	add	x8, x8, #0x88
  4159f0:	add	x0, x8, #0x8
  4159f4:	bl	415360 <error@@Base+0x1ec8>
  4159f8:	cbz	x0, 415a60 <error@@Base+0x25c8>
  4159fc:	ldr	x0, [x0, #48]
  415a00:	cmp	x7, x0
  415a04:	b.le	415a60 <error@@Base+0x25c8>
  415a08:	cbz	x6, 415a6c <error@@Base+0x25d4>
  415a0c:	mov	w1, #0x1                   	// #1
  415a10:	adrp	x0, 43b000 <PC+0x47b8>
  415a14:	str	w1, [x6]
  415a18:	ldr	w0, [x0, #636]
  415a1c:	cbz	w0, 415a60 <error@@Base+0x25c8>
  415a20:	cbnz	w9, 415a6c <error@@Base+0x25d4>
  415a24:	ldr	w0, [x8, #88]
  415a28:	ldp	x29, x30, [sp], #16
  415a2c:	cmp	w0, #0x0
  415a30:	cset	w0, eq  // eq = none
  415a34:	ret
  415a38:	adrp	x8, 43b000 <PC+0x47b8>
  415a3c:	add	x8, x8, #0x88
  415a40:	add	x0, x8, #0x8
  415a44:	bl	415360 <error@@Base+0x1ec8>
  415a48:	cbz	x0, 415a60 <error@@Base+0x25c8>
  415a4c:	cmn	x7, #0x1
  415a50:	b.eq	415a08 <error@@Base+0x2570>  // b.none
  415a54:	ldr	x0, [x0, #48]
  415a58:	cmp	x7, x0
  415a5c:	b.gt	415a08 <error@@Base+0x2570>
  415a60:	mov	w0, #0x0                   	// #0
  415a64:	ldp	x29, x30, [sp], #16
  415a68:	ret
  415a6c:	mov	w0, #0x1                   	// #1
  415a70:	ldp	x29, x30, [sp], #16
  415a74:	ret
  415a78:	stp	x29, x30, [sp, #-48]!
  415a7c:	mov	x29, sp
  415a80:	stp	x19, x20, [sp, #16]
  415a84:	adrp	x20, 43b000 <PC+0x47b8>
  415a88:	add	x20, x20, #0x88
  415a8c:	mov	x19, x0
  415a90:	add	x0, x20, #0x70
  415a94:	str	x21, [sp, #32]
  415a98:	mov	w21, w1
  415a9c:	bl	415220 <error@@Base+0x1d88>
  415aa0:	cbz	x19, 415aac <error@@Base+0x2614>
  415aa4:	ldrb	w0, [x19]
  415aa8:	cbnz	w0, 415ad0 <error@@Base+0x2638>
  415aac:	add	x0, x20, #0x40
  415ab0:	bl	414958 <error@@Base+0x14c0>
  415ab4:	adrp	x0, 43b000 <PC+0x47b8>
  415ab8:	mov	w1, #0x1                   	// #1
  415abc:	ldp	x19, x20, [sp, #16]
  415ac0:	str	w1, [x0, #468]
  415ac4:	ldr	x21, [sp, #32]
  415ac8:	ldp	x29, x30, [sp], #48
  415acc:	ret
  415ad0:	mov	w2, w21
  415ad4:	mov	x1, x19
  415ad8:	add	x0, x20, #0x40
  415adc:	bl	414988 <error@@Base+0x14f0>
  415ae0:	adrp	x0, 43b000 <PC+0x47b8>
  415ae4:	mov	w1, #0x1                   	// #1
  415ae8:	ldp	x19, x20, [sp, #16]
  415aec:	str	w1, [x0, #468]
  415af0:	ldr	x21, [sp, #32]
  415af4:	ldp	x29, x30, [sp], #48
  415af8:	ret
  415afc:	nop
  415b00:	stp	x29, x30, [sp, #-16]!
  415b04:	mov	x29, sp
  415b08:	bl	404900 <clear@@Base+0x1440>
  415b0c:	tbnz	w0, #3, 415b38 <error@@Base+0x26a0>
  415b10:	adrp	x0, 43b000 <PC+0x47b8>
  415b14:	add	x0, x0, #0x88
  415b18:	add	x0, x0, #0x40
  415b1c:	ldr	w1, [x0, #16]
  415b20:	tbz	w1, #12, 415b44 <error@@Base+0x26ac>
  415b24:	ldr	x0, [x0, #8]
  415b28:	ldp	x29, x30, [sp], #16
  415b2c:	cmp	x0, #0x0
  415b30:	cset	w0, ne  // ne = any
  415b34:	ret
  415b38:	mov	w0, #0x0                   	// #0
  415b3c:	ldp	x29, x30, [sp], #16
  415b40:	ret
  415b44:	ldp	x29, x30, [sp], #16
  415b48:	b	414ab0 <error@@Base+0x1618>
  415b4c:	nop
  415b50:	stp	x29, x30, [sp, #-96]!
  415b54:	mov	x29, sp
  415b58:	stp	x21, x22, [sp, #32]
  415b5c:	adrp	x21, 43b000 <PC+0x47b8>
  415b60:	add	x21, x21, #0x88
  415b64:	add	x3, x21, #0x28
  415b68:	stp	x19, x20, [sp, #16]
  415b6c:	mov	x19, x0
  415b70:	stp	x23, x24, [sp, #48]
  415b74:	mov	x23, x1
  415b78:	ldr	w0, [x3, #16]
  415b7c:	stp	x25, x26, [sp, #64]
  415b80:	mov	w24, w2
  415b84:	ldp	x26, x25, [x21, #96]
  415b88:	tbz	w0, #12, 415dc4 <error@@Base+0x292c>
  415b8c:	ldr	x0, [x3, #8]
  415b90:	cmp	x0, #0x0
  415b94:	cset	w0, ne  // ne = any
  415b98:	cbnz	w0, 415ba4 <error@@Base+0x270c>
  415b9c:	bl	415b00 <error@@Base+0x2668>
  415ba0:	cbz	w0, 415c84 <error@@Base+0x27ec>
  415ba4:	add	x0, x19, #0x1
  415ba8:	mov	x2, #0x0                   	// #0
  415bac:	mov	x1, #0x0                   	// #0
  415bb0:	bl	40fa28 <clear@@Base+0xc568>
  415bb4:	cmp	w24, #0x0
  415bb8:	mov	x22, x0
  415bbc:	mov	x19, #0xffffffffffffffff    	// #-1
  415bc0:	b.lt	415bf0 <error@@Base+0x2758>  // b.tstop
  415bc4:	mov	x19, x0
  415bc8:	b.eq	415bf0 <error@@Base+0x2758>  // b.none
  415bcc:	mov	w20, #0x0                   	// #0
  415bd0:	mov	x0, x19
  415bd4:	add	w20, w20, #0x1
  415bd8:	mov	x2, #0x0                   	// #0
  415bdc:	mov	x1, #0x0                   	// #0
  415be0:	bl	40f8f0 <clear@@Base+0xc430>
  415be4:	mov	x19, x0
  415be8:	cmp	w24, w20
  415bec:	b.ne	415bd0 <error@@Base+0x2738>  // b.any
  415bf0:	ldr	x0, [x21, #104]
  415bf4:	cmn	x0, #0x1
  415bf8:	b.eq	415e30 <error@@Base+0x2998>  // b.none
  415bfc:	cmn	x23, #0x1
  415c00:	b.eq	415c9c <error@@Base+0x2804>  // b.none
  415c04:	cmp	x0, x23
  415c08:	b.gt	415d70 <error@@Base+0x28d8>
  415c0c:	ldr	x2, [x21, #96]
  415c10:	cmp	x22, x2
  415c14:	b.gt	415d70 <error@@Base+0x28d8>
  415c18:	cmp	x23, x2
  415c1c:	b.le	415e54 <error@@Base+0x29bc>
  415c20:	adrp	x1, 437000 <PC+0x7b8>
  415c24:	ldr	w1, [x1, #2112]
  415c28:	add	w1, w1, w1, lsl #1
  415c2c:	add	x23, x23, w1, sxtw
  415c30:	cmn	x19, #0x1
  415c34:	cset	w1, ne  // ne = any
  415c38:	cmn	x23, #0x1
  415c3c:	csel	w1, w1, wzr, ne  // ne = any
  415c40:	cmp	x0, x22
  415c44:	b.le	415e4c <error@@Base+0x29b4>
  415c48:	adrp	x0, 437000 <PC+0x7b8>
  415c4c:	ldr	w0, [x0, #2112]
  415c50:	add	w0, w0, w0, lsl #1
  415c54:	cmp	x22, w0, sxtw
  415c58:	sxtw	x0, w0
  415c5c:	b.ge	415e24 <error@@Base+0x298c>  // b.tcont
  415c60:	mov	x25, #0x0                   	// #0
  415c64:	mov	x22, #0x0                   	// #0
  415c68:	cbz	w1, 415da8 <error@@Base+0x2910>
  415c6c:	cmp	x23, x19
  415c70:	csel	x23, x23, x19, le
  415c74:	cmp	x23, x22
  415c78:	cset	w0, gt
  415c7c:	cbnz	w0, 415cc0 <error@@Base+0x2828>
  415c80:	stp	x26, x25, [x21, #96]
  415c84:	ldp	x19, x20, [sp, #16]
  415c88:	ldp	x21, x22, [sp, #32]
  415c8c:	ldp	x23, x24, [sp, #48]
  415c90:	ldp	x25, x26, [sp, #64]
  415c94:	ldp	x29, x30, [sp], #96
  415c98:	ret
  415c9c:	ldr	x1, [x21, #96]
  415ca0:	cmp	x22, x1
  415ca4:	b.le	415dd0 <error@@Base+0x2938>
  415ca8:	add	x0, x21, #0x8
  415cac:	bl	415220 <error@@Base+0x1d88>
  415cb0:	add	x0, x21, #0x70
  415cb4:	bl	415220 <error@@Base+0x1d88>
  415cb8:	mov	x25, x22
  415cbc:	mov	x23, #0xffffffffffffffff    	// #-1
  415cc0:	ldr	w19, [x21, #56]
  415cc4:	mov	w0, #0x11                  	// #17
  415cc8:	and	w19, w19, #0x1000
  415ccc:	orr	w19, w19, w0
  415cd0:	mov	w4, w24
  415cd4:	mov	x1, x23
  415cd8:	mov	x0, x22
  415cdc:	add	x6, sp, #0x58
  415ce0:	mov	w2, w19
  415ce4:	mov	x5, #0x0                   	// #0
  415ce8:	mov	w3, #0x0                   	// #0
  415cec:	bl	415480 <error@@Base+0x1fe8>
  415cf0:	tbnz	w0, #31, 415c84 <error@@Base+0x27ec>
  415cf4:	ldr	x0, [x21, #96]
  415cf8:	ldr	x22, [sp, #88]
  415cfc:	cmn	x0, #0x1
  415d00:	b.eq	415d0c <error@@Base+0x2874>  // b.none
  415d04:	cmp	x0, x22
  415d08:	b.ge	415d1c <error@@Base+0x2884>  // b.tcont
  415d0c:	sub	x0, x22, #0x1
  415d10:	mov	x26, x22
  415d14:	bl	415420 <error@@Base+0x1f88>
  415d18:	cbnz	w0, 415e00 <error@@Base+0x2968>
  415d1c:	ldr	x0, [x21, #104]
  415d20:	cmp	x0, x25
  415d24:	ccmn	x0, #0x1, #0x4, le
  415d28:	b.ne	415c80 <error@@Base+0x27e8>  // b.any
  415d2c:	cmp	x25, #0x0
  415d30:	b.le	415c80 <error@@Base+0x27e8>
  415d34:	mov	x0, x25
  415d38:	bl	415420 <error@@Base+0x1f88>
  415d3c:	cbz	w0, 415c80 <error@@Base+0x27e8>
  415d40:	mov	x0, x25
  415d44:	mov	x2, #0x0                   	// #0
  415d48:	mov	x1, #0x0                   	// #0
  415d4c:	bl	40fa28 <clear@@Base+0xc568>
  415d50:	mov	x22, x0
  415d54:	cmn	x0, #0x1
  415d58:	b.eq	415c80 <error@@Base+0x27e8>  // b.none
  415d5c:	mov	x1, x22
  415d60:	mov	x23, x25
  415d64:	mov	w24, #0x1                   	// #1
  415d68:	mov	x25, x1
  415d6c:	b	415cd0 <error@@Base+0x2838>
  415d70:	add	x0, x21, #0x8
  415d74:	bl	415220 <error@@Base+0x1d88>
  415d78:	add	x0, x21, #0x70
  415d7c:	bl	415220 <error@@Base+0x1d88>
  415d80:	adrp	x0, 437000 <PC+0x7b8>
  415d84:	mov	x25, x22
  415d88:	ldr	w0, [x0, #2112]
  415d8c:	add	w0, w0, w0, lsl #1
  415d90:	add	x23, x23, w0, sxtw
  415d94:	cmn	x23, #0x1
  415d98:	cset	w1, ne  // ne = any
  415d9c:	cmn	x19, #0x1
  415da0:	csel	w1, w1, wzr, ne  // ne = any
  415da4:	cbnz	w1, 415c6c <error@@Base+0x27d4>
  415da8:	cmn	x23, #0x1
  415dac:	cset	w0, eq  // eq = none
  415db0:	cmp	x22, x23
  415db4:	cset	w1, lt  // lt = tstop
  415db8:	orr	w0, w0, w1
  415dbc:	cbz	w0, 415c80 <error@@Base+0x27e8>
  415dc0:	b	415cc0 <error@@Base+0x2828>
  415dc4:	mov	x0, x3
  415dc8:	bl	414ab0 <error@@Base+0x1618>
  415dcc:	b	415b98 <error@@Base+0x2700>
  415dd0:	cmp	x0, x22
  415dd4:	b.le	415e5c <error@@Base+0x29c4>
  415dd8:	adrp	x0, 437000 <PC+0x7b8>
  415ddc:	mov	w1, #0x0                   	// #0
  415de0:	ldr	w0, [x0, #2112]
  415de4:	add	w0, w0, w0, lsl #1
  415de8:	cmp	x22, w0, sxtw
  415dec:	sxtw	x0, w0
  415df0:	b.ge	415e24 <error@@Base+0x298c>  // b.tcont
  415df4:	mov	x25, #0x0                   	// #0
  415df8:	mov	x22, #0x0                   	// #0
  415dfc:	b	415da8 <error@@Base+0x2910>
  415e00:	mov	x0, x22
  415e04:	mov	x2, #0x0                   	// #0
  415e08:	mov	x1, #0x0                   	// #0
  415e0c:	bl	40f8f0 <clear@@Base+0xc430>
  415e10:	cmn	x0, #0x1
  415e14:	b.eq	415c80 <error@@Base+0x27e8>  // b.none
  415e18:	mov	x1, x25
  415e1c:	mov	x25, x0
  415e20:	b	415d60 <error@@Base+0x28c8>
  415e24:	sub	x22, x22, x0
  415e28:	mov	x25, x22
  415e2c:	b	415c68 <error@@Base+0x27d0>
  415e30:	add	x0, x21, #0x8
  415e34:	bl	415220 <error@@Base+0x1d88>
  415e38:	add	x0, x21, #0x70
  415e3c:	bl	415220 <error@@Base+0x1d88>
  415e40:	cmn	x23, #0x1
  415e44:	b.ne	415d80 <error@@Base+0x28e8>  // b.any
  415e48:	b	415cb8 <error@@Base+0x2820>
  415e4c:	mov	x22, x2
  415e50:	b	415c68 <error@@Base+0x27d0>
  415e54:	mov	x23, x0
  415e58:	b	415c30 <error@@Base+0x2798>
  415e5c:	mov	x22, x1
  415e60:	b	415cc0 <error@@Base+0x2828>
  415e64:	nop
  415e68:	stp	x29, x30, [sp, #-48]!
  415e6c:	mov	w1, #0x0                   	// #0
  415e70:	mov	x29, sp
  415e74:	add	x0, sp, #0x20
  415e78:	str	x19, [sp, #16]
  415e7c:	bl	413c80 <error@@Base+0x7e8>
  415e80:	ldr	x19, [sp, #32]
  415e84:	cmn	x19, #0x1
  415e88:	b.eq	415eac <error@@Base+0x2a14>  // b.none
  415e8c:	mov	w0, #0xfffffffe            	// #-2
  415e90:	bl	413a40 <error@@Base+0x5a8>
  415e94:	mov	x1, x0
  415e98:	mov	w2, #0xffffffff            	// #-1
  415e9c:	mov	x0, x19
  415ea0:	bl	415b50 <error@@Base+0x26b8>
  415ea4:	mov	w0, #0x1                   	// #1
  415ea8:	bl	415028 <error@@Base+0x1b90>
  415eac:	ldr	x19, [sp, #16]
  415eb0:	ldp	x29, x30, [sp], #48
  415eb4:	ret
  415eb8:	stp	x29, x30, [sp, #-32]!
  415ebc:	mov	x29, sp
  415ec0:	str	x19, [sp, #16]
  415ec4:	adrp	x19, 43b000 <PC+0x47b8>
  415ec8:	add	x19, x19, #0x88
  415ecc:	add	x0, x19, #0x8
  415ed0:	bl	415220 <error@@Base+0x1d88>
  415ed4:	adrp	x0, 43b000 <PC+0x47b8>
  415ed8:	str	wzr, [x19, #88]
  415edc:	ldr	w0, [x0, #636]
  415ee0:	cmp	w0, #0x2
  415ee4:	b.eq	415ef4 <error@@Base+0x2a5c>  // b.none
  415ee8:	ldr	x19, [sp, #16]
  415eec:	ldp	x29, x30, [sp], #32
  415ef0:	ret
  415ef4:	ldr	x19, [sp, #16]
  415ef8:	ldp	x29, x30, [sp], #32
  415efc:	b	415e68 <error@@Base+0x29d0>
  415f00:	stp	x29, x30, [sp, #-48]!
  415f04:	adrp	x2, 435000 <winch@@Base+0x1ec78>
  415f08:	mov	w1, #0x0                   	// #0
  415f0c:	mov	x29, sp
  415f10:	stp	x19, x20, [sp, #16]
  415f14:	mov	w19, w0
  415f18:	ldr	x0, [x2, #1200]
  415f1c:	bl	406870 <clear@@Base+0x33b0>
  415f20:	bl	407280 <clear@@Base+0x3dc0>
  415f24:	cbz	x0, 415f64 <error@@Base+0x2acc>
  415f28:	adrp	x20, 43b000 <PC+0x47b8>
  415f2c:	add	x20, x20, #0x88
  415f30:	mov	x1, x0
  415f34:	mov	w2, w19
  415f38:	add	x0, x20, #0x28
  415f3c:	bl	414988 <error@@Base+0x14f0>
  415f40:	tbnz	w0, #31, 415f64 <error@@Base+0x2acc>
  415f44:	adrp	x1, 43b000 <PC+0x47b8>
  415f48:	mov	w0, #0x1                   	// #1
  415f4c:	ldr	w1, [x1, #636]
  415f50:	cmp	w1, #0x2
  415f54:	b.eq	415f74 <error@@Base+0x2adc>  // b.none
  415f58:	ldp	x19, x20, [sp, #16]
  415f5c:	ldp	x29, x30, [sp], #48
  415f60:	ret
  415f64:	mov	w0, #0x0                   	// #0
  415f68:	ldp	x19, x20, [sp, #16]
  415f6c:	ldp	x29, x30, [sp], #48
  415f70:	ret
  415f74:	ldr	w1, [x20, #88]
  415f78:	cbnz	w1, 415f58 <error@@Base+0x2ac0>
  415f7c:	str	w0, [sp, #44]
  415f80:	bl	415e68 <error@@Base+0x29d0>
  415f84:	ldr	w0, [sp, #44]
  415f88:	b	415f58 <error@@Base+0x2ac0>
  415f8c:	nop
  415f90:	adrp	x1, 43b000 <PC+0x47b8>
  415f94:	add	x0, x1, #0x88
  415f98:	ldr	w2, [x0, #4]
  415f9c:	cbnz	w2, 415fb0 <error@@Base+0x2b18>
  415fa0:	adrp	x0, 43b000 <PC+0x47b8>
  415fa4:	ldr	w0, [x0, #504]
  415fa8:	str	w0, [x1, #136]
  415fac:	ret
  415fb0:	stp	x29, x30, [sp, #-32]!
  415fb4:	mov	x29, sp
  415fb8:	str	x19, [sp, #16]
  415fbc:	add	x19, x0, #0x28
  415fc0:	mov	x0, x19
  415fc4:	bl	414958 <error@@Base+0x14c0>
  415fc8:	ldr	w0, [x19, #16]
  415fcc:	ldr	x19, [sp, #16]
  415fd0:	ldp	x29, x30, [sp], #32
  415fd4:	b	415f00 <error@@Base+0x2a68>
  415fd8:	stp	x29, x30, [sp, #-80]!
  415fdc:	mov	x29, sp
  415fe0:	stp	x19, x20, [sp, #16]
  415fe4:	mov	w19, w0
  415fe8:	mov	w20, w2
  415fec:	stp	x21, x22, [sp, #32]
  415ff0:	adrp	x22, 43b000 <PC+0x47b8>
  415ff4:	add	x22, x22, #0x88
  415ff8:	str	x23, [sp, #48]
  415ffc:	cbz	x1, 416008 <error@@Base+0x2b70>
  416000:	ldrb	w0, [x1]
  416004:	cbnz	w0, 416180 <error@@Base+0x2ce8>
  416008:	ldr	w1, [x22, #56]
  41600c:	add	x0, x22, #0x28
  416010:	orr	w19, w19, #0x4000
  416014:	tbz	w1, #12, 4162f4 <error@@Base+0x2e5c>
  416018:	ldr	x0, [x0, #8]
  41601c:	cmp	x0, #0x0
  416020:	cset	w0, ne  // ne = any
  416024:	cbz	w0, 416208 <error@@Base+0x2d70>
  416028:	ldr	w0, [x22, #56]
  41602c:	eor	w0, w19, w0
  416030:	tbnz	w0, #12, 416364 <error@@Base+0x2ecc>
  416034:	adrp	x21, 43b000 <PC+0x47b8>
  416038:	ldr	w0, [x21, #636]
  41603c:	cmp	w0, #0x1
  416040:	b.eq	416050 <error@@Base+0x2bb8>  // b.none
  416044:	adrp	x1, 43b000 <PC+0x47b8>
  416048:	ldr	w1, [x1, #528]
  41604c:	cbz	w1, 41605c <error@@Base+0x2bc4>
  416050:	mov	w0, #0x0                   	// #0
  416054:	bl	415028 <error@@Base+0x1b90>
  416058:	ldr	w0, [x21, #636]
  41605c:	cmp	w0, #0x2
  416060:	b.eq	41616c <error@@Base+0x2cd4>  // b.none
  416064:	str	wzr, [x22, #88]
  416068:	and	w23, w19, #0x1
  41606c:	bl	413be8 <error@@Base+0x750>
  416070:	cbz	w0, 4160e4 <error@@Base+0x2c4c>
  416074:	mov	x7, #0x0                   	// #0
  416078:	cbz	w23, 4162d4 <error@@Base+0x2e3c>
  41607c:	mov	w3, w20
  416080:	mov	x0, x7
  416084:	add	x5, sp, #0x48
  416088:	mov	w2, w19
  41608c:	mov	x6, #0x0                   	// #0
  416090:	mov	w4, #0xffffffff            	// #-1
  416094:	mov	x1, #0xffffffffffffffff    	// #-1
  416098:	str	x7, [sp, #72]
  41609c:	bl	415480 <error@@Base+0x1fe8>
  4160a0:	mov	w20, w0
  4160a4:	cbnz	w0, 4162b0 <error@@Base+0x2e18>
  4160a8:	tbz	w19, #2, 4162fc <error@@Base+0x2e64>
  4160ac:	ldr	w0, [x21, #636]
  4160b0:	cmp	w0, #0x1
  4160b4:	b.eq	4160c4 <error@@Base+0x2c2c>  // b.none
  4160b8:	adrp	x0, 43b000 <PC+0x47b8>
  4160bc:	ldr	w0, [x0, #528]
  4160c0:	cbz	w0, 41627c <error@@Base+0x2de4>
  4160c4:	mov	w0, #0x1                   	// #1
  4160c8:	bl	415028 <error@@Base+0x1b90>
  4160cc:	mov	w0, w20
  4160d0:	ldp	x19, x20, [sp, #16]
  4160d4:	ldp	x21, x22, [sp, #32]
  4160d8:	ldr	x23, [sp, #48]
  4160dc:	ldp	x29, x30, [sp], #80
  4160e0:	ret
  4160e4:	adrp	x1, 43b000 <PC+0x47b8>
  4160e8:	ldr	w1, [x1, #612]
  4160ec:	cmp	w1, #0x1
  4160f0:	b.eq	416298 <error@@Base+0x2e00>  // b.none
  4160f4:	cmp	w1, #0x2
  4160f8:	b.ne	4161d8 <error@@Base+0x2d40>  // b.any
  4160fc:	and	w22, w19, #0x4000
  416100:	tbnz	w19, #14, 4161d8 <error@@Base+0x2d40>
  416104:	cbz	w23, 41622c <error@@Base+0x2d94>
  416108:	bl	413a40 <error@@Base+0x5a8>
  41610c:	mov	x7, x0
  416110:	cmn	x7, #0x1
  416114:	b.ne	41607c <error@@Base+0x2be4>  // b.any
  416118:	adrp	x23, 43b000 <PC+0x47b8>
  41611c:	add	x23, x23, #0x180
  416120:	b	416134 <error@@Base+0x2c9c>
  416124:	bl	413a40 <error@@Base+0x5a8>
  416128:	mov	x7, x0
  41612c:	cmn	x0, #0x1
  416130:	b.ne	41607c <error@@Base+0x2be4>  // b.any
  416134:	ldr	w1, [x23]
  416138:	add	w22, w22, #0x1
  41613c:	mov	w0, w22
  416140:	cmp	w22, w1
  416144:	b.lt	416124 <error@@Base+0x2c8c>  // b.tstop
  416148:	mov	x0, #0xffffffffffffffff    	// #-1
  41614c:	str	x0, [sp, #72]
  416150:	tbz	w19, #9, 41632c <error@@Base+0x2e94>
  416154:	mov	w0, w20
  416158:	ldp	x19, x20, [sp, #16]
  41615c:	ldp	x21, x22, [sp, #32]
  416160:	ldr	x23, [sp, #48]
  416164:	ldp	x29, x30, [sp], #80
  416168:	ret
  41616c:	ldr	w0, [x22, #88]
  416170:	cbz	w0, 416064 <error@@Base+0x2bcc>
  416174:	str	wzr, [x22, #88]
  416178:	bl	415e68 <error@@Base+0x29d0>
  41617c:	b	416064 <error@@Base+0x2bcc>
  416180:	add	x0, x22, #0x28
  416184:	mov	w2, w19
  416188:	bl	414988 <error@@Base+0x14f0>
  41618c:	tbnz	w0, #31, 41637c <error@@Base+0x2ee4>
  416190:	adrp	x21, 43b000 <PC+0x47b8>
  416194:	adrp	x23, 43b000 <PC+0x47b8>
  416198:	ldr	w0, [x21, #636]
  41619c:	ldr	w1, [x23, #528]
  4161a0:	orr	w0, w0, w1
  4161a4:	cbz	w0, 416068 <error@@Base+0x2bd0>
  4161a8:	mov	w0, #0x0                   	// #0
  4161ac:	bl	415028 <error@@Base+0x1b90>
  4161b0:	add	x0, x22, #0x8
  4161b4:	str	wzr, [x22, #88]
  4161b8:	bl	415220 <error@@Base+0x1d88>
  4161bc:	ldr	w0, [x21, #636]
  4161c0:	cmp	w0, #0x2
  4161c4:	b.eq	4161d0 <error@@Base+0x2d38>  // b.none
  4161c8:	ldr	w0, [x23, #528]
  4161cc:	cbz	w0, 416068 <error@@Base+0x2bd0>
  4161d0:	bl	415e68 <error@@Base+0x29d0>
  4161d4:	b	416068 <error@@Base+0x2bd0>
  4161d8:	adrp	x0, 43b000 <PC+0x47b8>
  4161dc:	ldr	w0, [x0, #564]
  4161e0:	bl	413df0 <error@@Base+0x958>
  4161e4:	mov	w22, w0
  4161e8:	bl	413a40 <error@@Base+0x5a8>
  4161ec:	mov	x7, x0
  4161f0:	cbz	w23, 416244 <error@@Base+0x2dac>
  4161f4:	mov	x2, #0x0                   	// #0
  4161f8:	mov	x1, #0x0                   	// #0
  4161fc:	bl	40f8f0 <clear@@Base+0xc430>
  416200:	mov	x7, x0
  416204:	b	416110 <error@@Base+0x2c78>
  416208:	mov	w0, w19
  41620c:	bl	415f00 <error@@Base+0x2a68>
  416210:	cbnz	w0, 416028 <error@@Base+0x2b90>
  416214:	adrp	x0, 41d000 <winch@@Base+0x6c78>
  416218:	mov	x1, #0x0                   	// #0
  41621c:	add	x0, x0, #0x40
  416220:	mov	w20, #0xffffffff            	// #-1
  416224:	bl	413498 <error@@Base>
  416228:	b	416154 <error@@Base+0x2cbc>
  41622c:	adrp	x0, 43b000 <PC+0x47b8>
  416230:	ldr	w22, [x0, #384]
  416234:	sub	w22, w22, #0x1
  416238:	mov	w0, w22
  41623c:	bl	413a40 <error@@Base+0x5a8>
  416240:	mov	x7, x0
  416244:	cmn	x7, #0x1
  416248:	b.ne	41607c <error@@Base+0x2be4>  // b.any
  41624c:	subs	w22, w22, #0x1
  416250:	b.mi	416148 <error@@Base+0x2cb0>  // b.first
  416254:	nop
  416258:	mov	w0, w22
  41625c:	sub	w22, w22, #0x1
  416260:	bl	413a40 <error@@Base+0x5a8>
  416264:	mov	x7, x0
  416268:	cmn	x0, #0x1
  41626c:	b.ne	41607c <error@@Base+0x2be4>  // b.any
  416270:	cmn	w22, #0x1
  416274:	b.ne	416258 <error@@Base+0x2dc0>  // b.any
  416278:	b	416148 <error@@Base+0x2cb0>
  41627c:	mov	w20, #0x0                   	// #0
  416280:	mov	w0, w20
  416284:	ldp	x19, x20, [sp, #16]
  416288:	ldp	x21, x22, [sp, #32]
  41628c:	ldr	x23, [sp, #48]
  416290:	ldp	x29, x30, [sp], #80
  416294:	ret
  416298:	cbnz	w23, 416310 <error@@Base+0x2e78>
  41629c:	bl	413a40 <error@@Base+0x5a8>
  4162a0:	mov	x7, x0
  4162a4:	cmn	x7, #0x1
  4162a8:	b.eq	416148 <error@@Base+0x2cb0>  // b.none
  4162ac:	b	41607c <error@@Base+0x2be4>
  4162b0:	ldr	w0, [x21, #636]
  4162b4:	cmp	w0, #0x1
  4162b8:	b.eq	4162c8 <error@@Base+0x2e30>  // b.none
  4162bc:	adrp	x0, 43b000 <PC+0x47b8>
  4162c0:	ldr	w0, [x0, #528]
  4162c4:	cbz	w0, 416154 <error@@Base+0x2cbc>
  4162c8:	cmp	w20, #0x0
  4162cc:	b.le	416154 <error@@Base+0x2cbc>
  4162d0:	b	4160c4 <error@@Base+0x2c2c>
  4162d4:	bl	4040a0 <clear@@Base+0xbe0>
  4162d8:	mov	x7, x0
  4162dc:	cmn	x0, #0x1
  4162e0:	b.ne	41607c <error@@Base+0x2be4>  // b.any
  4162e4:	bl	4043e0 <clear@@Base+0xf20>
  4162e8:	bl	4040a0 <clear@@Base+0xbe0>
  4162ec:	mov	x7, x0
  4162f0:	b	4162a4 <error@@Base+0x2e0c>
  4162f4:	bl	414ab0 <error@@Base+0x1618>
  4162f8:	b	416024 <error@@Base+0x2b8c>
  4162fc:	adrp	x1, 43b000 <PC+0x47b8>
  416300:	ldr	x0, [sp, #72]
  416304:	ldr	w1, [x1, #564]
  416308:	bl	40d860 <clear@@Base+0xa3a0>
  41630c:	b	4160ac <error@@Base+0x2c14>
  416310:	adrp	x23, 43b000 <PC+0x47b8>
  416314:	ldr	w22, [x23, #384]
  416318:	sub	w22, w22, #0x1
  41631c:	mov	w0, w22
  416320:	bl	413a40 <error@@Base+0x5a8>
  416324:	mov	x7, x0
  416328:	b	416110 <error@@Base+0x2c78>
  41632c:	ldr	w0, [x21, #636]
  416330:	cmp	w0, #0x1
  416334:	b.eq	416344 <error@@Base+0x2eac>  // b.none
  416338:	adrp	x0, 43b000 <PC+0x47b8>
  41633c:	ldr	w0, [x0, #528]
  416340:	cbz	w0, 41634c <error@@Base+0x2eb4>
  416344:	mov	w0, #0x1                   	// #1
  416348:	bl	415028 <error@@Base+0x1b90>
  41634c:	adrp	x0, 41d000 <winch@@Base+0x6c78>
  416350:	mov	x1, #0x0                   	// #0
  416354:	add	x0, x0, #0x80
  416358:	mov	w20, #0xffffffff            	// #-1
  41635c:	bl	413498 <error@@Base>
  416360:	b	416154 <error@@Base+0x2cbc>
  416364:	adrp	x0, 41d000 <winch@@Base+0x6c78>
  416368:	mov	x1, #0x0                   	// #0
  41636c:	add	x0, x0, #0x60
  416370:	mov	w20, #0xffffffff            	// #-1
  416374:	bl	413498 <error@@Base>
  416378:	b	416154 <error@@Base+0x2cbc>
  41637c:	mov	w20, #0xffffffff            	// #-1
  416380:	b	416154 <error@@Base+0x2cbc>
  416384:	nop

0000000000416388 <winch@@Base>:
  416388:	stp	x29, x30, [sp, #-16]!
  41638c:	adrp	x1, 416000 <error@@Base+0x2b68>
  416390:	mov	w0, #0x1c                  	// #28
  416394:	mov	x29, sp
  416398:	add	x1, x1, #0x388
  41639c:	bl	4018c0 <signal@plt>
  4163a0:	adrp	x1, 43b000 <PC+0x47b8>
  4163a4:	adrp	x2, 43b000 <PC+0x47b8>
  4163a8:	ldr	w0, [x1, #696]
  4163ac:	ldr	w2, [x2, #648]
  4163b0:	orr	w0, w0, #0x4
  4163b4:	str	w0, [x1, #696]
  4163b8:	cbnz	w2, 4163c4 <winch@@Base+0x3c>
  4163bc:	ldp	x29, x30, [sp], #16
  4163c0:	ret
  4163c4:	ldp	x29, x30, [sp], #16
  4163c8:	b	412e48 <clear@@Base+0xf988>
  4163cc:	nop
  4163d0:	stp	x29, x30, [sp, #-16]!
  4163d4:	adrp	x1, 416000 <error@@Base+0x2b68>
  4163d8:	mov	w0, #0x14                  	// #20
  4163dc:	mov	x29, sp
  4163e0:	add	x1, x1, #0x3d0
  4163e4:	bl	4018c0 <signal@plt>
  4163e8:	adrp	x1, 43b000 <PC+0x47b8>
  4163ec:	adrp	x2, 43b000 <PC+0x47b8>
  4163f0:	ldr	w0, [x1, #696]
  4163f4:	ldr	w2, [x2, #648]
  4163f8:	orr	w0, w0, #0x2
  4163fc:	str	w0, [x1, #696]
  416400:	cbnz	w2, 41640c <winch@@Base+0x84>
  416404:	ldp	x29, x30, [sp], #16
  416408:	ret
  41640c:	ldp	x29, x30, [sp], #16
  416410:	b	412e48 <clear@@Base+0xf988>
  416414:	nop
  416418:	mov	w0, #0xf                   	// #15
  41641c:	b	402170 <setlocale@plt+0x550>
  416420:	stp	x29, x30, [sp, #-16]!
  416424:	mov	x29, sp
  416428:	bl	4034a0 <setlocale@plt+0x1880>
  41642c:	adrp	x1, 416000 <error@@Base+0x2b68>
  416430:	mov	w0, #0x2                   	// #2
  416434:	add	x1, x1, #0x420
  416438:	bl	4018c0 <signal@plt>
  41643c:	adrp	x1, 43b000 <PC+0x47b8>
  416440:	adrp	x2, 43b000 <PC+0x47b8>
  416444:	ldr	w0, [x1, #696]
  416448:	ldr	w2, [x2, #648]
  41644c:	orr	w0, w0, #0x1
  416450:	str	w0, [x1, #696]
  416454:	cbnz	w2, 416460 <winch@@Base+0xd8>
  416458:	ldp	x29, x30, [sp], #16
  41645c:	ret
  416460:	ldp	x29, x30, [sp], #16
  416464:	b	412e48 <clear@@Base+0xf988>
  416468:	stp	x29, x30, [sp, #-16]!
  41646c:	mov	x29, sp
  416470:	cbz	w0, 4164c4 <winch@@Base+0x13c>
  416474:	adrp	x1, 416000 <error@@Base+0x2b68>
  416478:	mov	w0, #0x2                   	// #2
  41647c:	add	x1, x1, #0x420
  416480:	bl	4018c0 <signal@plt>
  416484:	mov	w0, #0x14                  	// #20
  416488:	adrp	x1, 416000 <error@@Base+0x2b68>
  41648c:	add	x1, x1, #0x3d0
  416490:	bl	4018c0 <signal@plt>
  416494:	mov	w0, #0x1c                  	// #28
  416498:	adrp	x1, 416000 <error@@Base+0x2b68>
  41649c:	add	x1, x1, #0x388
  4164a0:	bl	4018c0 <signal@plt>
  4164a4:	mov	x1, #0x1                   	// #1
  4164a8:	mov	w0, #0x3                   	// #3
  4164ac:	bl	4018c0 <signal@plt>
  4164b0:	ldp	x29, x30, [sp], #16
  4164b4:	adrp	x1, 416000 <error@@Base+0x2b68>
  4164b8:	mov	w0, #0xf                   	// #15
  4164bc:	add	x1, x1, #0x418
  4164c0:	b	4018c0 <signal@plt>
  4164c4:	mov	x1, #0x0                   	// #0
  4164c8:	mov	w0, #0x2                   	// #2
  4164cc:	bl	4018c0 <signal@plt>
  4164d0:	mov	x1, #0x0                   	// #0
  4164d4:	mov	w0, #0x14                  	// #20
  4164d8:	bl	4018c0 <signal@plt>
  4164dc:	mov	x1, #0x1                   	// #1
  4164e0:	mov	w0, #0x1c                  	// #28
  4164e4:	bl	4018c0 <signal@plt>
  4164e8:	mov	x1, #0x0                   	// #0
  4164ec:	mov	w0, #0x3                   	// #3
  4164f0:	bl	4018c0 <signal@plt>
  4164f4:	ldp	x29, x30, [sp], #16
  4164f8:	mov	x1, #0x0                   	// #0
  4164fc:	mov	w0, #0xf                   	// #15
  416500:	b	4018c0 <signal@plt>
  416504:	nop
  416508:	stp	x29, x30, [sp, #-64]!
  41650c:	adrp	x0, 43b000 <PC+0x47b8>
  416510:	mov	x29, sp
  416514:	stp	x19, x20, [sp, #16]
  416518:	ldr	w19, [x0, #696]
  41651c:	cbz	w19, 41653c <winch@@Base+0x1b4>
  416520:	str	wzr, [x0, #696]
  416524:	tbnz	w19, #1, 416548 <winch@@Base+0x1c0>
  416528:	tbnz	w19, #2, 41662c <winch@@Base+0x2a4>
  41652c:	tbz	w19, #0, 41653c <winch@@Base+0x1b4>
  416530:	adrp	x0, 43b000 <PC+0x47b8>
  416534:	ldr	w0, [x0, #608]
  416538:	cbnz	w0, 41661c <winch@@Base+0x294>
  41653c:	ldp	x19, x20, [sp, #16]
  416540:	ldp	x29, x30, [sp], #64
  416544:	ret
  416548:	mov	x1, #0x1                   	// #1
  41654c:	mov	w0, #0x16                  	// #22
  416550:	stp	x21, x22, [sp, #32]
  416554:	adrp	x20, 43b000 <PC+0x47b8>
  416558:	orr	w19, w19, #0x4
  41655c:	stp	x23, x24, [sp, #48]
  416560:	bl	4018c0 <signal@plt>
  416564:	bl	403690 <clear@@Base+0x1d0>
  416568:	bl	403318 <setlocale@plt+0x16f8>
  41656c:	bl	412f88 <clear@@Base+0xfac8>
  416570:	mov	w0, #0x0                   	// #0
  416574:	bl	4025f8 <setlocale@plt+0x9d8>
  416578:	mov	x1, #0x0                   	// #0
  41657c:	mov	w0, #0x16                  	// #22
  416580:	bl	4018c0 <signal@plt>
  416584:	mov	x1, #0x0                   	// #0
  416588:	mov	w0, #0x14                  	// #20
  41658c:	bl	4018c0 <signal@plt>
  416590:	bl	4018f0 <getpid@plt>
  416594:	mov	w1, #0x14                  	// #20
  416598:	bl	401840 <kill@plt>
  41659c:	mov	w0, #0x14                  	// #20
  4165a0:	adrp	x1, 416000 <error@@Base+0x2b68>
  4165a4:	add	x1, x1, #0x3d0
  4165a8:	bl	4018c0 <signal@plt>
  4165ac:	mov	w0, #0x1                   	// #1
  4165b0:	bl	4025f8 <setlocale@plt+0x9d8>
  4165b4:	bl	4031f0 <setlocale@plt+0x15d0>
  4165b8:	mov	w0, #0x1                   	// #1
  4165bc:	str	w0, [x20, #468]
  4165c0:	adrp	x22, 43b000 <PC+0x47b8>
  4165c4:	adrp	x21, 43b000 <PC+0x47b8>
  4165c8:	ldr	w23, [x22, #396]
  4165cc:	ldr	w24, [x21, #384]
  4165d0:	bl	402aa8 <setlocale@plt+0xe88>
  4165d4:	ldr	w0, [x22, #396]
  4165d8:	cmp	w0, w23
  4165dc:	ldr	w0, [x21, #384]
  4165e0:	b.ne	4165ec <winch@@Base+0x264>  // b.any
  4165e4:	cmp	w0, w24
  4165e8:	b.eq	416608 <winch@@Base+0x280>  // b.none
  4165ec:	add	w0, w0, #0x1
  4165f0:	adrp	x1, 43b000 <PC+0x47b8>
  4165f4:	add	w0, w0, w0, lsr #31
  4165f8:	asr	w0, w0, #1
  4165fc:	str	w0, [x1, #360]
  416600:	bl	411268 <clear@@Base+0xdda8>
  416604:	bl	411430 <clear@@Base+0xdf70>
  416608:	mov	w0, #0x1                   	// #1
  41660c:	str	w0, [x20, #468]
  416610:	ldp	x21, x22, [sp, #32]
  416614:	ldp	x23, x24, [sp, #48]
  416618:	b	41652c <winch@@Base+0x1a4>
  41661c:	ldp	x19, x20, [sp, #16]
  416620:	mov	w0, #0x2                   	// #2
  416624:	ldp	x29, x30, [sp], #64
  416628:	b	402170 <setlocale@plt+0x550>
  41662c:	adrp	x20, 43b000 <PC+0x47b8>
  416630:	stp	x21, x22, [sp, #32]
  416634:	stp	x23, x24, [sp, #48]
  416638:	b	4165c0 <winch@@Base+0x238>
  41663c:	nop
  416640:	stp	x29, x30, [sp, #-64]!
  416644:	adrp	x2, 43b000 <PC+0x47b8>
  416648:	mov	x29, sp
  41664c:	str	x23, [sp, #48]
  416650:	ldr	x23, [x2, #280]
  416654:	stp	x21, x22, [sp, #32]
  416658:	mov	x21, x1
  41665c:	stp	x19, x20, [sp, #16]
  416660:	mov	x20, x0
  416664:	ldr	x22, [x23, #32]
  416668:	mov	x0, x22
  41666c:	bl	4017b0 <strlen@plt>
  416670:	mov	x19, x0
  416674:	mov	x1, x20
  416678:	mov	x0, x22
  41667c:	sxtw	x19, w19
  416680:	mov	x2, x19
  416684:	bl	401960 <strncmp@plt>
  416688:	cbnz	w0, 4166cc <winch@@Base+0x344>
  41668c:	ldrb	w1, [x23, #40]
  416690:	cbz	w1, 4166a4 <winch@@Base+0x31c>
  416694:	ldrb	w1, [x20, x19]
  416698:	cmp	w1, #0x0
  41669c:	ccmp	w1, #0xd, #0x4, ne  // ne = any
  4166a0:	b.ne	4166d0 <winch@@Base+0x348>  // b.any
  4166a4:	mov	x0, x21
  4166a8:	bl	410098 <clear@@Base+0xcbd8>
  4166ac:	mov	x1, x0
  4166b0:	str	x1, [x23, #24]
  4166b4:	mov	w0, #0x1                   	// #1
  4166b8:	ldp	x19, x20, [sp, #16]
  4166bc:	ldp	x21, x22, [sp, #32]
  4166c0:	ldr	x23, [sp, #48]
  4166c4:	ldp	x29, x30, [sp], #64
  4166c8:	ret
  4166cc:	mov	w0, #0x0                   	// #0
  4166d0:	ldp	x19, x20, [sp, #16]
  4166d4:	ldp	x21, x22, [sp, #32]
  4166d8:	ldr	x23, [sp, #48]
  4166dc:	ldp	x29, x30, [sp], #64
  4166e0:	ret
  4166e4:	nop
  4166e8:	stp	x29, x30, [sp, #-64]!
  4166ec:	mov	x29, sp
  4166f0:	stp	x19, x20, [sp, #16]
  4166f4:	mov	x20, x2
  4166f8:	stp	x21, x22, [sp, #32]
  4166fc:	mov	w22, w3
  416700:	mov	x21, x0
  416704:	mov	w0, #0x30                  	// #48
  416708:	str	x23, [sp, #48]
  41670c:	mov	x23, x1
  416710:	mov	w1, #0x1                   	// #1
  416714:	bl	4021e8 <setlocale@plt+0x5c8>
  416718:	mov	x19, x0
  41671c:	mov	x0, x21
  416720:	bl	4017b0 <strlen@plt>
  416724:	mov	w1, #0x1                   	// #1
  416728:	add	w0, w0, #0x1
  41672c:	bl	4021e8 <setlocale@plt+0x5c8>
  416730:	str	x0, [x19, #16]
  416734:	mov	x1, x21
  416738:	bl	401ac0 <strcpy@plt>
  41673c:	str	x23, [x19, #24]
  416740:	strb	w22, [x19, #40]
  416744:	cbz	x20, 416780 <winch@@Base+0x3f8>
  416748:	mov	x0, x20
  41674c:	bl	4017b0 <strlen@plt>
  416750:	mov	w1, #0x1                   	// #1
  416754:	add	w0, w0, w1
  416758:	bl	4021e8 <setlocale@plt+0x5c8>
  41675c:	str	x0, [x19, #32]
  416760:	mov	x1, x20
  416764:	bl	401ac0 <strcpy@plt>
  416768:	mov	x0, x19
  41676c:	ldp	x19, x20, [sp, #16]
  416770:	ldp	x21, x22, [sp, #32]
  416774:	ldr	x23, [sp, #48]
  416778:	ldp	x29, x30, [sp], #64
  41677c:	ret
  416780:	str	xzr, [x19, #32]
  416784:	mov	x0, x19
  416788:	ldp	x19, x20, [sp, #16]
  41678c:	ldp	x21, x22, [sp, #32]
  416790:	ldr	x23, [sp, #48]
  416794:	ldp	x29, x30, [sp], #64
  416798:	ret
  41679c:	nop
  4167a0:	stp	x29, x30, [sp, #-32]!
  4167a4:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  4167a8:	mov	x29, sp
  4167ac:	stp	x19, x20, [sp, #16]
  4167b0:	add	x20, x0, #0x810
  4167b4:	ldr	x19, [x0, #2064]
  4167b8:	cmp	x19, x20
  4167bc:	b.eq	4167f0 <winch@@Base+0x468>  // b.none
  4167c0:	ldp	x2, x1, [x19]
  4167c4:	ldr	x0, [x19, #16]
  4167c8:	str	x1, [x2, #8]
  4167cc:	str	x2, [x1]
  4167d0:	bl	401a90 <free@plt>
  4167d4:	ldr	x0, [x19, #32]
  4167d8:	bl	401a90 <free@plt>
  4167dc:	mov	x0, x19
  4167e0:	bl	401a90 <free@plt>
  4167e4:	ldr	x19, [x20]
  4167e8:	cmp	x19, x20
  4167ec:	b.ne	4167c0 <winch@@Base+0x438>  // b.any
  4167f0:	adrp	x1, 43b000 <PC+0x47b8>
  4167f4:	add	x0, x1, #0x118
  4167f8:	ldp	x19, x20, [sp, #16]
  4167fc:	str	xzr, [x1, #280]
  416800:	stp	wzr, wzr, [x0, #8]
  416804:	ldp	x29, x30, [sp], #32
  416808:	ret
  41680c:	nop
  416810:	sub	sp, sp, #0x470
  416814:	stp	x29, x30, [sp]
  416818:	mov	x29, sp
  41681c:	stp	x23, x24, [sp, #48]
  416820:	stp	x25, x26, [sp, #64]
  416824:	adrp	x25, 436000 <winch@@Base+0x1fc78>
  416828:	add	x24, x25, #0x810
  41682c:	stp	x19, x20, [sp, #16]
  416830:	mov	x20, x0
  416834:	ldr	x0, [x24, #16]
  416838:	bl	40b4e8 <clear@@Base+0x8028>
  41683c:	str	x0, [sp, #104]
  416840:	adrp	x1, 41c000 <winch@@Base+0x5c78>
  416844:	add	x1, x1, #0x908
  416848:	bl	401910 <fopen@plt>
  41684c:	mov	x19, x0
  416850:	ldr	x0, [sp, #104]
  416854:	bl	401a90 <free@plt>
  416858:	mov	w0, #0x1                   	// #1
  41685c:	cbz	x19, 4169c0 <winch@@Base+0x638>
  416860:	adrp	x26, 43b000 <PC+0x47b8>
  416864:	add	x23, x26, #0x118
  416868:	stp	x21, x22, [sp, #32]
  41686c:	str	x27, [sp, #80]
  416870:	bl	4167a0 <winch@@Base+0x418>
  416874:	mov	x0, x20
  416878:	str	wzr, [x23, #12]
  41687c:	bl	4017b0 <strlen@plt>
  416880:	sxtw	x21, w0
  416884:	add	x1, sp, #0x70
  416888:	add	x22, x1, w0, sxtw
  41688c:	nop
  416890:	mov	x2, x19
  416894:	add	x0, sp, #0x70
  416898:	mov	w1, #0x400                 	// #1024
  41689c:	bl	401bf0 <fgets@plt>
  4168a0:	cbz	x0, 416990 <winch@@Base+0x608>
  4168a4:	ldrb	w0, [sp, #112]
  4168a8:	cmp	w0, #0x21
  4168ac:	b.eq	416890 <winch@@Base+0x508>  // b.none
  4168b0:	mov	x2, x21
  4168b4:	add	x1, sp, #0x70
  4168b8:	mov	x0, x20
  4168bc:	bl	401960 <strncmp@plt>
  4168c0:	cbnz	w0, 416890 <winch@@Base+0x508>
  4168c4:	add	x0, sp, #0x70
  4168c8:	ldrb	w0, [x0, x21]
  4168cc:	cmp	w0, #0x20
  4168d0:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  4168d4:	b.ne	416890 <winch@@Base+0x508>  // b.any
  4168d8:	mov	x0, x22
  4168dc:	bl	4020a8 <setlocale@plt+0x488>
  4168e0:	str	x0, [sp, #104]
  4168e4:	mov	x27, x0
  4168e8:	ldrb	w0, [x0]
  4168ec:	cbz	w0, 416890 <winch@@Base+0x508>
  4168f0:	cmp	w0, #0x20
  4168f4:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  4168f8:	b.eq	416a74 <winch@@Base+0x6ec>  // b.none
  4168fc:	add	x1, x27, #0x1
  416900:	str	x1, [sp, #104]
  416904:	mov	x0, x1
  416908:	ldrb	w2, [x1], #1
  41690c:	ands	w3, w2, #0xffffffdf
  416910:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  416914:	b.ne	416900 <winch@@Base+0x578>  // b.any
  416918:	add	x1, x0, #0x1
  41691c:	str	x1, [sp, #104]
  416920:	strb	wzr, [x0]
  416924:	ldr	x0, [sp, #104]
  416928:	bl	4020a8 <setlocale@plt+0x488>
  41692c:	str	x0, [sp, #104]
  416930:	ldrb	w0, [x0]
  416934:	cbz	w0, 416890 <winch@@Base+0x508>
  416938:	add	x2, sp, #0x64
  41693c:	add	x0, sp, #0x68
  416940:	mov	x1, #0x0                   	// #0
  416944:	bl	411f48 <clear@@Base+0xea88>
  416948:	ldr	w3, [sp, #100]
  41694c:	cbnz	w3, 4169f8 <winch@@Base+0x670>
  416950:	sxtw	x1, w0
  416954:	mov	x2, #0x0                   	// #0
  416958:	mov	x0, x27
  41695c:	bl	4166e8 <winch@@Base+0x360>
  416960:	ldr	x2, [x24, #8]
  416964:	stp	x24, x2, [x0]
  416968:	ldr	w1, [x23, #12]
  41696c:	str	x0, [x2]
  416970:	add	w1, w1, #0x1
  416974:	mov	x2, x19
  416978:	str	x0, [x24, #8]
  41697c:	add	x0, sp, #0x70
  416980:	str	w1, [x23, #12]
  416984:	mov	w1, #0x400                 	// #1024
  416988:	bl	401bf0 <fgets@plt>
  41698c:	cbnz	x0, 4168a4 <winch@@Base+0x51c>
  416990:	mov	x0, x19
  416994:	bl	4018d0 <fclose@plt>
  416998:	ldr	w1, [x23, #12]
  41699c:	mov	w0, #0x2                   	// #2
  4169a0:	cbz	w1, 4169d8 <winch@@Base+0x650>
  4169a4:	ldp	x21, x22, [sp, #32]
  4169a8:	mov	w1, #0x1                   	// #1
  4169ac:	ldr	x0, [x25, #2064]
  4169b0:	str	x0, [x26, #280]
  4169b4:	ldr	x27, [sp, #80]
  4169b8:	mov	w0, #0x0                   	// #0
  4169bc:	str	w1, [x23, #8]
  4169c0:	ldp	x29, x30, [sp]
  4169c4:	ldp	x19, x20, [sp, #16]
  4169c8:	ldp	x23, x24, [sp, #48]
  4169cc:	ldp	x25, x26, [sp, #64]
  4169d0:	add	sp, sp, #0x470
  4169d4:	ret
  4169d8:	ldp	x29, x30, [sp]
  4169dc:	ldp	x19, x20, [sp, #16]
  4169e0:	ldp	x21, x22, [sp, #32]
  4169e4:	ldp	x23, x24, [sp, #48]
  4169e8:	ldp	x25, x26, [sp, #64]
  4169ec:	ldr	x27, [sp, #80]
  4169f0:	add	sp, sp, #0x470
  4169f4:	ret
  4169f8:	ldr	x0, [sp, #104]
  4169fc:	add	x2, x0, #0x1
  416a00:	str	x2, [sp, #104]
  416a04:	ldrb	w1, [x0, #1]
  416a08:	ldrb	w3, [x0]
  416a0c:	cmp	w1, #0x5e
  416a10:	b.ne	416a20 <winch@@Base+0x698>  // b.any
  416a14:	add	x2, x0, #0x2
  416a18:	str	x2, [sp, #104]
  416a1c:	ldrb	w1, [x0, #2]
  416a20:	cmp	w1, #0x0
  416a24:	mov	x4, x2
  416a28:	ccmp	w3, w1, #0x4, ne  // ne = any
  416a2c:	b.eq	416a54 <winch@@Base+0x6cc>  // b.none
  416a30:	ldr	x0, [sp, #104]
  416a34:	cmp	w1, #0x5c
  416a38:	csinc	x0, x0, x4, ne  // ne = any
  416a3c:	add	x4, x0, #0x1
  416a40:	str	x4, [sp, #104]
  416a44:	ldrb	w1, [x0, #1]
  416a48:	cmp	w1, #0x0
  416a4c:	ccmp	w3, w1, #0x4, ne  // ne = any
  416a50:	b.ne	416a30 <winch@@Base+0x6a8>  // b.any
  416a54:	ldurb	w0, [x4, #-1]
  416a58:	cmp	w0, #0x24
  416a5c:	cset	w3, eq  // eq = none
  416a60:	b.eq	416a7c <winch@@Base+0x6f4>  // b.none
  416a64:	ldr	x4, [sp, #104]
  416a68:	mov	x1, #0x0                   	// #0
  416a6c:	strb	wzr, [x4]
  416a70:	b	416958 <winch@@Base+0x5d0>
  416a74:	mov	x0, x27
  416a78:	b	416918 <winch@@Base+0x590>
  416a7c:	sub	x4, x4, #0x1
  416a80:	str	x4, [sp, #104]
  416a84:	b	416a68 <winch@@Base+0x6e0>
  416a88:	stp	x29, x30, [sp, #-336]!
  416a8c:	cmp	x0, #0x0
  416a90:	ccmp	w1, #0x1, #0x4, eq  // eq = none
  416a94:	mov	x29, sp
  416a98:	stp	x21, x22, [sp, #32]
  416a9c:	b.eq	416ab4 <winch@@Base+0x72c>  // b.none
  416aa0:	mov	w22, #0x1                   	// #1
  416aa4:	mov	w0, w22
  416aa8:	ldp	x21, x22, [sp, #32]
  416aac:	ldp	x29, x30, [sp], #336
  416ab0:	ret
  416ab4:	stp	x23, x24, [sp, #48]
  416ab8:	stp	x25, x26, [sp, #64]
  416abc:	adrp	x26, 43b000 <PC+0x47b8>
  416ac0:	add	x24, x26, #0x118
  416ac4:	stp	x19, x20, [sp, #16]
  416ac8:	mov	w19, w1
  416acc:	mov	x20, x0
  416ad0:	bl	4167a0 <winch@@Base+0x418>
  416ad4:	str	wzr, [x24, #12]
  416ad8:	cmp	w19, #0x1
  416adc:	b.ne	416d68 <winch@@Base+0x9e0>  // b.any
  416ae0:	adrp	x2, 436000 <winch@@Base+0x1fc78>
  416ae4:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  416ae8:	add	x0, x0, #0x810
  416aec:	ldr	x21, [x2, #2112]
  416af0:	add	x1, x0, #0x18
  416af4:	str	x1, [x0, #16]
  416af8:	add	x22, sp, #0x50
  416afc:	cbz	x21, 416c80 <winch@@Base+0x8f8>
  416b00:	adrp	x25, 43b000 <PC+0x47b8>
  416b04:	adrp	x23, 436000 <winch@@Base+0x1fc78>
  416b08:	add	x25, x25, #0x2b8
  416b0c:	add	x23, x23, #0x810
  416b10:	mov	x2, x21
  416b14:	mov	x0, x22
  416b18:	mov	w1, #0x100                 	// #256
  416b1c:	bl	401bf0 <fgets@plt>
  416b20:	cbz	x0, 416c60 <winch@@Base+0x8d8>
  416b24:	ldr	w0, [x25]
  416b28:	cbnz	w0, 416e3c <winch@@Base+0xab4>
  416b2c:	mov	x0, x22
  416b30:	bl	4017b0 <strlen@plt>
  416b34:	cbz	x0, 416cc0 <winch@@Base+0x938>
  416b38:	sub	w0, w0, #0x1
  416b3c:	ldrb	w1, [x22, w0, sxtw]
  416b40:	cmp	w1, #0xa
  416b44:	b.ne	416cc0 <winch@@Base+0x938>  // b.any
  416b48:	strb	wzr, [x22, w0, sxtw]
  416b4c:	ldrb	w20, [sp, #80]
  416b50:	cbz	w20, 416c60 <winch@@Base+0x8d8>
  416b54:	bl	401a70 <__ctype_b_loc@plt>
  416b58:	mov	x19, x22
  416b5c:	ldr	x0, [x0]
  416b60:	b	416b68 <winch@@Base+0x7e0>
  416b64:	cbz	w20, 416c60 <winch@@Base+0x8d8>
  416b68:	ubfiz	x1, x20, #1, #8
  416b6c:	mov	x2, x19
  416b70:	ldrb	w20, [x19, #1]!
  416b74:	ldrh	w1, [x0, x1]
  416b78:	tbz	w1, #13, 416b64 <winch@@Base+0x7dc>
  416b7c:	strb	wzr, [x2]
  416b80:	cbnz	w20, 416b90 <winch@@Base+0x808>
  416b84:	b	416c60 <winch@@Base+0x8d8>
  416b88:	ldrb	w20, [x19, #1]!
  416b8c:	cbz	w20, 416c60 <winch@@Base+0x8d8>
  416b90:	ubfiz	x20, x20, #1, #8
  416b94:	ldrh	w2, [x0, x20]
  416b98:	tbnz	w2, #13, 416b88 <winch@@Base+0x800>
  416b9c:	ldrb	w1, [x19]
  416ba0:	tbnz	w2, #11, 416be4 <winch@@Base+0x85c>
  416ba4:	cbnz	w1, 416bb4 <winch@@Base+0x82c>
  416ba8:	b	416c60 <winch@@Base+0x8d8>
  416bac:	ldrb	w1, [x19, #1]!
  416bb0:	cbz	w1, 416c60 <winch@@Base+0x8d8>
  416bb4:	ubfiz	x1, x1, #1, #8
  416bb8:	ldrh	w1, [x0, x1]
  416bbc:	tbz	w1, #13, 416bac <winch@@Base+0x824>
  416bc0:	ldrb	w1, [x19]
  416bc4:	cbnz	w1, 416bd4 <winch@@Base+0x84c>
  416bc8:	b	416c60 <winch@@Base+0x8d8>
  416bcc:	ldrb	w1, [x19, #1]!
  416bd0:	cbz	w1, 416c60 <winch@@Base+0x8d8>
  416bd4:	ubfiz	x1, x1, #1, #8
  416bd8:	ldrh	w1, [x0, x1]
  416bdc:	tbnz	w1, #13, 416bcc <winch@@Base+0x844>
  416be0:	ldrb	w1, [x19]
  416be4:	ubfiz	x2, x1, #1, #8
  416be8:	ldrh	w3, [x0, x2]
  416bec:	tbz	w3, #11, 416c60 <winch@@Base+0x8d8>
  416bf0:	cbz	w1, 416c60 <winch@@Base+0x8d8>
  416bf4:	mov	x2, x19
  416bf8:	b	416c0c <winch@@Base+0x884>
  416bfc:	mov	x2, x20
  416c00:	ubfiz	x3, x1, #1, #8
  416c04:	cbz	w1, 416c60 <winch@@Base+0x8d8>
  416c08:	ldrh	w3, [x0, x3]
  416c0c:	ldrb	w1, [x2, #1]
  416c10:	add	x20, x2, #0x1
  416c14:	tbz	w3, #13, 416bfc <winch@@Base+0x874>
  416c18:	strb	wzr, [x2]
  416c1c:	cbnz	w1, 416c2c <winch@@Base+0x8a4>
  416c20:	b	416c60 <winch@@Base+0x8d8>
  416c24:	ldrb	w1, [x20, #1]!
  416c28:	cbz	w1, 416c60 <winch@@Base+0x8d8>
  416c2c:	ubfiz	x1, x1, #1, #8
  416c30:	ldrh	w1, [x0, x1]
  416c34:	tbnz	w1, #13, 416c24 <winch@@Base+0x89c>
  416c38:	ldrb	w1, [x20]
  416c3c:	cbz	w1, 416c60 <winch@@Base+0x8d8>
  416c40:	mov	x2, x20
  416c44:	nop
  416c48:	ubfiz	x1, x1, #1, #8
  416c4c:	ldrh	w1, [x0, x1]
  416c50:	tbnz	w1, #13, 416cec <winch@@Base+0x964>
  416c54:	ldrb	w1, [x2, #1]!
  416c58:	cbnz	w1, 416c48 <winch@@Base+0x8c0>
  416c5c:	nop
  416c60:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  416c64:	ldr	x0, [x0, #2112]
  416c68:	cmp	x0, x21
  416c6c:	b.eq	416c80 <winch@@Base+0x8f8>  // b.none
  416c70:	mov	x0, x21
  416c74:	bl	401b90 <pclose@plt>
  416c78:	cbnz	w0, 416e78 <winch@@Base+0xaf0>
  416c7c:	nop
  416c80:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  416c84:	add	x1, x0, #0x810
  416c88:	ldr	x0, [x0, #2064]
  416c8c:	cmp	x0, x1
  416c90:	b.eq	416ee4 <winch@@Base+0xb5c>  // b.none
  416c94:	str	x0, [x26, #280]
  416c98:	mov	w0, #0x1                   	// #1
  416c9c:	str	w0, [x24, #8]
  416ca0:	mov	w22, #0x0                   	// #0
  416ca4:	mov	w0, w22
  416ca8:	ldp	x19, x20, [sp, #16]
  416cac:	ldp	x21, x22, [sp, #32]
  416cb0:	ldp	x23, x24, [sp, #48]
  416cb4:	ldp	x25, x26, [sp, #64]
  416cb8:	ldp	x29, x30, [sp], #336
  416cbc:	ret
  416cc0:	mov	x0, x21
  416cc4:	bl	401980 <fgetc@plt>
  416cc8:	cmp	w0, #0xa
  416ccc:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  416cd0:	b.eq	416b4c <winch@@Base+0x7c4>  // b.none
  416cd4:	mov	x0, x21
  416cd8:	bl	401980 <fgetc@plt>
  416cdc:	cmp	w0, #0xa
  416ce0:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  416ce4:	b.ne	416cc0 <winch@@Base+0x938>  // b.any
  416ce8:	b	416b4c <winch@@Base+0x7c4>
  416cec:	strb	wzr, [x2]
  416cf0:	ldrb	w0, [sp, #80]
  416cf4:	cbz	w0, 416c60 <winch@@Base+0x8d8>
  416cf8:	ldrb	w0, [x19]
  416cfc:	cbz	w0, 416c60 <winch@@Base+0x8d8>
  416d00:	ldrb	w0, [x20]
  416d04:	cbz	w0, 416c60 <winch@@Base+0x8d8>
  416d08:	mov	x0, x19
  416d0c:	mov	w2, #0xa                   	// #10
  416d10:	mov	x1, #0x0                   	// #0
  416d14:	bl	401a80 <strtol@plt>
  416d18:	cmp	w0, #0x0
  416d1c:	b.le	416c60 <winch@@Base+0x8d8>
  416d20:	mov	x1, #0x0                   	// #0
  416d24:	mov	w2, #0xa                   	// #10
  416d28:	mov	x0, x19
  416d2c:	bl	401a80 <strtol@plt>
  416d30:	mov	x1, x0
  416d34:	mov	x2, #0x0                   	// #0
  416d38:	mov	x0, x20
  416d3c:	mov	w3, #0x0                   	// #0
  416d40:	sxtw	x1, w1
  416d44:	bl	4166e8 <winch@@Base+0x360>
  416d48:	ldr	x2, [x23, #8]
  416d4c:	stp	x23, x2, [x0]
  416d50:	ldr	w1, [x24, #12]
  416d54:	str	x0, [x2]
  416d58:	add	w1, w1, #0x1
  416d5c:	str	x0, [x23, #8]
  416d60:	str	w1, [x24, #12]
  416d64:	b	416b10 <winch@@Base+0x788>
  416d68:	adrp	x0, 41d000 <winch@@Base+0x6c78>
  416d6c:	add	x0, x0, #0x98
  416d70:	bl	40a208 <clear@@Base+0x6d48>
  416d74:	mov	x21, x0
  416d78:	bl	40a288 <clear@@Base+0x6dc8>
  416d7c:	cbnz	w0, 416e2c <winch@@Base+0xaa4>
  416d80:	sub	w19, w19, #0x2
  416d84:	mov	w22, #0x3                   	// #3
  416d88:	cmp	w19, w22
  416d8c:	b.hi	416e50 <winch@@Base+0xac8>  // b.pmore
  416d90:	adrp	x1, 41d000 <winch@@Base+0x6c78>
  416d94:	add	x1, x1, #0x138
  416d98:	mov	x0, x20
  416d9c:	ldr	x23, [x1, w19, uxtw #3]
  416da0:	bl	40b668 <clear@@Base+0x81a8>
  416da4:	mov	x19, x0
  416da8:	mov	x0, x21
  416dac:	cbz	x19, 416e94 <winch@@Base+0xb0c>
  416db0:	bl	4017b0 <strlen@plt>
  416db4:	mov	x22, x0
  416db8:	mov	x0, x23
  416dbc:	bl	4017b0 <strlen@plt>
  416dc0:	mov	x25, x0
  416dc4:	mov	x0, x19
  416dc8:	add	w22, w22, w25
  416dcc:	bl	4017b0 <strlen@plt>
  416dd0:	add	w0, w0, #0x5
  416dd4:	mov	w1, #0x1                   	// #1
  416dd8:	add	w0, w0, w22
  416ddc:	bl	4021e8 <setlocale@plt+0x5c8>
  416de0:	mov	x3, x23
  416de4:	mov	x2, x21
  416de8:	mov	x22, x0
  416dec:	mov	x4, x19
  416df0:	adrp	x1, 41d000 <winch@@Base+0x6c78>
  416df4:	add	x1, x1, #0xa8
  416df8:	bl	401820 <sprintf@plt>
  416dfc:	cmp	x20, x19
  416e00:	b.eq	416e0c <winch@@Base+0xa84>  // b.none
  416e04:	mov	x0, x19
  416e08:	bl	401a90 <free@plt>
  416e0c:	adrp	x1, 41c000 <winch@@Base+0x5c78>
  416e10:	add	x1, x1, #0x908
  416e14:	mov	x0, x22
  416e18:	bl	401940 <popen@plt>
  416e1c:	mov	x21, x0
  416e20:	mov	x0, x22
  416e24:	bl	401a90 <free@plt>
  416e28:	b	416af8 <winch@@Base+0x770>
  416e2c:	ldp	x19, x20, [sp, #16]
  416e30:	ldp	x23, x24, [sp, #48]
  416e34:	ldp	x25, x26, [sp, #64]
  416e38:	b	416aa0 <winch@@Base+0x718>
  416e3c:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  416e40:	mov	w22, #0x4                   	// #4
  416e44:	ldr	x0, [x0, #2112]
  416e48:	cmp	x0, x21
  416e4c:	b.ne	416e60 <winch@@Base+0xad8>  // b.any
  416e50:	ldp	x19, x20, [sp, #16]
  416e54:	ldp	x23, x24, [sp, #48]
  416e58:	ldp	x25, x26, [sp, #64]
  416e5c:	b	416aa4 <winch@@Base+0x71c>
  416e60:	mov	x0, x21
  416e64:	bl	401b90 <pclose@plt>
  416e68:	ldp	x19, x20, [sp, #16]
  416e6c:	ldp	x23, x24, [sp, #48]
  416e70:	ldp	x25, x26, [sp, #64]
  416e74:	b	416aa4 <winch@@Base+0x71c>
  416e78:	str	xzr, [x26, #280]
  416e7c:	mov	w22, #0x1                   	// #1
  416e80:	stp	wzr, wzr, [x24, #8]
  416e84:	ldp	x19, x20, [sp, #16]
  416e88:	ldp	x23, x24, [sp, #48]
  416e8c:	ldp	x25, x26, [sp, #64]
  416e90:	b	416aa4 <winch@@Base+0x71c>
  416e94:	bl	4017b0 <strlen@plt>
  416e98:	mov	x22, x0
  416e9c:	mov	x0, x23
  416ea0:	bl	4017b0 <strlen@plt>
  416ea4:	mov	x19, x0
  416ea8:	mov	x0, x20
  416eac:	add	w19, w19, w22
  416eb0:	bl	4017b0 <strlen@plt>
  416eb4:	add	w0, w0, #0x5
  416eb8:	mov	w1, #0x1                   	// #1
  416ebc:	add	w0, w0, w19
  416ec0:	bl	4021e8 <setlocale@plt+0x5c8>
  416ec4:	mov	x4, x20
  416ec8:	mov	x3, x23
  416ecc:	mov	x2, x21
  416ed0:	mov	x22, x0
  416ed4:	adrp	x1, 41d000 <winch@@Base+0x6c78>
  416ed8:	add	x1, x1, #0xa8
  416edc:	bl	401820 <sprintf@plt>
  416ee0:	b	416e0c <winch@@Base+0xa84>
  416ee4:	mov	w22, #0x2                   	// #2
  416ee8:	ldp	x19, x20, [sp, #16]
  416eec:	ldp	x23, x24, [sp, #48]
  416ef0:	ldp	x25, x26, [sp, #64]
  416ef4:	b	416aa4 <winch@@Base+0x71c>
  416ef8:	stp	x29, x30, [sp, #-32]!
  416efc:	adrp	x0, 436000 <winch@@Base+0x1fc78>
  416f00:	adrp	x1, 41d000 <winch@@Base+0x6c78>
  416f04:	mov	x29, sp
  416f08:	str	x19, [sp, #16]
  416f0c:	add	x1, x1, #0xb8
  416f10:	ldr	x19, [x0, #2080]
  416f14:	mov	x0, x19
  416f18:	bl	401a60 <strcmp@plt>
  416f1c:	cbz	w0, 416f9c <winch@@Base+0xc14>
  416f20:	mov	x0, x19
  416f24:	adrp	x1, 41d000 <winch@@Base+0x6c78>
  416f28:	add	x1, x1, #0xc0
  416f2c:	bl	401a60 <strcmp@plt>
  416f30:	mov	w1, #0x3                   	// #3
  416f34:	cbz	w0, 416f8c <winch@@Base+0xc04>
  416f38:	mov	x0, x19
  416f3c:	adrp	x1, 41d000 <winch@@Base+0x6c78>
  416f40:	add	x1, x1, #0xc8
  416f44:	bl	401a60 <strcmp@plt>
  416f48:	mov	w1, #0x4                   	// #4
  416f4c:	cbz	w0, 416f8c <winch@@Base+0xc04>
  416f50:	mov	x0, x19
  416f54:	adrp	x1, 41d000 <winch@@Base+0x6c78>
  416f58:	add	x1, x1, #0xd0
  416f5c:	bl	401a60 <strcmp@plt>
  416f60:	mov	w1, #0x5                   	// #5
  416f64:	cbz	w0, 416f8c <winch@@Base+0xc04>
  416f68:	ldrb	w0, [x19]
  416f6c:	cmp	w0, #0x2d
  416f70:	b.eq	416fb0 <winch@@Base+0xc28>  // b.none
  416f74:	mov	x0, x19
  416f78:	mov	w1, #0x0                   	// #0
  416f7c:	bl	401930 <open@plt>
  416f80:	tbnz	w0, #31, 416f9c <winch@@Base+0xc14>
  416f84:	bl	401a20 <close@plt>
  416f88:	mov	w1, #0x0                   	// #0
  416f8c:	mov	w0, w1
  416f90:	ldr	x19, [sp, #16]
  416f94:	ldp	x29, x30, [sp], #32
  416f98:	ret
  416f9c:	mov	w1, #0x2                   	// #2
  416fa0:	mov	w0, w1
  416fa4:	ldr	x19, [sp, #16]
  416fa8:	ldp	x29, x30, [sp], #32
  416fac:	ret
  416fb0:	ldrb	w0, [x19, #1]
  416fb4:	mov	w1, #0x1                   	// #1
  416fb8:	cbnz	w0, 416f74 <winch@@Base+0xbec>
  416fbc:	mov	w0, w1
  416fc0:	ldr	x19, [sp, #16]
  416fc4:	ldp	x29, x30, [sp], #32
  416fc8:	ret
  416fcc:	nop
  416fd0:	stp	x29, x30, [sp, #-32]!
  416fd4:	mov	x29, sp
  416fd8:	str	x19, [sp, #16]
  416fdc:	mov	x19, x0
  416fe0:	bl	416ef8 <winch@@Base+0xb70>
  416fe4:	cbnz	w0, 417014 <winch@@Base+0xc8c>
  416fe8:	mov	x0, x19
  416fec:	bl	416810 <winch@@Base+0x488>
  416ff0:	cmp	w0, #0x2
  416ff4:	b.eq	417028 <winch@@Base+0xca0>  // b.none
  416ff8:	cmp	w0, #0x3
  416ffc:	b.eq	417058 <winch@@Base+0xcd0>  // b.none
  417000:	cmp	w0, #0x1
  417004:	b.eq	417040 <winch@@Base+0xcb8>  // b.none
  417008:	ldr	x19, [sp, #16]
  41700c:	ldp	x29, x30, [sp], #32
  417010:	ret
  417014:	mov	w1, w0
  417018:	mov	x0, x19
  41701c:	bl	416a88 <winch@@Base+0x700>
  417020:	cmp	w0, #0x2
  417024:	b.ne	416ff8 <winch@@Base+0xc70>  // b.any
  417028:	ldr	x19, [sp, #16]
  41702c:	adrp	x0, 41d000 <winch@@Base+0x6c78>
  417030:	ldp	x29, x30, [sp], #32
  417034:	add	x0, x0, #0xe8
  417038:	mov	x1, #0x0                   	// #0
  41703c:	b	413498 <error@@Base>
  417040:	ldr	x19, [sp, #16]
  417044:	adrp	x0, 41d000 <winch@@Base+0x6c78>
  417048:	ldp	x29, x30, [sp], #32
  41704c:	add	x0, x0, #0xd8
  417050:	mov	x1, #0x0                   	// #0
  417054:	b	413498 <error@@Base>
  417058:	ldr	x19, [sp, #16]
  41705c:	adrp	x0, 41d000 <winch@@Base+0x6c78>
  417060:	ldp	x29, x30, [sp], #32
  417064:	add	x0, x0, #0x108
  417068:	mov	x1, #0x0                   	// #0
  41706c:	b	413498 <error@@Base>
  417070:	stp	x29, x30, [sp, #-96]!
  417074:	adrp	x0, 43b000 <PC+0x47b8>
  417078:	mov	x29, sp
  41707c:	ldr	x0, [x0, #280]
  417080:	stp	x19, x20, [sp, #16]
  417084:	cbz	x0, 417234 <winch@@Base+0xeac>
  417088:	ldr	x19, [x0, #24]
  41708c:	cbnz	x19, 417130 <winch@@Base+0xda8>
  417090:	stp	x25, x26, [sp, #64]
  417094:	adrp	x26, 43b000 <PC+0x47b8>
  417098:	mov	x0, #0x0                   	// #0
  41709c:	stp	x21, x22, [sp, #32]
  4170a0:	bl	410098 <clear@@Base+0xcbd8>
  4170a4:	ldr	w1, [x26, #696]
  4170a8:	mov	x21, x0
  4170ac:	tst	x1, #0x3
  4170b0:	b.ne	4171b8 <winch@@Base+0xe30>  // b.any
  4170b4:	adrp	x25, 43b000 <PC+0x47b8>
  4170b8:	add	x25, x25, #0x1fc
  4170bc:	stp	x23, x24, [sp, #48]
  4170c0:	adrp	x24, 43b000 <PC+0x47b8>
  4170c4:	add	x24, x24, #0x258
  4170c8:	mov	x0, x19
  4170cc:	add	x2, sp, #0x54
  4170d0:	add	x1, sp, #0x58
  4170d4:	bl	40f8f0 <clear@@Base+0xc430>
  4170d8:	cmp	x21, #0x0
  4170dc:	mov	x20, x19
  4170e0:	cinc	x21, x21, ne  // ne = any
  4170e4:	mov	x19, x0
  4170e8:	cmn	x0, #0x1
  4170ec:	b.eq	417210 <winch@@Base+0xe88>  // b.none
  4170f0:	ldr	w0, [x25]
  4170f4:	cbnz	w0, 4171d4 <winch@@Base+0xe4c>
  4170f8:	ldr	w0, [x24]
  4170fc:	mov	x1, x20
  417100:	cmp	w0, #0x2
  417104:	b.eq	41714c <winch@@Base+0xdc4>  // b.none
  417108:	ldr	x0, [sp, #88]
  41710c:	bl	416640 <winch@@Base+0x2b8>
  417110:	cbz	w0, 4171a8 <winch@@Base+0xe20>
  417114:	ldp	x21, x22, [sp, #32]
  417118:	ldp	x23, x24, [sp, #48]
  41711c:	ldp	x25, x26, [sp, #64]
  417120:	mov	x0, x20
  417124:	ldp	x19, x20, [sp, #16]
  417128:	ldp	x29, x30, [sp], #96
  41712c:	ret
  417130:	mov	x0, x19
  417134:	bl	4100c8 <clear@@Base+0xcc08>
  417138:	mov	x20, x0
  41713c:	mov	x0, x20
  417140:	ldp	x19, x20, [sp, #16]
  417144:	ldp	x29, x30, [sp], #96
  417148:	ret
  41714c:	ldr	w0, [sp, #84]
  417150:	mov	w1, #0x8                   	// #8
  417154:	bl	409738 <clear@@Base+0x6278>
  417158:	mov	w22, w0
  41715c:	bl	409758 <clear@@Base+0x6298>
  417160:	mov	x23, x0
  417164:	mov	w1, w22
  417168:	mov	w0, #0x1                   	// #1
  41716c:	bl	4021e8 <setlocale@plt+0x5c8>
  417170:	mov	x22, x0
  417174:	ldr	x1, [sp, #88]
  417178:	mov	x2, x23
  41717c:	add	x3, sp, #0x54
  417180:	mov	w4, #0x8                   	// #8
  417184:	bl	4097a8 <clear@@Base+0x62e8>
  417188:	mov	x1, x20
  41718c:	mov	x0, x22
  417190:	bl	416640 <winch@@Base+0x2b8>
  417194:	cbnz	w0, 4171e4 <winch@@Base+0xe5c>
  417198:	mov	x0, x23
  41719c:	bl	401a90 <free@plt>
  4171a0:	mov	x0, x22
  4171a4:	bl	401a90 <free@plt>
  4171a8:	ldr	w0, [x26, #696]
  4171ac:	tst	x0, #0x3
  4171b0:	b.eq	4170c8 <winch@@Base+0xd40>  // b.none
  4171b4:	ldp	x23, x24, [sp, #48]
  4171b8:	mov	x20, #0xffffffffffffffff    	// #-1
  4171bc:	mov	x0, x20
  4171c0:	ldp	x19, x20, [sp, #16]
  4171c4:	ldp	x21, x22, [sp, #32]
  4171c8:	ldp	x25, x26, [sp, #64]
  4171cc:	ldp	x29, x30, [sp], #96
  4171d0:	ret
  4171d4:	mov	x1, x19
  4171d8:	mov	x0, x21
  4171dc:	bl	40fd08 <clear@@Base+0xc848>
  4171e0:	b	4170f8 <winch@@Base+0xd70>
  4171e4:	mov	x0, x23
  4171e8:	bl	401a90 <free@plt>
  4171ec:	mov	x0, x22
  4171f0:	bl	401a90 <free@plt>
  4171f4:	mov	x0, x20
  4171f8:	ldp	x19, x20, [sp, #16]
  4171fc:	ldp	x21, x22, [sp, #32]
  417200:	ldp	x23, x24, [sp, #48]
  417204:	ldp	x25, x26, [sp, #64]
  417208:	ldp	x29, x30, [sp], #96
  41720c:	ret
  417210:	mov	x20, x0
  417214:	mov	x1, #0x0                   	// #0
  417218:	adrp	x0, 41d000 <winch@@Base+0x6c78>
  41721c:	add	x0, x0, #0x120
  417220:	bl	413498 <error@@Base>
  417224:	ldp	x21, x22, [sp, #32]
  417228:	ldp	x23, x24, [sp, #48]
  41722c:	ldp	x25, x26, [sp, #64]
  417230:	b	417120 <winch@@Base+0xd98>
  417234:	mov	x20, #0xffffffffffffffff    	// #-1
  417238:	b	417120 <winch@@Base+0xd98>
  41723c:	nop
  417240:	cmp	w0, #0x0
  417244:	sub	w1, w0, #0x1
  417248:	b.le	4172b0 <winch@@Base+0xf28>
  41724c:	adrp	x7, 43b000 <PC+0x47b8>
  417250:	add	x8, x7, #0x118
  417254:	adrp	x5, 436000 <winch@@Base+0x1fc78>
  417258:	add	x5, x5, #0x810
  41725c:	ldr	x3, [x7, #280]
  417260:	mov	w6, #0x0                   	// #0
  417264:	ldr	w4, [x8, #8]
  417268:	cbz	x3, 4172a8 <winch@@Base+0xf20>
  41726c:	ldr	x2, [x3]
  417270:	mov	x0, #0x0                   	// #0
  417274:	cmp	x2, x5
  417278:	b.eq	41728c <winch@@Base+0xf04>  // b.none
  41727c:	ldr	x0, [x2, #16]
  417280:	add	w4, w4, #0x1
  417284:	mov	x3, x2
  417288:	mov	w6, #0x1                   	// #1
  41728c:	sub	w1, w1, #0x1
  417290:	cmn	w1, #0x1
  417294:	b.ne	417268 <winch@@Base+0xee0>  // b.any
  417298:	cbz	w6, 4172a4 <winch@@Base+0xf1c>
  41729c:	str	x3, [x7, #280]
  4172a0:	str	w4, [x8, #8]
  4172a4:	ret
  4172a8:	mov	x0, #0x0                   	// #0
  4172ac:	b	41728c <winch@@Base+0xf04>
  4172b0:	mov	x0, #0x0                   	// #0
  4172b4:	ret
  4172b8:	cmp	w0, #0x0
  4172bc:	sub	w1, w0, #0x1
  4172c0:	b.le	417328 <winch@@Base+0xfa0>
  4172c4:	adrp	x7, 43b000 <PC+0x47b8>
  4172c8:	add	x8, x7, #0x118
  4172cc:	adrp	x5, 436000 <winch@@Base+0x1fc78>
  4172d0:	add	x5, x5, #0x810
  4172d4:	ldr	x3, [x7, #280]
  4172d8:	mov	w6, #0x0                   	// #0
  4172dc:	ldr	w4, [x8, #8]
  4172e0:	cbz	x3, 417320 <winch@@Base+0xf98>
  4172e4:	ldr	x2, [x3, #8]
  4172e8:	mov	x0, #0x0                   	// #0
  4172ec:	cmp	x2, x5
  4172f0:	b.eq	417304 <winch@@Base+0xf7c>  // b.none
  4172f4:	ldr	x0, [x2, #16]
  4172f8:	sub	w4, w4, #0x1
  4172fc:	mov	x3, x2
  417300:	mov	w6, #0x1                   	// #1
  417304:	sub	w1, w1, #0x1
  417308:	cmn	w1, #0x1
  41730c:	b.ne	4172e0 <winch@@Base+0xf58>  // b.any
  417310:	cbz	w6, 41731c <winch@@Base+0xf94>
  417314:	str	x3, [x7, #280]
  417318:	str	w4, [x8, #8]
  41731c:	ret
  417320:	mov	x0, #0x0                   	// #0
  417324:	b	417304 <winch@@Base+0xf7c>
  417328:	mov	x0, #0x0                   	// #0
  41732c:	ret
  417330:	adrp	x0, 43b000 <PC+0x47b8>
  417334:	ldr	w0, [x0, #292]
  417338:	ret
  41733c:	nop
  417340:	adrp	x0, 43b000 <PC+0x47b8>
  417344:	ldr	w0, [x0, #288]
  417348:	ret
  41734c:	nop
  417350:	adrp	x0, 43b000 <PC+0x47b8>
  417354:	ldr	x0, [x0, #280]
  417358:	cbz	x0, 417364 <winch@@Base+0xfdc>
  41735c:	ldr	x0, [x0, #16]
  417360:	b	40af18 <clear@@Base+0x7a58>
  417364:	mov	w0, #0x1                   	// #1
  417368:	ret
  41736c:	nop
  417370:	stp	x29, x30, [sp, #-16]!
  417374:	adrp	x0, 41b000 <winch@@Base+0x4c78>
  417378:	mov	w1, #0x0                   	// #0
  41737c:	mov	x29, sp
  417380:	add	x0, x0, #0x970
  417384:	bl	401930 <open@plt>
  417388:	tbnz	w0, #31, 41739c <winch@@Base+0x1014>
  41738c:	adrp	x1, 43b000 <PC+0x47b8>
  417390:	ldp	x29, x30, [sp], #16
  417394:	str	w0, [x1, #700]
  417398:	ret
  41739c:	adrp	x0, 43b000 <PC+0x47b8>
  4173a0:	mov	w1, #0x2                   	// #2
  4173a4:	ldp	x29, x30, [sp], #16
  4173a8:	str	w1, [x0, #700]
  4173ac:	ret
  4173b0:	ret
  4173b4:	nop
  4173b8:	mov	w0, #0x1                   	// #1
  4173bc:	ret
  4173c0:	stp	x29, x30, [sp, #-48]!
  4173c4:	mov	x29, sp
  4173c8:	stp	x19, x20, [sp, #16]
  4173cc:	adrp	x19, 43b000 <PC+0x47b8>
  4173d0:	add	x19, x19, #0x2bc
  4173d4:	mov	w20, #0xe0                  	// #224
  4173d8:	ldr	w0, [x19]
  4173dc:	add	x1, sp, #0x2f
  4173e0:	mov	w2, #0x1                   	// #1
  4173e4:	bl	412d08 <clear@@Base+0xf848>
  4173e8:	cmn	w0, #0x2
  4173ec:	ldrb	w1, [sp, #47]
  4173f0:	b.eq	41740c <winch@@Base+0x1084>  // b.none
  4173f4:	tbnz	w0, #31, 417418 <winch@@Base+0x1090>
  4173f8:	cmp	w1, #0x0
  4173fc:	csel	w1, w1, w20, ne  // ne = any
  417400:	cmp	w0, #0x1
  417404:	b.ne	4173d8 <winch@@Base+0x1050>  // b.any
  417408:	mov	w0, w1
  41740c:	ldp	x19, x20, [sp, #16]
  417410:	ldp	x29, x30, [sp], #48
  417414:	ret
  417418:	mov	w0, #0x1                   	// #1
  41741c:	bl	402170 <setlocale@plt+0x550>
  417420:	b	4173d8 <winch@@Base+0x1050>
  417424:	nop
  417428:	stp	x29, x30, [sp, #-64]!
  41742c:	mov	x29, sp
  417430:	stp	x19, x20, [sp, #16]
  417434:	adrp	x20, 432000 <winch@@Base+0x1bc78>
  417438:	add	x20, x20, #0xde0
  41743c:	stp	x21, x22, [sp, #32]
  417440:	adrp	x21, 432000 <winch@@Base+0x1bc78>
  417444:	add	x21, x21, #0xdd8
  417448:	sub	x20, x20, x21
  41744c:	mov	w22, w0
  417450:	stp	x23, x24, [sp, #48]
  417454:	mov	x23, x1
  417458:	mov	x24, x2
  41745c:	bl	401760 <memcpy@plt-0x40>
  417460:	cmp	xzr, x20, asr #3
  417464:	b.eq	417490 <winch@@Base+0x1108>  // b.none
  417468:	asr	x20, x20, #3
  41746c:	mov	x19, #0x0                   	// #0
  417470:	ldr	x3, [x21, x19, lsl #3]
  417474:	mov	x2, x24
  417478:	add	x19, x19, #0x1
  41747c:	mov	x1, x23
  417480:	mov	w0, w22
  417484:	blr	x3
  417488:	cmp	x20, x19
  41748c:	b.ne	417470 <winch@@Base+0x10e8>  // b.any
  417490:	ldp	x19, x20, [sp, #16]
  417494:	ldp	x21, x22, [sp, #32]
  417498:	ldp	x23, x24, [sp, #48]
  41749c:	ldp	x29, x30, [sp], #64
  4174a0:	ret
  4174a4:	nop
  4174a8:	ret

Disassembly of section .fini:

00000000004174ac <.fini>:
  4174ac:	stp	x29, x30, [sp, #-16]!
  4174b0:	mov	x29, sp
  4174b4:	ldp	x29, x30, [sp], #16
  4174b8:	ret
