// Seed: 4123486137
module module_0;
  wire id_1;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    output wand id_2,
    output uwire id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wand id_6,
    input wand id_7,
    input wire id_8,
    input uwire id_9,
    input uwire id_10,
    input supply0 id_11,
    input wire id_12,
    output tri0 id_13,
    output wand id_14,
    output wand id_15,
    input tri0 id_16,
    output wire id_17,
    input supply0 id_18,
    input tri1 id_19,
    input uwire id_20,
    input tri0 id_21,
    output wor id_22,
    output tri0 id_23
);
  assign id_13 = id_21 - 1;
  wire  id_25;
  uwire id_26 = id_20 !== 1;
  assign id_13 = 1'h0;
  module_0();
endmodule
