var g_data = {"name":"mem_bfm.sv","src":"class mem_bfm;\n	mem_tx tx;\n	virtual mem_intrf vif;\n	task run();\n		vif=tb.pif;\n		forever begin\n			mem_comm::gen2bfm.get(tx);\n			drive_tx(tx);\n			tx.print(\"mem_bfm\");\n		end\n	endtask\n	task drive_tx(input mem_tx tx);\n		mem_comm::bfm_count++;\n		@(vif.bfm_mp.bfm_cb);\n		vif.bfm_mp.bfm_cb.wr_rd<=tx.wr_rd;\n		vif.bfm_mp.bfm_cb.addr<=tx.addr;\n		if(tx.wr_rd==1)vif.bfm_mp.bfm_cb.wdata<=tx.wdata;\n		else vif.bfm_mp.bfm_cb.wdata<=0;\n		vif.bfm_mp.bfm_cb.valid<=1;\n		wait(vif.bfm_mp.bfm_cb.ready==1);\n		if(tx.wr_rd==0)begin\n			@(vif.bfm_mp.bfm_cb);\n			tx.rdata=vif.bfm_mp.bfm_cb.rdata;\n		end\n		else tx.rdata=0;\n		@(vif.bfm_mp.bfm_cb)\n		vif.bfm_mp.bfm_cb.wr_rd<=0;\n		vif.bfm_mp.bfm_cb.addr<=0;\n		vif.bfm_mp.bfm_cb.wdata<=0;\n		vif.bfm_mp.bfm_cb.valid<=0;\n	endtask\nendclass\n","lang":"verilog"};
processSrcData(g_data);