# This is a complex Makefile that includes multiple rules and variables
# Set variables for compiler and flags
CC = gcc
CFLAGS = -Wall -g

# Create a separate rule for each object file
obj1 = file1.o
obj2 = file2.o
obj3 = file3.o

# Create a rule for main target
myProgram: $(obj1) $(obj2) $(obj3)
	$(CC) $(CFLAGS) -o myProgram $^

# Create a rule for the object files
%.o: %.c
	$(CC) $(CFLAGS) -c $<

# Define a phony target to clean the project
.PHONY: clean
clean:
 	rm -f myProgram $(obj1) $(obj2) $(obj3)