<stg><name>top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10</name>


<trans_list>

<trans id="199" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten15"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:5 %sext_ln92_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln92

]]></Node>
<StgValue><ssdm name="sext_ln92_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:6 %sext_ln92_cast = sext i62 %sext_ln92_read

]]></Node>
<StgValue><ssdm name="sext_ln92_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:24 %store_ln0 = store i15 0, i15 %indvar_flatten15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:25 %store_ln92 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:26 %store_ln95 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:27 %store_ln0 = store i17 0, i17 %empty_31

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:28 %store_ln0 = store i24 0, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:29 %br_ln0 = br void %for.body100

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.body100:0 %indvar_flatten15_load = load i15 %indvar_flatten15

]]></Node>
<StgValue><ssdm name="indvar_flatten15_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.body100:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body100:2 %icmp_ln92 = icmp_eq  i15 %indvar_flatten15_load, i15 16640

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body100:3 %add_ln92_1 = add i15 %indvar_flatten15_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln92_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body100:4 %br_ln92 = br i1 %icmp_ln92, void %for.inc120, void %for.end122.exitStub

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc120:2 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc120:3 %i_load = load i9 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc120:5 %add_ln92 = add i9 %i_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc120:8 %icmp_ln95 = icmp_eq  i7 %j_load, i7 65

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc120:9 %select_ln92 = select i1 %icmp_ln95, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln92"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc120:12 %select_ln92_3 = select i1 %icmp_ln95, i9 %add_ln92, i9 %i_load

]]></Node>
<StgValue><ssdm name="select_ln92_3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="9">
<![CDATA[
for.inc120:13 %trunc_ln101 = trunc i9 %select_ln92_3

]]></Node>
<StgValue><ssdm name="trunc_ln101"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
for.inc120:14 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln101, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="7">
<![CDATA[
for.inc120:15 %trunc_ln95 = trunc i7 %select_ln92

]]></Node>
<StgValue><ssdm name="trunc_ln95"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:17 %lshr_ln4 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln92, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="4">
<![CDATA[
for.inc120:18 %zext_ln95 = zext i4 %lshr_ln4

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="4">
<![CDATA[
for.inc120:19 %zext_ln101 = zext i4 %lshr_ln4

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc120:20 %add_ln101 = add i11 %tmp_s, i11 %zext_ln101

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="11">
<![CDATA[
for.inc120:21 %zext_ln101_1 = zext i11 %add_ln101

]]></Node>
<StgValue><ssdm name="zext_ln101_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:22 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:23 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:25 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:26 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:27 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:28 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:29 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc120:30 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %select_ln92, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="11">
<![CDATA[
for.inc120:31 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="11">
<![CDATA[
for.inc120:32 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="11">
<![CDATA[
for.inc120:33 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="11">
<![CDATA[
for.inc120:34 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="11">
<![CDATA[
for.inc120:35 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="11">
<![CDATA[
for.inc120:36 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="11">
<![CDATA[
for.inc120:37 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="11">
<![CDATA[
for.inc120:38 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:40 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:41 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:42 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:43 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:44 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:45 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:46 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:47 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="17" op_0_bw="3">
<![CDATA[
for.inc120:48 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="17" op_0_bw="3">
<![CDATA[
for.inc120:49 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="17" op_0_bw="3">
<![CDATA[
for.inc120:50 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="17" op_0_bw="3">
<![CDATA[
for.inc120:51 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="17" op_0_bw="3">
<![CDATA[
for.inc120:52 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="3">
<![CDATA[
for.inc120:53 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="17" op_0_bw="3">
<![CDATA[
for.inc120:54 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="17" op_0_bw="3">
<![CDATA[
for.inc120:55 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc120:59 %icmp_ln105 = icmp_eq  i7 %select_ln92, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc120:60 %br_ln105 = br i1 %icmp_ln105, void %fpga_resource_hint.if.then109.0, void %for.inc117

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc117:0 %add_ln95 = add i7 %select_ln92, i7 1

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc117:1 %store_ln92 = store i15 %add_ln92_1, i15 %indvar_flatten15

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc117:2 %store_ln92 = store i9 %select_ln92_3, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc117:3 %store_ln95 = store i7 %add_ln95, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.inc120:0 %p_load12 = load i24 %empty

]]></Node>
<StgValue><ssdm name="p_load12"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.inc120:1 %p_load = load i17 %empty_31

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc120:10 %select_ln92_1 = select i1 %icmp_ln95, i17 0, i17 %p_load

]]></Node>
<StgValue><ssdm name="select_ln92_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc120:11 %select_ln92_2 = select i1 %icmp_ln95, i24 0, i24 %p_load12

]]></Node>
<StgValue><ssdm name="select_ln92_2"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="11">
<![CDATA[
for.inc120:31 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="11">
<![CDATA[
for.inc120:32 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="11">
<![CDATA[
for.inc120:33 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="11">
<![CDATA[
for.inc120:34 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="11">
<![CDATA[
for.inc120:35 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="11">
<![CDATA[
for.inc120:36 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="11">
<![CDATA[
for.inc120:37 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="11">
<![CDATA[
for.inc120:38 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
for.inc120:39 %t_cur = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load, i3 1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load, i3 2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load, i3 3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load, i3 4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load, i3 5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load, i3 6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load, i3 7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load, i24 0, i3 %trunc_ln95

]]></Node>
<StgValue><ssdm name="t_cur"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="17" op_0_bw="3">
<![CDATA[
for.inc120:48 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="17" op_0_bw="3">
<![CDATA[
for.inc120:49 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="17" op_0_bw="3">
<![CDATA[
for.inc120:50 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="17" op_0_bw="3">
<![CDATA[
for.inc120:51 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="17" op_0_bw="3">
<![CDATA[
for.inc120:52 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="3">
<![CDATA[
for.inc120:53 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="17" op_0_bw="3">
<![CDATA[
for.inc120:54 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="17" op_0_bw="3">
<![CDATA[
for.inc120:55 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="17" op_1_bw="3" op_2_bw="17" op_3_bw="3" op_4_bw="17" op_5_bw="3" op_6_bw="17" op_7_bw="3" op_8_bw="17" op_9_bw="3" op_10_bw="17" op_11_bw="3" op_12_bw="17" op_13_bw="3" op_14_bw="17" op_15_bw="3" op_16_bw="17" op_17_bw="17" op_18_bw="3">
<![CDATA[
for.inc120:56 %s_cur = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.8i17.i17.i3, i3 0, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load, i3 1, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load, i3 2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load, i3 3, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load, i3 4, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load, i3 5, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load, i3 6, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load, i3 7, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load, i17 0, i3 %trunc_ln95

]]></Node>
<StgValue><ssdm name="s_cur"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc120:57 %t_cur_1 = select i1 %tmp, i24 0, i24 %t_cur

]]></Node>
<StgValue><ssdm name="t_cur_1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc120:58 %s_cur_1 = select i1 %tmp, i17 0, i17 %s_cur

]]></Node>
<StgValue><ssdm name="s_cur_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="41" op_0_bw="24">
<![CDATA[
fpga_resource_hint.if.then109.0:1 %sext_ln108 = sext i24 %select_ln92_2

]]></Node>
<StgValue><ssdm name="sext_ln108"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="41" op_0_bw="17">
<![CDATA[
fpga_resource_hint.if.then109.0:2 %sext_ln108_1 = sext i17 %select_ln92_1

]]></Node>
<StgValue><ssdm name="sext_ln108_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
fpga_resource_hint.if.then109.0:3 %mul_ln108 = mul i41 %sext_ln108, i41 %sext_ln108_1

]]></Node>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc117:4 %store_ln100 = store i17 %s_cur_1, i17 %empty_31

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc117:5 %store_ln100 = store i24 %t_cur_1, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
for.inc117:6 %br_ln95 = br void %for.body100

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="128" st_id="3" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
fpga_resource_hint.if.then109.0:3 %mul_ln108 = mul i41 %sext_ln108, i41 %sext_ln108_1

]]></Node>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="129" st_id="4" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
fpga_resource_hint.if.then109.0:3 %mul_ln108 = mul i41 %sext_ln108, i41 %sext_ln108_1

]]></Node>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="130" st_id="5" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
fpga_resource_hint.if.then109.0:3 %mul_ln108 = mul i41 %sext_ln108, i41 %sext_ln108_1

]]></Node>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="131" st_id="6" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
fpga_resource_hint.if.then109.0:3 %mul_ln108 = mul i41 %sext_ln108, i41 %sext_ln108_1

]]></Node>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="48" op_0_bw="41">
<![CDATA[
fpga_resource_hint.if.then109.0:4 %sext_ln107 = sext i41 %mul_ln108

]]></Node>
<StgValue><ssdm name="sext_ln107"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="41" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then109.0:5 %specfucore_ln107 = specfucore void @_ssdm_op_SpecFUCore, i41 %mul_ln108, i64 12, i64 3, i64 4

]]></Node>
<StgValue><ssdm name="specfucore_ln107"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then109.0:6 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln107, i32 47

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.then109.0:7 %trunc_ln6 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln108, i32 14, i32 37

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then109.0:8 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln107, i32 13

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then109.0:9 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln107, i32 37

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="1">
<![CDATA[
fpga_resource_hint.if.then109.0:10 %zext_ln108 = zext i1 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.if.then109.0:11 %add_ln108 = add i24 %trunc_ln6, i24 %zext_ln108

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then109.0:12 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln108, i32 23

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then109.0:13 %xor_ln108 = xor i1 %tmp_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln108"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then109.0:14 %and_ln108 = and i1 %tmp_3, i1 %xor_ln108

]]></Node>
<StgValue><ssdm name="and_ln108"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then109.0:15 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln107, i32 38

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="2" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.then109.0:16 %tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln108, i32 39, i32 40

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
fpga_resource_hint.if.then109.0:17 %icmp_ln108 = icmp_eq  i2 %tmp_6, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="3" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.then109.0:18 %tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln108, i32 38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.if.then109.0:19 %icmp_ln108_1 = icmp_eq  i3 %tmp_7, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln108_1"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.if.then109.0:20 %icmp_ln108_2 = icmp_eq  i3 %tmp_7, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln108_2"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.if.then109.0:21 %select_ln108 = select i1 %and_ln108, i1 %icmp_ln108_1, i1 %icmp_ln108_2

]]></Node>
<StgValue><ssdm name="select_ln108"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then109.0:22 %xor_ln108_1 = xor i1 %tmp_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln108_1"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then109.0:23 %and_ln108_1 = and i1 %icmp_ln108, i1 %xor_ln108_1

]]></Node>
<StgValue><ssdm name="and_ln108_1"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.if.then109.0:24 %select_ln108_1 = select i1 %and_ln108, i1 %and_ln108_1, i1 %icmp_ln108_1

]]></Node>
<StgValue><ssdm name="select_ln108_1"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then109.0:25 %and_ln108_2 = and i1 %and_ln108, i1 %icmp_ln108_1

]]></Node>
<StgValue><ssdm name="and_ln108_2"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then109.0:26 %xor_ln108_2 = xor i1 %select_ln108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln108_2"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then109.0:27 %or_ln108 = or i1 %tmp_4, i1 %xor_ln108_2

]]></Node>
<StgValue><ssdm name="or_ln108"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then109.0:28 %xor_ln108_3 = xor i1 %tmp_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln108_3"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then109.0:29 %and_ln108_3 = and i1 %or_ln108, i1 %xor_ln108_3

]]></Node>
<StgValue><ssdm name="and_ln108_3"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then109.0:30 %and_ln108_4 = and i1 %tmp_4, i1 %select_ln108_1

]]></Node>
<StgValue><ssdm name="and_ln108_4"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then109.0:31 %or_ln108_2 = or i1 %and_ln108_2, i1 %and_ln108_4

]]></Node>
<StgValue><ssdm name="or_ln108_2"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then109.0:32 %xor_ln108_4 = xor i1 %or_ln108_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln108_4"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then109.0:33 %and_ln108_5 = and i1 %tmp_1, i1 %xor_ln108_4

]]></Node>
<StgValue><ssdm name="and_ln108_5"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
fpga_resource_hint.if.then109.0:34 %select_ln108_2 = select i1 %and_ln108_3, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln108_2"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then109.0:35 %or_ln108_1 = or i1 %and_ln108_3, i1 %and_ln108_5

]]></Node>
<StgValue><ssdm name="or_ln108_1"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
fpga_resource_hint.if.then109.0:36 %select_ln108_3 = select i1 %or_ln108_1, i24 %select_ln108_2, i24 %add_ln108

]]></Node>
<StgValue><ssdm name="select_ln108_3"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0">
<![CDATA[
for.end122.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc120:4 %C_addr = getelementptr i32 %C, i64 %sext_ln92_cast

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc120:6 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_92_9_VITIS_LOOP_95_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc120:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16640, i64 16640, i64 16640

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc120:16 %specpipeline_ln96 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln96"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then109.0:0 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then109.0:37 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="24">
<![CDATA[
fpga_resource_hint.if.then109.0:38 %zext_ln109 = zext i24 %select_ln108_3

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
fpga_resource_hint.if.then109.0:39 %write_ln109 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %C_addr, i32 %zext_ln109, i4 15

]]></Node>
<StgValue><ssdm name="write_ln109"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.if.then109.0:40 %br_ln110 = br void %for.inc117

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="200" name="C" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="C"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="201" name="sext_ln92" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln92"/></StgValue>
</port>
<port id="202" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="203" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="204" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="205" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="206" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="207" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="208" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="209" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="210" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="211" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="212" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="213" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="214" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="215" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="216" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="217" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="219" from="StgValue_218" to="empty" fromId="218" toId="10">
</dataflow>
<dataflow id="220" from="StgValue_218" to="empty_31" fromId="218" toId="11">
</dataflow>
<dataflow id="221" from="StgValue_218" to="j" fromId="218" toId="12">
</dataflow>
<dataflow id="222" from="StgValue_218" to="i" fromId="218" toId="13">
</dataflow>
<dataflow id="223" from="StgValue_218" to="indvar_flatten15" fromId="218" toId="14">
</dataflow>
<dataflow id="225" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln92_read" fromId="224" toId="15">
</dataflow>
<dataflow id="226" from="sext_ln92" to="sext_ln92_read" fromId="201" toId="15">
</dataflow>
<dataflow id="227" from="sext_ln92_read" to="sext_ln92_cast" fromId="15" toId="16">
</dataflow>
<dataflow id="229" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="228" toId="17">
</dataflow>
<dataflow id="230" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7" to="specmemcore_ln0" fromId="210" toId="17">
</dataflow>
<dataflow id="232" from="StgValue_231" to="specmemcore_ln0" fromId="231" toId="17">
</dataflow>
<dataflow id="234" from="StgValue_233" to="specmemcore_ln0" fromId="233" toId="17">
</dataflow>
<dataflow id="236" from="StgValue_235" to="specmemcore_ln0" fromId="235" toId="17">
</dataflow>
<dataflow id="237" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="228" toId="18">
</dataflow>
<dataflow id="238" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6" to="specmemcore_ln0" fromId="211" toId="18">
</dataflow>
<dataflow id="239" from="StgValue_231" to="specmemcore_ln0" fromId="231" toId="18">
</dataflow>
<dataflow id="240" from="StgValue_233" to="specmemcore_ln0" fromId="233" toId="18">
</dataflow>
<dataflow id="241" from="StgValue_235" to="specmemcore_ln0" fromId="235" toId="18">
</dataflow>
<dataflow id="242" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="228" toId="19">
</dataflow>
<dataflow id="243" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5" to="specmemcore_ln0" fromId="212" toId="19">
</dataflow>
<dataflow id="244" from="StgValue_231" to="specmemcore_ln0" fromId="231" toId="19">
</dataflow>
<dataflow id="245" from="StgValue_233" to="specmemcore_ln0" fromId="233" toId="19">
</dataflow>
<dataflow id="246" from="StgValue_235" to="specmemcore_ln0" fromId="235" toId="19">
</dataflow>
<dataflow id="247" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="228" toId="20">
</dataflow>
<dataflow id="248" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4" to="specmemcore_ln0" fromId="213" toId="20">
</dataflow>
<dataflow id="249" from="StgValue_231" to="specmemcore_ln0" fromId="231" toId="20">
</dataflow>
<dataflow id="250" from="StgValue_233" to="specmemcore_ln0" fromId="233" toId="20">
</dataflow>
<dataflow id="251" from="StgValue_235" to="specmemcore_ln0" fromId="235" toId="20">
</dataflow>
<dataflow id="252" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="228" toId="21">
</dataflow>
<dataflow id="253" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3" to="specmemcore_ln0" fromId="214" toId="21">
</dataflow>
<dataflow id="254" from="StgValue_231" to="specmemcore_ln0" fromId="231" toId="21">
</dataflow>
<dataflow id="255" from="StgValue_233" to="specmemcore_ln0" fromId="233" toId="21">
</dataflow>
<dataflow id="256" from="StgValue_235" to="specmemcore_ln0" fromId="235" toId="21">
</dataflow>
<dataflow id="257" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="228" toId="22">
</dataflow>
<dataflow id="258" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2" to="specmemcore_ln0" fromId="215" toId="22">
</dataflow>
<dataflow id="259" from="StgValue_231" to="specmemcore_ln0" fromId="231" toId="22">
</dataflow>
<dataflow id="260" from="StgValue_233" to="specmemcore_ln0" fromId="233" toId="22">
</dataflow>
<dataflow id="261" from="StgValue_235" to="specmemcore_ln0" fromId="235" toId="22">
</dataflow>
<dataflow id="262" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="228" toId="23">
</dataflow>
<dataflow id="263" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1" to="specmemcore_ln0" fromId="216" toId="23">
</dataflow>
<dataflow id="264" from="StgValue_231" to="specmemcore_ln0" fromId="231" toId="23">
</dataflow>
<dataflow id="265" from="StgValue_233" to="specmemcore_ln0" fromId="233" toId="23">
</dataflow>
<dataflow id="266" from="StgValue_235" to="specmemcore_ln0" fromId="235" toId="23">
</dataflow>
<dataflow id="267" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="228" toId="24">
</dataflow>
<dataflow id="268" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem" to="specmemcore_ln0" fromId="217" toId="24">
</dataflow>
<dataflow id="269" from="StgValue_231" to="specmemcore_ln0" fromId="231" toId="24">
</dataflow>
<dataflow id="270" from="StgValue_233" to="specmemcore_ln0" fromId="233" toId="24">
</dataflow>
<dataflow id="271" from="StgValue_235" to="specmemcore_ln0" fromId="235" toId="24">
</dataflow>
<dataflow id="272" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="228" toId="25">
</dataflow>
<dataflow id="273" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7" to="specmemcore_ln0" fromId="202" toId="25">
</dataflow>
<dataflow id="274" from="StgValue_231" to="specmemcore_ln0" fromId="231" toId="25">
</dataflow>
<dataflow id="276" from="StgValue_275" to="specmemcore_ln0" fromId="275" toId="25">
</dataflow>
<dataflow id="277" from="StgValue_235" to="specmemcore_ln0" fromId="235" toId="25">
</dataflow>
<dataflow id="278" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="228" toId="26">
</dataflow>
<dataflow id="279" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1" to="specmemcore_ln0" fromId="203" toId="26">
</dataflow>
<dataflow id="280" from="StgValue_231" to="specmemcore_ln0" fromId="231" toId="26">
</dataflow>
<dataflow id="281" from="StgValue_275" to="specmemcore_ln0" fromId="275" toId="26">
</dataflow>
<dataflow id="282" from="StgValue_235" to="specmemcore_ln0" fromId="235" toId="26">
</dataflow>
<dataflow id="283" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="228" toId="27">
</dataflow>
<dataflow id="284" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp" to="specmemcore_ln0" fromId="204" toId="27">
</dataflow>
<dataflow id="285" from="StgValue_231" to="specmemcore_ln0" fromId="231" toId="27">
</dataflow>
<dataflow id="286" from="StgValue_275" to="specmemcore_ln0" fromId="275" toId="27">
</dataflow>
<dataflow id="287" from="StgValue_235" to="specmemcore_ln0" fromId="235" toId="27">
</dataflow>
<dataflow id="288" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="228" toId="28">
</dataflow>
<dataflow id="289" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6" to="specmemcore_ln0" fromId="205" toId="28">
</dataflow>
<dataflow id="290" from="StgValue_231" to="specmemcore_ln0" fromId="231" toId="28">
</dataflow>
<dataflow id="291" from="StgValue_275" to="specmemcore_ln0" fromId="275" toId="28">
</dataflow>
<dataflow id="292" from="StgValue_235" to="specmemcore_ln0" fromId="235" toId="28">
</dataflow>
<dataflow id="293" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="228" toId="29">
</dataflow>
<dataflow id="294" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5" to="specmemcore_ln0" fromId="206" toId="29">
</dataflow>
<dataflow id="295" from="StgValue_231" to="specmemcore_ln0" fromId="231" toId="29">
</dataflow>
<dataflow id="296" from="StgValue_275" to="specmemcore_ln0" fromId="275" toId="29">
</dataflow>
<dataflow id="297" from="StgValue_235" to="specmemcore_ln0" fromId="235" toId="29">
</dataflow>
<dataflow id="298" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="228" toId="30">
</dataflow>
<dataflow id="299" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4" to="specmemcore_ln0" fromId="207" toId="30">
</dataflow>
<dataflow id="300" from="StgValue_231" to="specmemcore_ln0" fromId="231" toId="30">
</dataflow>
<dataflow id="301" from="StgValue_275" to="specmemcore_ln0" fromId="275" toId="30">
</dataflow>
<dataflow id="302" from="StgValue_235" to="specmemcore_ln0" fromId="235" toId="30">
</dataflow>
<dataflow id="303" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="228" toId="31">
</dataflow>
<dataflow id="304" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3" to="specmemcore_ln0" fromId="208" toId="31">
</dataflow>
<dataflow id="305" from="StgValue_231" to="specmemcore_ln0" fromId="231" toId="31">
</dataflow>
<dataflow id="306" from="StgValue_275" to="specmemcore_ln0" fromId="275" toId="31">
</dataflow>
<dataflow id="307" from="StgValue_235" to="specmemcore_ln0" fromId="235" toId="31">
</dataflow>
<dataflow id="308" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="228" toId="32">
</dataflow>
<dataflow id="309" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2" to="specmemcore_ln0" fromId="209" toId="32">
</dataflow>
<dataflow id="310" from="StgValue_231" to="specmemcore_ln0" fromId="231" toId="32">
</dataflow>
<dataflow id="311" from="StgValue_275" to="specmemcore_ln0" fromId="275" toId="32">
</dataflow>
<dataflow id="312" from="StgValue_235" to="specmemcore_ln0" fromId="235" toId="32">
</dataflow>
<dataflow id="314" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="313" toId="33">
</dataflow>
<dataflow id="315" from="C" to="specinterface_ln0" fromId="200" toId="33">
</dataflow>
<dataflow id="317" from="empty_7" to="specinterface_ln0" fromId="316" toId="33">
</dataflow>
<dataflow id="319" from="StgValue_318" to="specinterface_ln0" fromId="318" toId="33">
</dataflow>
<dataflow id="320" from="StgValue_318" to="specinterface_ln0" fromId="318" toId="33">
</dataflow>
<dataflow id="322" from="empty_6" to="specinterface_ln0" fromId="321" toId="33">
</dataflow>
<dataflow id="323" from="StgValue_318" to="specinterface_ln0" fromId="318" toId="33">
</dataflow>
<dataflow id="324" from="StgValue_318" to="specinterface_ln0" fromId="318" toId="33">
</dataflow>
<dataflow id="326" from="empty_4" to="specinterface_ln0" fromId="325" toId="33">
</dataflow>
<dataflow id="328" from="empty_5" to="specinterface_ln0" fromId="327" toId="33">
</dataflow>
<dataflow id="329" from="empty_6" to="specinterface_ln0" fromId="321" toId="33">
</dataflow>
<dataflow id="331" from="StgValue_330" to="specinterface_ln0" fromId="330" toId="33">
</dataflow>
<dataflow id="332" from="StgValue_330" to="specinterface_ln0" fromId="330" toId="33">
</dataflow>
<dataflow id="333" from="StgValue_330" to="specinterface_ln0" fromId="330" toId="33">
</dataflow>
<dataflow id="334" from="StgValue_330" to="specinterface_ln0" fromId="330" toId="33">
</dataflow>
<dataflow id="335" from="empty_6" to="specinterface_ln0" fromId="321" toId="33">
</dataflow>
<dataflow id="336" from="empty_6" to="specinterface_ln0" fromId="321" toId="33">
</dataflow>
<dataflow id="338" from="StgValue_337" to="specinterface_ln0" fromId="337" toId="33">
</dataflow>
<dataflow id="339" from="StgValue_318" to="specinterface_ln0" fromId="318" toId="33">
</dataflow>
<dataflow id="340" from="StgValue_318" to="specinterface_ln0" fromId="318" toId="33">
</dataflow>
<dataflow id="342" from="StgValue_341" to="store_ln0" fromId="341" toId="34">
</dataflow>
<dataflow id="343" from="indvar_flatten15" to="store_ln0" fromId="14" toId="34">
</dataflow>
<dataflow id="345" from="StgValue_344" to="store_ln92" fromId="344" toId="35">
</dataflow>
<dataflow id="346" from="i" to="store_ln92" fromId="13" toId="35">
</dataflow>
<dataflow id="348" from="StgValue_347" to="store_ln95" fromId="347" toId="36">
</dataflow>
<dataflow id="349" from="j" to="store_ln95" fromId="12" toId="36">
</dataflow>
<dataflow id="351" from="StgValue_350" to="store_ln0" fromId="350" toId="37">
</dataflow>
<dataflow id="352" from="empty_31" to="store_ln0" fromId="11" toId="37">
</dataflow>
<dataflow id="354" from="StgValue_353" to="store_ln0" fromId="353" toId="38">
</dataflow>
<dataflow id="355" from="empty" to="store_ln0" fromId="10" toId="38">
</dataflow>
<dataflow id="356" from="indvar_flatten15" to="indvar_flatten15_load" fromId="14" toId="40">
</dataflow>
<dataflow id="358" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="357" toId="41">
</dataflow>
<dataflow id="359" from="C" to="specbitsmap_ln0" fromId="200" toId="41">
</dataflow>
<dataflow id="360" from="indvar_flatten15_load" to="icmp_ln92" fromId="40" toId="42">
</dataflow>
<dataflow id="362" from="StgValue_361" to="icmp_ln92" fromId="361" toId="42">
</dataflow>
<dataflow id="363" from="indvar_flatten15_load" to="add_ln92_1" fromId="40" toId="43">
</dataflow>
<dataflow id="365" from="StgValue_364" to="add_ln92_1" fromId="364" toId="43">
</dataflow>
<dataflow id="366" from="icmp_ln92" to="br_ln92" fromId="42" toId="44">
</dataflow>
<dataflow id="367" from="j" to="j_load" fromId="12" toId="45">
</dataflow>
<dataflow id="368" from="i" to="i_load" fromId="13" toId="46">
</dataflow>
<dataflow id="369" from="i_load" to="add_ln92" fromId="46" toId="47">
</dataflow>
<dataflow id="371" from="StgValue_370" to="add_ln92" fromId="370" toId="47">
</dataflow>
<dataflow id="372" from="j_load" to="icmp_ln95" fromId="45" toId="48">
</dataflow>
<dataflow id="374" from="StgValue_373" to="icmp_ln95" fromId="373" toId="48">
</dataflow>
<dataflow id="375" from="icmp_ln95" to="select_ln92" fromId="48" toId="49">
</dataflow>
<dataflow id="376" from="StgValue_347" to="select_ln92" fromId="347" toId="49">
</dataflow>
<dataflow id="377" from="j_load" to="select_ln92" fromId="45" toId="49">
</dataflow>
<dataflow id="378" from="icmp_ln95" to="select_ln92_3" fromId="48" toId="50">
</dataflow>
<dataflow id="379" from="add_ln92" to="select_ln92_3" fromId="47" toId="50">
</dataflow>
<dataflow id="380" from="i_load" to="select_ln92_3" fromId="46" toId="50">
</dataflow>
<dataflow id="381" from="select_ln92_3" to="trunc_ln101" fromId="50" toId="51">
</dataflow>
<dataflow id="383" from="_ssdm_op_BitConcatenate.i11.i8.i3" to="tmp_s" fromId="382" toId="52">
</dataflow>
<dataflow id="384" from="trunc_ln101" to="tmp_s" fromId="51" toId="52">
</dataflow>
<dataflow id="386" from="StgValue_385" to="tmp_s" fromId="385" toId="52">
</dataflow>
<dataflow id="387" from="select_ln92" to="trunc_ln95" fromId="49" toId="53">
</dataflow>
<dataflow id="389" from="_ssdm_op_PartSelect.i4.i7.i32.i32" to="lshr_ln4" fromId="388" toId="54">
</dataflow>
<dataflow id="390" from="select_ln92" to="lshr_ln4" fromId="49" toId="54">
</dataflow>
<dataflow id="392" from="StgValue_391" to="lshr_ln4" fromId="391" toId="54">
</dataflow>
<dataflow id="394" from="StgValue_393" to="lshr_ln4" fromId="393" toId="54">
</dataflow>
<dataflow id="395" from="lshr_ln4" to="zext_ln95" fromId="54" toId="55">
</dataflow>
<dataflow id="396" from="lshr_ln4" to="zext_ln101" fromId="54" toId="56">
</dataflow>
<dataflow id="397" from="tmp_s" to="add_ln101" fromId="52" toId="57">
</dataflow>
<dataflow id="398" from="zext_ln101" to="add_ln101" fromId="56" toId="57">
</dataflow>
<dataflow id="399" from="add_ln101" to="zext_ln101_1" fromId="57" toId="58">
</dataflow>
<dataflow id="400" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr" fromId="202" toId="59">
</dataflow>
<dataflow id="402" from="StgValue_401" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr" fromId="401" toId="59">
</dataflow>
<dataflow id="403" from="zext_ln101_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr" fromId="58" toId="59">
</dataflow>
<dataflow id="404" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr" fromId="205" toId="60">
</dataflow>
<dataflow id="405" from="StgValue_401" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr" fromId="401" toId="60">
</dataflow>
<dataflow id="406" from="zext_ln101_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr" fromId="58" toId="60">
</dataflow>
<dataflow id="407" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr" fromId="206" toId="61">
</dataflow>
<dataflow id="408" from="StgValue_401" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr" fromId="401" toId="61">
</dataflow>
<dataflow id="409" from="zext_ln101_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr" fromId="58" toId="61">
</dataflow>
<dataflow id="410" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr" fromId="207" toId="62">
</dataflow>
<dataflow id="411" from="StgValue_401" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr" fromId="401" toId="62">
</dataflow>
<dataflow id="412" from="zext_ln101_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr" fromId="58" toId="62">
</dataflow>
<dataflow id="413" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" fromId="208" toId="63">
</dataflow>
<dataflow id="414" from="StgValue_401" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" fromId="401" toId="63">
</dataflow>
<dataflow id="415" from="zext_ln101_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" fromId="58" toId="63">
</dataflow>
<dataflow id="416" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" fromId="209" toId="64">
</dataflow>
<dataflow id="417" from="StgValue_401" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" fromId="401" toId="64">
</dataflow>
<dataflow id="418" from="zext_ln101_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" fromId="58" toId="64">
</dataflow>
<dataflow id="419" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" fromId="203" toId="65">
</dataflow>
<dataflow id="420" from="StgValue_401" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" fromId="401" toId="65">
</dataflow>
<dataflow id="421" from="zext_ln101_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" fromId="58" toId="65">
</dataflow>
<dataflow id="422" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" fromId="204" toId="66">
</dataflow>
<dataflow id="423" from="StgValue_401" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" fromId="401" toId="66">
</dataflow>
<dataflow id="424" from="zext_ln101_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" fromId="58" toId="66">
</dataflow>
<dataflow id="426" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="425" toId="67">
</dataflow>
<dataflow id="427" from="select_ln92" to="tmp" fromId="49" toId="67">
</dataflow>
<dataflow id="428" from="StgValue_393" to="tmp" fromId="393" toId="67">
</dataflow>
<dataflow id="429" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load" fromId="59" toId="68">
</dataflow>
<dataflow id="430" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load" fromId="65" toId="69">
</dataflow>
<dataflow id="431" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load" fromId="66" toId="70">
</dataflow>
<dataflow id="432" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load" fromId="60" toId="71">
</dataflow>
<dataflow id="433" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load" fromId="61" toId="72">
</dataflow>
<dataflow id="434" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load" fromId="62" toId="73">
</dataflow>
<dataflow id="435" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load" fromId="63" toId="74">
</dataflow>
<dataflow id="436" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load" fromId="64" toId="75">
</dataflow>
<dataflow id="437" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" fromId="210" toId="76">
</dataflow>
<dataflow id="438" from="StgValue_401" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" fromId="401" toId="76">
</dataflow>
<dataflow id="439" from="zext_ln95" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" fromId="55" toId="76">
</dataflow>
<dataflow id="440" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" fromId="211" toId="77">
</dataflow>
<dataflow id="441" from="StgValue_401" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" fromId="401" toId="77">
</dataflow>
<dataflow id="442" from="zext_ln95" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" fromId="55" toId="77">
</dataflow>
<dataflow id="443" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" fromId="212" toId="78">
</dataflow>
<dataflow id="444" from="StgValue_401" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" fromId="401" toId="78">
</dataflow>
<dataflow id="445" from="zext_ln95" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" fromId="55" toId="78">
</dataflow>
<dataflow id="446" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" fromId="213" toId="79">
</dataflow>
<dataflow id="447" from="StgValue_401" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" fromId="401" toId="79">
</dataflow>
<dataflow id="448" from="zext_ln95" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" fromId="55" toId="79">
</dataflow>
<dataflow id="449" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" fromId="214" toId="80">
</dataflow>
<dataflow id="450" from="StgValue_401" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" fromId="401" toId="80">
</dataflow>
<dataflow id="451" from="zext_ln95" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" fromId="55" toId="80">
</dataflow>
<dataflow id="452" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" fromId="215" toId="81">
</dataflow>
<dataflow id="453" from="StgValue_401" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" fromId="401" toId="81">
</dataflow>
<dataflow id="454" from="zext_ln95" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" fromId="55" toId="81">
</dataflow>
<dataflow id="455" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" fromId="216" toId="82">
</dataflow>
<dataflow id="456" from="StgValue_401" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" fromId="401" toId="82">
</dataflow>
<dataflow id="457" from="zext_ln95" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" fromId="55" toId="82">
</dataflow>
<dataflow id="458" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" fromId="217" toId="83">
</dataflow>
<dataflow id="459" from="StgValue_401" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" fromId="401" toId="83">
</dataflow>
<dataflow id="460" from="zext_ln95" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" fromId="55" toId="83">
</dataflow>
<dataflow id="461" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load" fromId="76" toId="84">
</dataflow>
<dataflow id="462" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load" fromId="77" toId="85">
</dataflow>
<dataflow id="463" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load" fromId="78" toId="86">
</dataflow>
<dataflow id="464" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load" fromId="79" toId="87">
</dataflow>
<dataflow id="465" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load" fromId="80" toId="88">
</dataflow>
<dataflow id="466" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load" fromId="81" toId="89">
</dataflow>
<dataflow id="467" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load" fromId="82" toId="90">
</dataflow>
<dataflow id="468" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load" fromId="83" toId="91">
</dataflow>
<dataflow id="469" from="select_ln92" to="icmp_ln105" fromId="49" toId="92">
</dataflow>
<dataflow id="470" from="StgValue_347" to="icmp_ln105" fromId="347" toId="92">
</dataflow>
<dataflow id="471" from="icmp_ln105" to="br_ln105" fromId="92" toId="93">
</dataflow>
<dataflow id="472" from="select_ln92" to="add_ln95" fromId="49" toId="94">
</dataflow>
<dataflow id="474" from="StgValue_473" to="add_ln95" fromId="473" toId="94">
</dataflow>
<dataflow id="475" from="add_ln92_1" to="store_ln92" fromId="43" toId="95">
</dataflow>
<dataflow id="476" from="indvar_flatten15" to="store_ln92" fromId="14" toId="95">
</dataflow>
<dataflow id="477" from="select_ln92_3" to="store_ln92" fromId="50" toId="96">
</dataflow>
<dataflow id="478" from="i" to="store_ln92" fromId="13" toId="96">
</dataflow>
<dataflow id="479" from="add_ln95" to="store_ln95" fromId="94" toId="97">
</dataflow>
<dataflow id="480" from="j" to="store_ln95" fromId="12" toId="97">
</dataflow>
<dataflow id="481" from="empty" to="p_load12" fromId="10" toId="98">
</dataflow>
<dataflow id="482" from="empty_31" to="p_load" fromId="11" toId="99">
</dataflow>
<dataflow id="483" from="icmp_ln95" to="select_ln92_1" fromId="48" toId="100">
</dataflow>
<dataflow id="484" from="StgValue_350" to="select_ln92_1" fromId="350" toId="100">
</dataflow>
<dataflow id="485" from="p_load" to="select_ln92_1" fromId="99" toId="100">
</dataflow>
<dataflow id="486" from="icmp_ln95" to="select_ln92_2" fromId="48" toId="101">
</dataflow>
<dataflow id="487" from="StgValue_353" to="select_ln92_2" fromId="353" toId="101">
</dataflow>
<dataflow id="488" from="p_load12" to="select_ln92_2" fromId="98" toId="101">
</dataflow>
<dataflow id="489" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load" fromId="59" toId="102">
</dataflow>
<dataflow id="490" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load" fromId="65" toId="103">
</dataflow>
<dataflow id="491" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load" fromId="66" toId="104">
</dataflow>
<dataflow id="492" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load" fromId="60" toId="105">
</dataflow>
<dataflow id="493" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load" fromId="61" toId="106">
</dataflow>
<dataflow id="494" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load" fromId="62" toId="107">
</dataflow>
<dataflow id="495" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load" fromId="63" toId="108">
</dataflow>
<dataflow id="496" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load" fromId="64" toId="109">
</dataflow>
<dataflow id="498" from="_ssdm_op_SparseMux.ap_auto.8i24.i24.i3" to="t_cur" fromId="497" toId="110">
</dataflow>
<dataflow id="499" from="StgValue_385" to="t_cur" fromId="385" toId="110">
</dataflow>
<dataflow id="500" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load" to="t_cur" fromId="102" toId="110">
</dataflow>
<dataflow id="502" from="StgValue_501" to="t_cur" fromId="501" toId="110">
</dataflow>
<dataflow id="503" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load" to="t_cur" fromId="103" toId="110">
</dataflow>
<dataflow id="505" from="StgValue_504" to="t_cur" fromId="504" toId="110">
</dataflow>
<dataflow id="506" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load" to="t_cur" fromId="104" toId="110">
</dataflow>
<dataflow id="508" from="StgValue_507" to="t_cur" fromId="507" toId="110">
</dataflow>
<dataflow id="509" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load" to="t_cur" fromId="105" toId="110">
</dataflow>
<dataflow id="511" from="StgValue_510" to="t_cur" fromId="510" toId="110">
</dataflow>
<dataflow id="512" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load" to="t_cur" fromId="106" toId="110">
</dataflow>
<dataflow id="514" from="StgValue_513" to="t_cur" fromId="513" toId="110">
</dataflow>
<dataflow id="515" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load" to="t_cur" fromId="107" toId="110">
</dataflow>
<dataflow id="517" from="StgValue_516" to="t_cur" fromId="516" toId="110">
</dataflow>
<dataflow id="518" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load" to="t_cur" fromId="108" toId="110">
</dataflow>
<dataflow id="520" from="StgValue_519" to="t_cur" fromId="519" toId="110">
</dataflow>
<dataflow id="521" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load" to="t_cur" fromId="109" toId="110">
</dataflow>
<dataflow id="523" from="StgValue_522" to="t_cur" fromId="522" toId="110">
</dataflow>
<dataflow id="524" from="trunc_ln95" to="t_cur" fromId="53" toId="110">
</dataflow>
<dataflow id="525" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load" fromId="76" toId="111">
</dataflow>
<dataflow id="526" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load" fromId="77" toId="112">
</dataflow>
<dataflow id="527" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load" fromId="78" toId="113">
</dataflow>
<dataflow id="528" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load" fromId="79" toId="114">
</dataflow>
<dataflow id="529" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load" fromId="80" toId="115">
</dataflow>
<dataflow id="530" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load" fromId="81" toId="116">
</dataflow>
<dataflow id="531" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load" fromId="82" toId="117">
</dataflow>
<dataflow id="532" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load" fromId="83" toId="118">
</dataflow>
<dataflow id="534" from="_ssdm_op_SparseMux.ap_auto.8i17.i17.i3" to="s_cur" fromId="533" toId="119">
</dataflow>
<dataflow id="535" from="StgValue_385" to="s_cur" fromId="385" toId="119">
</dataflow>
<dataflow id="536" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load" to="s_cur" fromId="111" toId="119">
</dataflow>
<dataflow id="537" from="StgValue_501" to="s_cur" fromId="501" toId="119">
</dataflow>
<dataflow id="538" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load" to="s_cur" fromId="112" toId="119">
</dataflow>
<dataflow id="539" from="StgValue_504" to="s_cur" fromId="504" toId="119">
</dataflow>
<dataflow id="540" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load" to="s_cur" fromId="113" toId="119">
</dataflow>
<dataflow id="541" from="StgValue_507" to="s_cur" fromId="507" toId="119">
</dataflow>
<dataflow id="542" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load" to="s_cur" fromId="114" toId="119">
</dataflow>
<dataflow id="543" from="StgValue_510" to="s_cur" fromId="510" toId="119">
</dataflow>
<dataflow id="544" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load" to="s_cur" fromId="115" toId="119">
</dataflow>
<dataflow id="545" from="StgValue_513" to="s_cur" fromId="513" toId="119">
</dataflow>
<dataflow id="546" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load" to="s_cur" fromId="116" toId="119">
</dataflow>
<dataflow id="547" from="StgValue_516" to="s_cur" fromId="516" toId="119">
</dataflow>
<dataflow id="548" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load" to="s_cur" fromId="117" toId="119">
</dataflow>
<dataflow id="549" from="StgValue_519" to="s_cur" fromId="519" toId="119">
</dataflow>
<dataflow id="550" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load" to="s_cur" fromId="118" toId="119">
</dataflow>
<dataflow id="552" from="StgValue_551" to="s_cur" fromId="551" toId="119">
</dataflow>
<dataflow id="553" from="trunc_ln95" to="s_cur" fromId="53" toId="119">
</dataflow>
<dataflow id="554" from="tmp" to="t_cur_1" fromId="67" toId="120">
</dataflow>
<dataflow id="555" from="StgValue_353" to="t_cur_1" fromId="353" toId="120">
</dataflow>
<dataflow id="556" from="t_cur" to="t_cur_1" fromId="110" toId="120">
</dataflow>
<dataflow id="557" from="tmp" to="s_cur_1" fromId="67" toId="121">
</dataflow>
<dataflow id="558" from="StgValue_350" to="s_cur_1" fromId="350" toId="121">
</dataflow>
<dataflow id="559" from="s_cur" to="s_cur_1" fromId="119" toId="121">
</dataflow>
<dataflow id="560" from="select_ln92_2" to="sext_ln108" fromId="101" toId="122">
</dataflow>
<dataflow id="561" from="select_ln92_1" to="sext_ln108_1" fromId="100" toId="123">
</dataflow>
<dataflow id="562" from="sext_ln108" to="mul_ln108" fromId="122" toId="124">
</dataflow>
<dataflow id="563" from="sext_ln108_1" to="mul_ln108" fromId="123" toId="124">
</dataflow>
<dataflow id="564" from="s_cur_1" to="store_ln100" fromId="121" toId="125">
</dataflow>
<dataflow id="565" from="empty_31" to="store_ln100" fromId="11" toId="125">
</dataflow>
<dataflow id="566" from="t_cur_1" to="store_ln100" fromId="120" toId="126">
</dataflow>
<dataflow id="567" from="empty" to="store_ln100" fromId="10" toId="126">
</dataflow>
<dataflow id="568" from="sext_ln108" to="mul_ln108" fromId="122" toId="128">
</dataflow>
<dataflow id="569" from="sext_ln108_1" to="mul_ln108" fromId="123" toId="128">
</dataflow>
<dataflow id="570" from="sext_ln108" to="mul_ln108" fromId="122" toId="129">
</dataflow>
<dataflow id="571" from="sext_ln108_1" to="mul_ln108" fromId="123" toId="129">
</dataflow>
<dataflow id="572" from="sext_ln108" to="mul_ln108" fromId="122" toId="130">
</dataflow>
<dataflow id="573" from="sext_ln108_1" to="mul_ln108" fromId="123" toId="130">
</dataflow>
<dataflow id="574" from="sext_ln108" to="mul_ln108" fromId="122" toId="131">
</dataflow>
<dataflow id="575" from="sext_ln108_1" to="mul_ln108" fromId="123" toId="131">
</dataflow>
<dataflow id="576" from="mul_ln108" to="sext_ln107" fromId="131" toId="132">
</dataflow>
<dataflow id="578" from="_ssdm_op_SpecFUCore" to="specfucore_ln107" fromId="577" toId="133">
</dataflow>
<dataflow id="579" from="mul_ln108" to="specfucore_ln107" fromId="131" toId="133">
</dataflow>
<dataflow id="581" from="StgValue_580" to="specfucore_ln107" fromId="580" toId="133">
</dataflow>
<dataflow id="583" from="StgValue_582" to="specfucore_ln107" fromId="582" toId="133">
</dataflow>
<dataflow id="585" from="StgValue_584" to="specfucore_ln107" fromId="584" toId="133">
</dataflow>
<dataflow id="587" from="_ssdm_op_BitSelect.i1.i48.i32" to="tmp_1" fromId="586" toId="134">
</dataflow>
<dataflow id="588" from="sext_ln107" to="tmp_1" fromId="132" toId="134">
</dataflow>
<dataflow id="590" from="StgValue_589" to="tmp_1" fromId="589" toId="134">
</dataflow>
<dataflow id="592" from="_ssdm_op_PartSelect.i24.i41.i32.i32" to="trunc_ln6" fromId="591" toId="135">
</dataflow>
<dataflow id="593" from="mul_ln108" to="trunc_ln6" fromId="131" toId="135">
</dataflow>
<dataflow id="595" from="StgValue_594" to="trunc_ln6" fromId="594" toId="135">
</dataflow>
<dataflow id="597" from="StgValue_596" to="trunc_ln6" fromId="596" toId="135">
</dataflow>
<dataflow id="598" from="_ssdm_op_BitSelect.i1.i48.i32" to="tmp_2" fromId="586" toId="136">
</dataflow>
<dataflow id="599" from="sext_ln107" to="tmp_2" fromId="132" toId="136">
</dataflow>
<dataflow id="601" from="StgValue_600" to="tmp_2" fromId="600" toId="136">
</dataflow>
<dataflow id="602" from="_ssdm_op_BitSelect.i1.i48.i32" to="tmp_3" fromId="586" toId="137">
</dataflow>
<dataflow id="603" from="sext_ln107" to="tmp_3" fromId="132" toId="137">
</dataflow>
<dataflow id="604" from="StgValue_596" to="tmp_3" fromId="596" toId="137">
</dataflow>
<dataflow id="605" from="tmp_2" to="zext_ln108" fromId="136" toId="138">
</dataflow>
<dataflow id="606" from="trunc_ln6" to="add_ln108" fromId="135" toId="139">
</dataflow>
<dataflow id="607" from="zext_ln108" to="add_ln108" fromId="138" toId="139">
</dataflow>
<dataflow id="609" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_4" fromId="608" toId="140">
</dataflow>
<dataflow id="610" from="add_ln108" to="tmp_4" fromId="139" toId="140">
</dataflow>
<dataflow id="612" from="StgValue_611" to="tmp_4" fromId="611" toId="140">
</dataflow>
<dataflow id="613" from="tmp_4" to="xor_ln108" fromId="140" toId="141">
</dataflow>
<dataflow id="615" from="StgValue_614" to="xor_ln108" fromId="614" toId="141">
</dataflow>
<dataflow id="616" from="tmp_3" to="and_ln108" fromId="137" toId="142">
</dataflow>
<dataflow id="617" from="xor_ln108" to="and_ln108" fromId="141" toId="142">
</dataflow>
<dataflow id="618" from="_ssdm_op_BitSelect.i1.i48.i32" to="tmp_5" fromId="586" toId="143">
</dataflow>
<dataflow id="619" from="sext_ln107" to="tmp_5" fromId="132" toId="143">
</dataflow>
<dataflow id="621" from="StgValue_620" to="tmp_5" fromId="620" toId="143">
</dataflow>
<dataflow id="623" from="_ssdm_op_PartSelect.i2.i41.i32.i32" to="tmp_6" fromId="622" toId="144">
</dataflow>
<dataflow id="624" from="mul_ln108" to="tmp_6" fromId="131" toId="144">
</dataflow>
<dataflow id="626" from="StgValue_625" to="tmp_6" fromId="625" toId="144">
</dataflow>
<dataflow id="628" from="StgValue_627" to="tmp_6" fromId="627" toId="144">
</dataflow>
<dataflow id="629" from="tmp_6" to="icmp_ln108" fromId="144" toId="145">
</dataflow>
<dataflow id="631" from="StgValue_630" to="icmp_ln108" fromId="630" toId="145">
</dataflow>
<dataflow id="633" from="_ssdm_op_PartSelect.i3.i41.i32.i32" to="tmp_7" fromId="632" toId="146">
</dataflow>
<dataflow id="634" from="mul_ln108" to="tmp_7" fromId="131" toId="146">
</dataflow>
<dataflow id="635" from="StgValue_620" to="tmp_7" fromId="620" toId="146">
</dataflow>
<dataflow id="636" from="StgValue_627" to="tmp_7" fromId="627" toId="146">
</dataflow>
<dataflow id="637" from="tmp_7" to="icmp_ln108_1" fromId="146" toId="147">
</dataflow>
<dataflow id="638" from="StgValue_519" to="icmp_ln108_1" fromId="519" toId="147">
</dataflow>
<dataflow id="639" from="tmp_7" to="icmp_ln108_2" fromId="146" toId="148">
</dataflow>
<dataflow id="640" from="StgValue_385" to="icmp_ln108_2" fromId="385" toId="148">
</dataflow>
<dataflow id="641" from="and_ln108" to="select_ln108" fromId="142" toId="149">
</dataflow>
<dataflow id="642" from="icmp_ln108_1" to="select_ln108" fromId="147" toId="149">
</dataflow>
<dataflow id="643" from="icmp_ln108_2" to="select_ln108" fromId="148" toId="149">
</dataflow>
<dataflow id="644" from="tmp_5" to="xor_ln108_1" fromId="143" toId="150">
</dataflow>
<dataflow id="645" from="StgValue_614" to="xor_ln108_1" fromId="614" toId="150">
</dataflow>
<dataflow id="646" from="icmp_ln108" to="and_ln108_1" fromId="145" toId="151">
</dataflow>
<dataflow id="647" from="xor_ln108_1" to="and_ln108_1" fromId="150" toId="151">
</dataflow>
<dataflow id="648" from="and_ln108" to="select_ln108_1" fromId="142" toId="152">
</dataflow>
<dataflow id="649" from="and_ln108_1" to="select_ln108_1" fromId="151" toId="152">
</dataflow>
<dataflow id="650" from="icmp_ln108_1" to="select_ln108_1" fromId="147" toId="152">
</dataflow>
<dataflow id="651" from="and_ln108" to="and_ln108_2" fromId="142" toId="153">
</dataflow>
<dataflow id="652" from="icmp_ln108_1" to="and_ln108_2" fromId="147" toId="153">
</dataflow>
<dataflow id="653" from="select_ln108" to="xor_ln108_2" fromId="149" toId="154">
</dataflow>
<dataflow id="654" from="StgValue_614" to="xor_ln108_2" fromId="614" toId="154">
</dataflow>
<dataflow id="655" from="tmp_4" to="or_ln108" fromId="140" toId="155">
</dataflow>
<dataflow id="656" from="xor_ln108_2" to="or_ln108" fromId="154" toId="155">
</dataflow>
<dataflow id="657" from="tmp_1" to="xor_ln108_3" fromId="134" toId="156">
</dataflow>
<dataflow id="658" from="StgValue_614" to="xor_ln108_3" fromId="614" toId="156">
</dataflow>
<dataflow id="659" from="or_ln108" to="and_ln108_3" fromId="155" toId="157">
</dataflow>
<dataflow id="660" from="xor_ln108_3" to="and_ln108_3" fromId="156" toId="157">
</dataflow>
<dataflow id="661" from="tmp_4" to="and_ln108_4" fromId="140" toId="158">
</dataflow>
<dataflow id="662" from="select_ln108_1" to="and_ln108_4" fromId="152" toId="158">
</dataflow>
<dataflow id="663" from="and_ln108_2" to="or_ln108_2" fromId="153" toId="159">
</dataflow>
<dataflow id="664" from="and_ln108_4" to="or_ln108_2" fromId="158" toId="159">
</dataflow>
<dataflow id="665" from="or_ln108_2" to="xor_ln108_4" fromId="159" toId="160">
</dataflow>
<dataflow id="666" from="StgValue_614" to="xor_ln108_4" fromId="614" toId="160">
</dataflow>
<dataflow id="667" from="tmp_1" to="and_ln108_5" fromId="134" toId="161">
</dataflow>
<dataflow id="668" from="xor_ln108_4" to="and_ln108_5" fromId="160" toId="161">
</dataflow>
<dataflow id="669" from="and_ln108_3" to="select_ln108_2" fromId="157" toId="162">
</dataflow>
<dataflow id="671" from="StgValue_670" to="select_ln108_2" fromId="670" toId="162">
</dataflow>
<dataflow id="673" from="StgValue_672" to="select_ln108_2" fromId="672" toId="162">
</dataflow>
<dataflow id="674" from="and_ln108_3" to="or_ln108_1" fromId="157" toId="163">
</dataflow>
<dataflow id="675" from="and_ln108_5" to="or_ln108_1" fromId="161" toId="163">
</dataflow>
<dataflow id="676" from="or_ln108_1" to="select_ln108_3" fromId="163" toId="164">
</dataflow>
<dataflow id="677" from="select_ln108_2" to="select_ln108_3" fromId="162" toId="164">
</dataflow>
<dataflow id="678" from="add_ln108" to="select_ln108_3" fromId="139" toId="164">
</dataflow>
<dataflow id="679" from="C" to="C_addr" fromId="200" toId="165">
</dataflow>
<dataflow id="680" from="sext_ln92_cast" to="C_addr" fromId="16" toId="165">
</dataflow>
<dataflow id="682" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="681" toId="166">
</dataflow>
<dataflow id="684" from="VITIS_LOOP_92_9_VITIS_LOOP_95_10_str" to="specloopname_ln0" fromId="683" toId="166">
</dataflow>
<dataflow id="686" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="685" toId="167">
</dataflow>
<dataflow id="688" from="StgValue_687" to="speclooptripcount_ln0" fromId="687" toId="167">
</dataflow>
<dataflow id="689" from="StgValue_687" to="speclooptripcount_ln0" fromId="687" toId="167">
</dataflow>
<dataflow id="690" from="StgValue_687" to="speclooptripcount_ln0" fromId="687" toId="167">
</dataflow>
<dataflow id="692" from="_ssdm_op_SpecPipeline" to="specpipeline_ln96" fromId="691" toId="168">
</dataflow>
<dataflow id="693" from="StgValue_218" to="specpipeline_ln96" fromId="218" toId="168">
</dataflow>
<dataflow id="694" from="StgValue_318" to="specpipeline_ln96" fromId="318" toId="168">
</dataflow>
<dataflow id="695" from="StgValue_318" to="specpipeline_ln96" fromId="318" toId="168">
</dataflow>
<dataflow id="696" from="StgValue_318" to="specpipeline_ln96" fromId="318" toId="168">
</dataflow>
<dataflow id="697" from="empty_6" to="specpipeline_ln96" fromId="321" toId="168">
</dataflow>
<dataflow id="699" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="698" toId="169">
</dataflow>
<dataflow id="701" from="empty_13" to="rbegin" fromId="700" toId="169">
</dataflow>
<dataflow id="703" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="702" toId="170">
</dataflow>
<dataflow id="704" from="empty_13" to="rend" fromId="700" toId="170">
</dataflow>
<dataflow id="705" from="rbegin" to="rend" fromId="169" toId="170">
</dataflow>
<dataflow id="706" from="select_ln108_3" to="zext_ln109" fromId="164" toId="171">
</dataflow>
<dataflow id="708" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln109" fromId="707" toId="172">
</dataflow>
<dataflow id="709" from="C_addr" to="write_ln109" fromId="165" toId="172">
</dataflow>
<dataflow id="710" from="zext_ln109" to="write_ln109" fromId="171" toId="172">
</dataflow>
<dataflow id="712" from="StgValue_711" to="write_ln109" fromId="711" toId="172">
</dataflow>
<dataflow id="713" from="icmp_ln92" to="StgValue_2" fromId="42" toId="2">
</dataflow>
<dataflow id="714" from="icmp_ln95" to="StgValue_3" fromId="48" toId="3">
</dataflow>
<dataflow id="715" from="tmp" to="StgValue_3" fromId="67" toId="3">
</dataflow>
<dataflow id="716" from="icmp_ln105" to="StgValue_3" fromId="92" toId="3">
</dataflow>
<dataflow id="717" from="icmp_ln105" to="StgValue_4" fromId="92" toId="4">
</dataflow>
<dataflow id="718" from="icmp_ln105" to="StgValue_5" fromId="92" toId="5">
</dataflow>
<dataflow id="719" from="icmp_ln105" to="StgValue_6" fromId="92" toId="6">
</dataflow>
<dataflow id="720" from="icmp_ln105" to="StgValue_7" fromId="92" toId="7">
</dataflow>
<dataflow id="721" from="icmp_ln105" to="StgValue_8" fromId="92" toId="8">
</dataflow>
<dataflow id="722" from="icmp_ln92" to="StgValue_7" fromId="42" toId="7">
</dataflow>
</dataflows>


</stg>
