============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  11:06:06 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-364 ps) Setup Check with Pin regFile/mem_reg[9][9]/CKN->SI
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][9]/SI
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     282                  
       Uncertainty:-     200                  
     Required Time:=    2018                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     382                  
             Slack:=    -364                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1294/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1273/Y   -       B->Y  R     NAND2X4        1  3.2    42    63    2159 
  regFile/g9395/Y          -       A1->Y F     AOI21X4        1  7.3   148   123    2282 
  regFile/g9387/Y          -       A->Y  R     INVX16        32 35.5    83   100    2382 
  regFile/mem_reg[9][9]/SI -       -     R     SDFFNSRXL     32    -     -     0    2382 
#----------------------------------------------------------------------------------------



Path 2: VIOLATED (-259 ps) Setup Check with Pin regFile/mem_reg[31][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[31][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     148                  
       Uncertainty:-     200                  
     Required Time:=    2152                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -259                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[0]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y   -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y         -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y          -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y          -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y          -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[31][0]/D -       -     R     DFFRHQX4      32    -     -     0    2412 
#----------------------------------------------------------------------------------------



Path 3: VIOLATED (-259 ps) Setup Check with Pin regFile/mem_reg[31][11]/CK->D
          Group: I2C
     Startpoint: (R) read_data_2[11]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[31][11]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -259                  

#------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  read_data_2[11]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1268/Y    -       A1N->Y R     OAI2BB1X4      1  3.2    58   168    2174 
  regFile/g9396/Y           -       A1->Y  F     AOI21X4        1  7.3   150   131    2305 
  regFile/g9388/Y           -       A->Y   R     INVX16        32 35.6    83   100    2405 
  regFile/mem_reg[31][11]/D -       -      R     DFFRHQX4      32    -     -     0    2405 
#------------------------------------------------------------------------------------------



Path 4: VIOLATED (-259 ps) Setup Check with Pin regFile/mem_reg[31][10]/CK->D
          Group: I2C
     Startpoint: (R) read_data_2[10]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[31][10]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -259                  

#------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  read_data_2[10]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1271/Y    -       A1N->Y R     OAI2BB1X4      1  3.2    58   168    2174 
  regFile/g9383/Y           -       A1->Y  F     AOI21X4        1  7.3   150   131    2305 
  regFile/g9375/Y           -       A->Y   R     INVX16        32 35.6    83   100    2405 
  regFile/mem_reg[31][10]/D -       -      R     DFFRHQX4      32    -     -     0    2405 
#------------------------------------------------------------------------------------------



Path 5: VIOLATED (-259 ps) Setup Check with Pin regFile/mem_reg[31][6]/CK->D
          Group: I2C
     Startpoint: (R) read_data_2[6]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[31][6]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  read_data_2[6]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1281/Y   -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g9382/Y          -       A1->Y  F     AOI21X4        1  7.3   150   131    2305 
  regFile/g9374/Y          -       A->Y   R     INVX16        32 35.6    83   100    2405 
  regFile/mem_reg[31][6]/D -       -      R     DFFRHQX4      32    -     -     0    2405 
#-----------------------------------------------------------------------------------------



Path 6: VIOLATED (-259 ps) Setup Check with Pin regFile/mem_reg[31][4]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[4]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[31][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  read_data_1[4]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1266/Y   -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g9379/Y          -       A1->Y  F     AOI21X4        1  7.3   150   131    2305 
  regFile/g9371/Y          -       A->Y   R     INVX16        32 35.6    83   100    2405 
  regFile/mem_reg[31][4]/D -       -      R     DFFRHQX4      32    -     -     0    2405 
#-----------------------------------------------------------------------------------------



Path 7: VIOLATED (-259 ps) Setup Check with Pin regFile/mem_reg[31][3]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[3]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[31][3]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  read_data_1[3]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1272/Y   -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g9378/Y          -       A1->Y  F     AOI21X4        1  7.3   150   131    2305 
  regFile/g9370/Y          -       A->Y   R     INVX16        32 35.6    83   100    2405 
  regFile/mem_reg[31][3]/D -       -      R     DFFRHQX4      32    -     -     0    2405 
#-----------------------------------------------------------------------------------------



Path 8: VIOLATED (-259 ps) Setup Check with Pin regFile/mem_reg[31][1]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[1]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[31][1]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  read_data_1[1]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1275/Y   -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g9380/Y          -       A1->Y  F     AOI21X4        1  7.3   150   131    2305 
  regFile/g9372/Y          -       A->Y   R     INVX16        32 35.6    83   100    2405 
  regFile/mem_reg[31][1]/D -       -      R     DFFRHQX4      32    -     -     0    2405 
#-----------------------------------------------------------------------------------------



Path 9: VIOLATED (-259 ps) Setup Check with Pin regFile/mem_reg[31][15]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[15]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[31][15]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -259                  

#------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  read_data_1[15]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1270/Y    -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g9399/Y           -       A1->Y  F     AOI21X4        1  7.3   150   131    2305 
  regFile/g9391/Y           -       A->Y   R     INVX16        32 35.6    83   100    2405 
  regFile/mem_reg[31][15]/D -       -      R     DFFRHQX4      32    -     -     0    2405 
#------------------------------------------------------------------------------------------



Path 10: VIOLATED (-259 ps) Setup Check with Pin regFile/mem_reg[31][14]/CK->D
          Group: I2C
     Startpoint: (R) read_data_2[14]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[31][14]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -259                  

#------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  read_data_2[14]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1277/Y    -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g9398/Y           -       A1->Y  F     AOI21X4        1  7.3   150   131    2305 
  regFile/g9390/Y           -       A->Y   R     INVX16        32 35.6    83   100    2405 
  regFile/mem_reg[31][14]/D -       -      R     DFFRHQX4      32    -     -     0    2405 
#------------------------------------------------------------------------------------------



Path 11: VIOLATED (-259 ps) Setup Check with Pin regFile/mem_reg[31][13]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[13]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[31][13]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -259                  

#------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  read_data_1[13]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1267/Y    -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g9397/Y           -       A1->Y  F     AOI21X4        1  7.3   150   131    2305 
  regFile/g9389/Y           -       A->Y   R     INVX16        32 35.6    83   100    2405 
  regFile/mem_reg[31][13]/D -       -      R     DFFRHQX4      32    -     -     0    2405 
#------------------------------------------------------------------------------------------



Path 12: VIOLATED (-259 ps) Setup Check with Pin regFile/mem_reg[31][8]/CK->D
          Group: I2C
     Startpoint: (R) read_data_2[8]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[31][8]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  read_data_2[8]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1279/Y   -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g9394/Y          -       A1->Y  F     AOI21X4        1  7.3   150   131    2304 
  regFile/g9386/Y          -       A->Y   R     INVX16        32 35.6    83   100    2405 
  regFile/mem_reg[31][8]/D -       -      R     DFFRHQX4      32    -     -     0    2405 
#-----------------------------------------------------------------------------------------



Path 13: VIOLATED (-259 ps) Setup Check with Pin regFile/mem_reg[31][7]/CK->D
          Group: I2C
     Startpoint: (R) read_data_2[7]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[31][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  read_data_2[7]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1280/Y   -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g9393/Y          -       A1->Y  F     AOI21X4        1  7.3   150   131    2304 
  regFile/g9385/Y          -       A->Y   R     INVX16        32 35.6    83   100    2405 
  regFile/mem_reg[31][7]/D -       -      R     DFFRHQX4      32    -     -     0    2405 
#-----------------------------------------------------------------------------------------



Path 14: VIOLATED (-259 ps) Setup Check with Pin regFile/mem_reg[31][5]/CK->D
          Group: I2C
     Startpoint: (R) read_data_2[5]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[31][5]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  read_data_2[5]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1269/Y   -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g9376/Y          -       A1->Y  F     AOI21X4        1  7.3   150   131    2304 
  regFile/g9368/Y          -       A->Y   R     INVX16        32 35.6    83   100    2405 
  regFile/mem_reg[31][5]/D -       -      R     DFFRHQX4      32    -     -     0    2405 
#-----------------------------------------------------------------------------------------



Path 15: VIOLATED (-259 ps) Setup Check with Pin regFile/mem_reg[31][2]/CK->D
          Group: I2C
     Startpoint: (R) read_data_2[2]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[31][2]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  read_data_2[2]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1278/Y   -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g9377/Y          -       A1->Y  F     AOI21X4        1  7.3   150   131    2304 
  regFile/g9369/Y          -       A->Y   R     INVX16        32 35.6    83   100    2405 
  regFile/mem_reg[31][2]/D -       -      R     DFFRHQX4      32    -     -     0    2405 
#-----------------------------------------------------------------------------------------



Path 16: VIOLATED (-259 ps) Setup Check with Pin regFile/mem_reg[31][12]/CK->D
          Group: I2C
     Startpoint: (R) read_data_2[12]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[31][12]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -259                  

#------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  read_data_2[12]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1274/Y    -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g9392/Y           -       A1->Y  F     AOI21X4        1  7.3   150   131    2304 
  regFile/g9384/Y           -       A->Y   R     INVX16        32 35.6    83   100    2405 
  regFile/mem_reg[31][12]/D -       -      R     DFFRHQX4      32    -     -     0    2405 
#------------------------------------------------------------------------------------------



Path 17: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[9][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  read_data_1[0]          -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y  -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y  -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y        -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y         -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y         -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y         -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[9][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#---------------------------------------------------------------------------------------



Path 18: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[8][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[8][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  read_data_1[0]          -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y  -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y  -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y        -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y         -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y         -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y         -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[8][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#---------------------------------------------------------------------------------------



Path 19: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[7][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[7][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  read_data_1[0]          -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y  -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y  -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y        -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y         -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y         -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y         -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[7][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#---------------------------------------------------------------------------------------



Path 20: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[6][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[6][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  read_data_1[0]          -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y  -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y  -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y        -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y         -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y         -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y         -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[6][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#---------------------------------------------------------------------------------------



Path 21: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[5][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[5][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  read_data_1[0]          -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y  -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y  -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y        -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y         -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y         -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y         -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[5][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#---------------------------------------------------------------------------------------



Path 22: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[4][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[4][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  read_data_1[0]          -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y  -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y  -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y        -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y         -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y         -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y         -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[4][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#---------------------------------------------------------------------------------------



Path 23: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[3][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[3][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  read_data_1[0]          -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y  -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y  -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y        -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y         -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y         -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y         -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[3][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#---------------------------------------------------------------------------------------



Path 24: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[30][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[30][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[0]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y   -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y         -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y          -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y          -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y          -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[30][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#----------------------------------------------------------------------------------------



Path 25: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[2][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[2][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  read_data_1[0]          -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y  -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y  -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y        -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y         -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y         -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y         -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[2][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#---------------------------------------------------------------------------------------



Path 26: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[29][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[29][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[0]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y   -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y         -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y          -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y          -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y          -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[29][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#----------------------------------------------------------------------------------------



Path 27: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[28][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[28][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[0]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y   -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y         -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y          -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y          -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y          -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[28][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#----------------------------------------------------------------------------------------



Path 28: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[27][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[27][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[0]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y   -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y         -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y          -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y          -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y          -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[27][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#----------------------------------------------------------------------------------------



Path 29: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[26][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[26][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[0]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y   -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y         -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y          -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y          -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y          -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[26][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#----------------------------------------------------------------------------------------



Path 30: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[25][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[25][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[0]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y   -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y         -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y          -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y          -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y          -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[25][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#----------------------------------------------------------------------------------------



Path 31: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[24][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[24][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[0]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y   -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y         -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y          -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y          -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y          -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[24][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#----------------------------------------------------------------------------------------



Path 32: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[23][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[23][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[0]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y   -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y         -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y          -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y          -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y          -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[23][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#----------------------------------------------------------------------------------------



Path 33: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[22][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[22][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[0]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y   -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y         -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y          -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y          -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y          -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[22][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#----------------------------------------------------------------------------------------



Path 34: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[21][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[21][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[0]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y   -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y         -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y          -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y          -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y          -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[21][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#----------------------------------------------------------------------------------------



Path 35: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[20][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[20][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[0]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y   -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y         -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y          -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y          -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y          -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[20][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#----------------------------------------------------------------------------------------



Path 36: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[1][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[1][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  read_data_1[0]          -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y  -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y  -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y        -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y         -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y         -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y         -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[1][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#---------------------------------------------------------------------------------------



Path 37: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[19][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[19][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[0]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y   -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y         -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y          -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y          -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y          -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[19][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#----------------------------------------------------------------------------------------



Path 38: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[18][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[18][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[0]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y   -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y         -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y          -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y          -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y          -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[18][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#----------------------------------------------------------------------------------------



Path 39: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[17][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[17][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[0]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y   -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y         -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y          -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y          -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y          -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[17][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#----------------------------------------------------------------------------------------



Path 40: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[16][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[16][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[0]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y   -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y         -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y          -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y          -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y          -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[16][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#----------------------------------------------------------------------------------------



Path 41: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[15][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[15][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[0]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y   -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y         -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y          -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y          -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y          -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[15][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#----------------------------------------------------------------------------------------



Path 42: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[14][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[14][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[0]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y   -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y         -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y          -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y          -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y          -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[14][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#----------------------------------------------------------------------------------------



Path 43: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[13][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[13][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[0]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y   -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y         -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y          -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y          -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y          -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[13][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#----------------------------------------------------------------------------------------



Path 44: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[12][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[12][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[0]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y   -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y         -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y          -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y          -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y          -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[12][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#----------------------------------------------------------------------------------------



Path 45: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[11][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[11][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[0]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y   -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y         -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y          -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y          -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y          -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[11][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#----------------------------------------------------------------------------------------



Path 46: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[10][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[10][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[0]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y   -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y         -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y          -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y          -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y          -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[10][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#----------------------------------------------------------------------------------------



Path 47: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[0][0]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[0]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[0][0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     144                  
       Uncertainty:-     200                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     412                  
             Slack:=    -256                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  read_data_1[0]          -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1293/Y  -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1276/Y  -       B->Y  R     NAND2X4        1  2.4    38    61    2156 
  regFile/g10236/Y        -       A->Y  F     INVX2          1  3.0    52    51    2208 
  regFile/g9971/Y         -       B->Y  R     NOR2X4         1  3.2    62    63    2270 
  regFile/g9381/Y         -       B->Y  F     NOR2BX4        1  7.3    78    69    2339 
  regFile/g9373/Y         -       A->Y  R     INVX16        32 35.6    70    73    2412 
  regFile/mem_reg[0][0]/D -       -     R     DFFRHQX2      32    -     -     0    2412 
#---------------------------------------------------------------------------------------



Path 48: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[9][11]/CK->D
          Group: I2C
     Startpoint: (R) read_data_2[11]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][11]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     151                  
       Uncertainty:-     200                  
     Required Time:=    2149                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  read_data_2[11]          -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1268/Y   -       A1N->Y R     OAI2BB1X4      1  3.2    58   168    2174 
  regFile/g9396/Y          -       A1->Y  F     AOI21X4        1  7.3   150   131    2305 
  regFile/g9388/Y          -       A->Y   R     INVX16        32 35.6    83   100    2405 
  regFile/mem_reg[9][11]/D -       -      R     DFFRHQX2      32    -     -     0    2405 
#-----------------------------------------------------------------------------------------



Path 49: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[9][10]/CK->D
          Group: I2C
     Startpoint: (R) read_data_2[10]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][10]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     151                  
       Uncertainty:-     200                  
     Required Time:=    2149                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  read_data_2[10]          -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1271/Y   -       A1N->Y R     OAI2BB1X4      1  3.2    58   168    2174 
  regFile/g9383/Y          -       A1->Y  F     AOI21X4        1  7.3   150   131    2305 
  regFile/g9375/Y          -       A->Y   R     INVX16        32 35.6    83   100    2405 
  regFile/mem_reg[9][10]/D -       -      R     DFFRHQX2      32    -     -     0    2405 
#-----------------------------------------------------------------------------------------



Path 50: VIOLATED (-256 ps) Setup Check with Pin regFile/mem_reg[8][11]/CK->D
          Group: I2C
     Startpoint: (R) read_data_2[11]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[8][11]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     151                  
       Uncertainty:-     200                  
     Required Time:=    2149                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  read_data_2[11]          -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1268/Y   -       A1N->Y R     OAI2BB1X4      1  3.2    58   168    2174 
  regFile/g9396/Y          -       A1->Y  F     AOI21X4        1  7.3   150   131    2305 
  regFile/g9388/Y          -       A->Y   R     INVX16        32 35.6    83   100    2405 
  regFile/mem_reg[8][11]/D -       -      R     DFFRHQX2      32    -     -     0    2405 
#-----------------------------------------------------------------------------------------

