Metric,Value
design__instance__count, 34
design__instance_unmapped__count, 0
synthesis__check_error__count, 0
clock__max_slew_violation__count__corner:nom_tt_025C_1v80, 0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80, 0
design__max_cap_violation__count__corner:nom_tt_025C_1v80, 0
clock__skew__worst_hold__corner:nom_tt_025C_1v80, 0.000471
clock__skew__worst_setup__corner:nom_tt_025C_1v80, 0.000471
timing__hold__ws__corner:nom_tt_025C_1v80, 0.35235
timing__setup__ws__corner:nom_tt_025C_1v80, 5.89628
timing__hold__tns__corner:nom_tt_025C_1v80, 0.0
timing__setup__tns__corner:nom_tt_025C_1v80, 0.0
timing__hold__wns__corner:nom_tt_025C_1v80, 0.0
timing__setup__wns__corner:nom_tt_025C_1v80, 0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80, 0
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80, 0
timing__setup_vio__count__corner:nom_tt_025C_1v80, 0
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80, 0
clock__max_slew_violation__count, 0
design__max_fanout_violation__count, 0
design__max_cap_violation__count, 0
clock__skew__worst_hold, 0.000253
clock__skew__worst_setup, 0.000253
timing__hold__ws, 0.121684
timing__setup__ws, 4.061947
timing__hold__tns, 0.0
timing__setup__tns, 0.0
timing__hold__wns, 0.0
timing__setup__wns, 0.0
timing__hold_vio__count, 0
timing__hold_r2r_vio__count, 0
timing__setup_vio__count, 0
timing__setup_r2r_vio__count, 0
design__die__bbox, 0.0 0.0 50.0 40.0
design__core__bbox, 5.52 10.88 44.16 27.2
design__instance__displacement__total, 0
design__instance__displacement__mean, 0
design__instance__displacement__max, 0
route__wirelength__estimated, 950.877
design__violations, 0
design__instance__count__setup_buffer, 0
design__instance__count__hold_buffer, 0
antenna__violating__nets, 0
antenna__violating__pins, 0
antenna__count, 0
route__net, 70
route__net__special, 2
route__drc_errors__iter:1, 4
route__wirelength__iter:1, 900
route__drc_errors__iter:2, 6
route__wirelength__iter:2, 905
route__drc_errors__iter:3, 3
route__wirelength__iter:3, 900
route__drc_errors__iter:4, 0
route__wirelength__iter:4, 899
route__drc_errors, 0
route__wirelength, 899
route__vias, 298
route__vias__singlecut, 298
route__vias__multicut, 0
design__disconnected_pins__count, 0
route__wirelength__max, 48.86
clock__max_slew_violation__count__corner:nom_ss_100C_1v60, 0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60, 0
design__max_cap_violation__count__corner:nom_ss_100C_1v60, 0
clock__skew__worst_hold__corner:nom_ss_100C_1v60, 0.000818
clock__skew__worst_setup__corner:nom_ss_100C_1v60, 0.000818
timing__hold__ws__corner:nom_ss_100C_1v60, 0.965651
timing__setup__ws__corner:nom_ss_100C_1v60, 4.086255
timing__hold__tns__corner:nom_ss_100C_1v60, 0.0
timing__setup__tns__corner:nom_ss_100C_1v60, 0.0
timing__hold__wns__corner:nom_ss_100C_1v60, 0.0
timing__setup__wns__corner:nom_ss_100C_1v60, 0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60, 0
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60, 0
timing__setup_vio__count__corner:nom_ss_100C_1v60, 0
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60, 0
clock__max_slew_violation__count__corner:nom_ff_n40C_1v95, 0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95, 0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95, 0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95, 0.000301
clock__skew__worst_setup__corner:nom_ff_n40C_1v95, 0.000301
timing__hold__ws__corner:nom_ff_n40C_1v95, 0.126496
timing__setup__ws__corner:nom_ff_n40C_1v95, 6.641357
timing__hold__tns__corner:nom_ff_n40C_1v95, 0.0
timing__setup__tns__corner:nom_ff_n40C_1v95, 0.0
timing__hold__wns__corner:nom_ff_n40C_1v95, 0.0
timing__setup__wns__corner:nom_ff_n40C_1v95, 0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95, 0
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95, 0
timing__setup_vio__count__corner:nom_ff_n40C_1v95, 0
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95, 0
clock__max_slew_violation__count__corner:min_tt_025C_1v80, 0
design__max_fanout_violation__count__corner:min_tt_025C_1v80, 0
design__max_cap_violation__count__corner:min_tt_025C_1v80, 0
clock__skew__worst_hold__corner:min_tt_025C_1v80, 0.000406
clock__skew__worst_setup__corner:min_tt_025C_1v80, 0.000406
timing__hold__ws__corner:min_tt_025C_1v80, 0.345081
timing__setup__ws__corner:min_tt_025C_1v80, 5.907885
timing__hold__tns__corner:min_tt_025C_1v80, 0.0
timing__setup__tns__corner:min_tt_025C_1v80, 0.0
timing__hold__wns__corner:min_tt_025C_1v80, 0.0
timing__setup__wns__corner:min_tt_025C_1v80, 0.0
timing__hold_vio__count__corner:min_tt_025C_1v80, 0
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80, 0
timing__setup_vio__count__corner:min_tt_025C_1v80, 0
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80, 0
clock__max_slew_violation__count__corner:min_ss_100C_1v60, 0
design__max_fanout_violation__count__corner:min_ss_100C_1v60, 0
design__max_cap_violation__count__corner:min_ss_100C_1v60, 0
clock__skew__worst_hold__corner:min_ss_100C_1v60, 0.000697
clock__skew__worst_setup__corner:min_ss_100C_1v60, 0.000697
timing__hold__ws__corner:min_ss_100C_1v60, 0.951881
timing__setup__ws__corner:min_ss_100C_1v60, 4.102952
timing__hold__tns__corner:min_ss_100C_1v60, 0.0
timing__setup__tns__corner:min_ss_100C_1v60, 0.0
timing__hold__wns__corner:min_ss_100C_1v60, 0.0
timing__setup__wns__corner:min_ss_100C_1v60, 0.0
timing__hold_vio__count__corner:min_ss_100C_1v60, 0
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60, 0
timing__setup_vio__count__corner:min_ss_100C_1v60, 0
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60, 0
clock__max_slew_violation__count__corner:min_ff_n40C_1v95, 0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95, 0
design__max_cap_violation__count__corner:min_ff_n40C_1v95, 0
clock__skew__worst_hold__corner:min_ff_n40C_1v95, 0.000263
clock__skew__worst_setup__corner:min_ff_n40C_1v95, 0.000263
timing__hold__ws__corner:min_ff_n40C_1v95, 0.121684
timing__setup__ws__corner:min_ff_n40C_1v95, 6.654259
timing__hold__tns__corner:min_ff_n40C_1v95, 0.0
timing__setup__tns__corner:min_ff_n40C_1v95, 0.0
timing__hold__wns__corner:min_ff_n40C_1v95, 0.0
timing__setup__wns__corner:min_ff_n40C_1v95, 0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95, 0
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95, 0
timing__setup_vio__count__corner:min_ff_n40C_1v95, 0
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95, 0
clock__max_slew_violation__count__corner:max_tt_025C_1v80, 0
design__max_fanout_violation__count__corner:max_tt_025C_1v80, 0
design__max_cap_violation__count__corner:max_tt_025C_1v80, 0
clock__skew__worst_hold__corner:max_tt_025C_1v80, 0.000414
clock__skew__worst_setup__corner:max_tt_025C_1v80, 0.000414
timing__hold__ws__corner:max_tt_025C_1v80, 0.358718
timing__setup__ws__corner:max_tt_025C_1v80, 5.879155
timing__hold__tns__corner:max_tt_025C_1v80, 0.0
timing__setup__tns__corner:max_tt_025C_1v80, 0.0
timing__hold__wns__corner:max_tt_025C_1v80, 0.0
timing__setup__wns__corner:max_tt_025C_1v80, 0.0
timing__hold_vio__count__corner:max_tt_025C_1v80, 0
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80, 0
timing__setup_vio__count__corner:max_tt_025C_1v80, 0
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80, 0
clock__max_slew_violation__count__corner:max_ss_100C_1v60, 0
design__max_fanout_violation__count__corner:max_ss_100C_1v60, 0
design__max_cap_violation__count__corner:max_ss_100C_1v60, 0
clock__skew__worst_hold__corner:max_ss_100C_1v60, 0.000744
clock__skew__worst_setup__corner:max_ss_100C_1v60, 0.000744
timing__hold__ws__corner:max_ss_100C_1v60, 0.976741
timing__setup__ws__corner:max_ss_100C_1v60, 4.061947
timing__hold__tns__corner:max_ss_100C_1v60, 0.0
timing__setup__tns__corner:max_ss_100C_1v60, 0.0
timing__hold__wns__corner:max_ss_100C_1v60, 0.0
timing__setup__wns__corner:max_ss_100C_1v60, 0.0
timing__hold_vio__count__corner:max_ss_100C_1v60, 0
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60, 0
timing__setup_vio__count__corner:max_ss_100C_1v60, 0
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60, 0
clock__max_slew_violation__count__corner:max_ff_n40C_1v95, 0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95, 0
design__max_cap_violation__count__corner:max_ff_n40C_1v95, 0
clock__skew__worst_hold__corner:max_ff_n40C_1v95, 0.000253
clock__skew__worst_setup__corner:max_ff_n40C_1v95, 0.000253
timing__hold__ws__corner:max_ff_n40C_1v95, 0.130747
timing__setup__ws__corner:max_ff_n40C_1v95, 6.629694
timing__hold__tns__corner:max_ff_n40C_1v95, 0.0
timing__setup__tns__corner:max_ff_n40C_1v95, 0.0
timing__hold__wns__corner:max_ff_n40C_1v95, 0.0
timing__setup__wns__corner:max_ff_n40C_1v95, 0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95, 0
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95, 0
timing__setup_vio__count__corner:max_ff_n40C_1v95, 0
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95, 0
ir__voltage__worst, 1.8000000000000000444089209850062616169452667236328125
ir__drop__avg, 3.07000000000000025531098324824380400854817452227507601492106914520263671875E-10
ir__drop__worst, 4.899999999999999622755792786873464683683465636931941844522953033447265625E-10
design__xor_difference__count, 0
magic__drc_error__count, 0
magic__illegal_overlap__count, 0
design__lvs_device_difference__count, 0
design__lvs_net_differences__count, 0
design__lvs_property_fails__count, 0
design__lvs_errors__count, 0
design__lvs_unmatched_devices__count, 0
design__lvs_unmatched_nets__count, 0
design__lvs_unmatched_pins__count, 0
