// Seed: 946574487
module module_0 (
    output wire id_0,
    input  wor  id_1,
    input  wand id_2,
    input  wand id_3
);
  union {
    logic id_5;
    logic id_6;
    logic id_7;
    logic id_8;
    logic id_9;
    logic id_10;
    logic id_11;
    id_12 id_13;
    logic id_14  = -1;
    logic id_15;
  } id_16;
  generate
    if (1 ^ 1) always_comb id_16.id_7 <= 1;
  endgenerate
  assign module_1.id_20 = 0;
  wire id_17;
endmodule
module module_1 #(
    parameter id_0  = 32'd32,
    parameter id_14 = 32'd4,
    parameter id_26 = 32'd54
) (
    input wand _id_0,
    input supply0 id_1,
    input tri id_2,
    input tri1 id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri1 id_6,
    output wire id_7,
    input supply1 id_8,
    output tri id_9[-1 'b0 : id_14],
    output supply0 id_10,
    output tri0 id_11,
    input tri1 id_12,
    input supply1 id_13,
    output wire _id_14,
    output tri1 id_15#(
        .id_36(1),
        .id_37(-1),
        .id_38(1)
    ),
    output tri1 id_16[id_26 : -1],
    output wire id_17,
    output uwire id_18,
    output wor id_19,
    input wire id_20,
    output wand id_21,
    output uwire id_22,
    input wire id_23,
    output supply0 id_24,
    output supply1 id_25,
    output tri _id_26,
    input tri id_27,
    input supply1 id_28,
    input tri0 id_29,
    output wor id_30,
    input tri1 id_31,
    output uwire id_32[1 : id_0],
    output wand id_33,
    output tri1 id_34
);
  logic id_39;
  assign id_6  = -1;
  assign id_30 = -1'b0;
  logic id_40 = id_38 + id_5;
  wire  id_41;
  ;
  wire id_42;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_20,
      id_23
  );
endmodule
