

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Thu Sep 08 20:41:04 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _PORTCbits	set	3970
    49   000000                     _LATB	set	3978
    50   000000                     _TRISB	set	3987
    51   000000                     _ADCON1	set	4033
    52   000000                     _TRISCbits	set	3988
    53   000000                     _LATC	set	3979
    54                           
    55                           ; #config settings
    56                           
    57                           	psect	cinit
    58   007F56                     __pcinit:
    59                           	callstack 0
    60   007F56                     start_initialization:
    61                           	callstack 0
    62   007F56                     __initialization:
    63                           	callstack 0
    64   007F56                     end_of_initialization:
    65                           	callstack 0
    66   007F56                     __end_of__initialization:
    67                           	callstack 0
    68   007F56  0100               	movlb	0
    69   007F58  EFAE  F03F         	goto	_main	;jump to C main() function
    70                           
    71                           	psect	cstackCOMRAM
    72   000001                     __pcstackCOMRAM:
    73                           	callstack 0
    74   000001                     ??_main:
    75                           
    76                           ; 1 bytes @ 0x0
    77   000001                     	ds	1
    78   000002                     main@valor:
    79                           	callstack 0
    80                           
    81                           ; 1 bytes @ 0x1
    82   000002                     	ds	1
    83                           
    84 ;;
    85 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    86 ;;
    87 ;; *************** function _main *****************
    88 ;; Defined at:
    89 ;;		line 68 in file "Sumar_y_Restar.c"
    90 ;; Parameters:    Size  Location     Type
    91 ;;		None
    92 ;; Auto vars:     Size  Location     Type
    93 ;;  valor           1    1[COMRAM] unsigned char 
    94 ;; Return value:  Size  Location     Type
    95 ;;                  1    wreg      void 
    96 ;; Registers used:
    97 ;;		wreg, status,2, status,0
    98 ;; Tracked objects:
    99 ;;		On entry : 0/0
   100 ;;		On exit  : 0/0
   101 ;;		Unchanged: 0/0
   102 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   103 ;;      Params:         0       0       0       0       0       0       0       0       0
   104 ;;      Locals:         1       0       0       0       0       0       0       0       0
   105 ;;      Temps:          1       0       0       0       0       0       0       0       0
   106 ;;      Totals:         2       0       0       0       0       0       0       0       0
   107 ;;Total ram usage:        2 bytes
   108 ;; This function calls:
   109 ;;		Nothing
   110 ;; This function is called by:
   111 ;;		Startup code after reset
   112 ;; This function uses a non-reentrant model
   113 ;;
   114                           
   115                           	psect	text0
   116   007F5C                     __ptext0:
   117                           	callstack 0
   118   007F5C                     _main:
   119                           	callstack 31
   120   007F5C                     
   121                           ;Sumar_y_Restar.c: 69:     ADCON1 = 0x0F;
   122   007F5C  0E0F               	movlw	15
   123   007F5E  6EC1               	movwf	193,c	;volatile
   124                           
   125                           ;Sumar_y_Restar.c: 71:     TRISB = 0x00;
   126   007F60  0E00               	movlw	0
   127   007F62  6E93               	movwf	147,c	;volatile
   128   007F64                     
   129                           ;Sumar_y_Restar.c: 72:     TRISCbits.TRISC0 = 1;
   130   007F64  8094               	bsf	148,0,c	;volatile
   131   007F66                     
   132                           ;Sumar_y_Restar.c: 73:     TRISCbits.TRISC1 = 1;
   133   007F66  8294               	bsf	148,1,c	;volatile
   134                           
   135                           ;Sumar_y_Restar.c: 75:     LATB = 0x00;
   136   007F68  0E00               	movlw	0
   137   007F6A  6E8A               	movwf	138,c	;volatile
   138                           
   139                           ;Sumar_y_Restar.c: 76:     LATC = 0x00;
   140   007F6C  0E00               	movlw	0
   141   007F6E  6E8B               	movwf	139,c	;volatile
   142                           
   143                           ;Sumar_y_Restar.c: 78:     char valor = 0;
   144   007F70  0E00               	movlw	0
   145   007F72  6E02               	movwf	main@valor^0,c
   146   007F74                     l714:
   147                           
   148                           ;Sumar_y_Restar.c: 84:         if(PORTCbits.RC0 == 1){
   149   007F74  A082               	btfss	130,0,c	;volatile
   150   007F76  EFBF  F03F         	goto	u11
   151   007F7A  EFC1  F03F         	goto	u10
   152   007F7E                     u11:
   153   007F7E  EFDA  F03F         	goto	l724
   154   007F82                     u10:
   155   007F82                     l21:
   156                           
   157                           ;Sumar_y_Restar.c: 85:             while(PORTCbits.RC0 == 1){
   158   007F82  B082               	btfsc	130,0,c	;volatile
   159   007F84  EFC6  F03F         	goto	u21
   160   007F88  EFC8  F03F         	goto	u20
   161   007F8C                     u21:
   162   007F8C  EFC1  F03F         	goto	l21
   163   007F90                     u20:
   164   007F90                     
   165                           ;Sumar_y_Restar.c: 87:             _delay((unsigned long)((10)*(48000000/4000.0)));
   166   007F90  0E9C               	movlw	156
   167   007F92  6E01               	movwf	??_main^0,c
   168   007F94  0ED7               	movlw	215
   169   007F96                     u77:
   170   007F96  2EE8               	decfsz	wreg,f,c
   171   007F98  D7FE               	bra	u77
   172   007F9A  2E01               	decfsz	??_main^0,f,c
   173   007F9C  D7FC               	bra	u77
   174   007F9E  F000               	nop	
   175   007FA0                     
   176                           ;Sumar_y_Restar.c: 89:             if(valor<255){
   177   007FA0  2802               	incf	main@valor^0,w,c
   178   007FA2  B4D8               	btfsc	status,2,c
   179   007FA4  EFD6  F03F         	goto	u31
   180   007FA8  EFD8  F03F         	goto	u30
   181   007FAC                     u31:
   182   007FAC  EFDA  F03F         	goto	l724
   183   007FB0                     u30:
   184   007FB0                     
   185                           ;Sumar_y_Restar.c: 90:                 valor = valor+1;
   186   007FB0  2802               	incf	main@valor^0,w,c
   187   007FB2  6E02               	movwf	main@valor^0,c
   188   007FB4                     l724:
   189                           
   190                           ;Sumar_y_Restar.c: 95:         if(PORTCbits.RC1 == 1){
   191   007FB4  A282               	btfss	130,1,c	;volatile
   192   007FB6  EFDF  F03F         	goto	u41
   193   007FBA  EFE1  F03F         	goto	u40
   194   007FBE                     u41:
   195   007FBE  EFFA  F03F         	goto	l734
   196   007FC2                     u40:
   197   007FC2                     l26:
   198                           
   199                           ;Sumar_y_Restar.c: 96:             while(PORTCbits.RC1 == 1){
   200   007FC2  B282               	btfsc	130,1,c	;volatile
   201   007FC4  EFE6  F03F         	goto	u51
   202   007FC8  EFE8  F03F         	goto	u50
   203   007FCC                     u51:
   204   007FCC  EFE1  F03F         	goto	l26
   205   007FD0                     u50:
   206   007FD0                     
   207                           ;Sumar_y_Restar.c: 98:             _delay((unsigned long)((10)*(48000000/4000.0)));
   208   007FD0  0E9C               	movlw	156
   209   007FD2  6E01               	movwf	??_main^0,c
   210   007FD4  0ED7               	movlw	215
   211   007FD6                     u87:
   212   007FD6  2EE8               	decfsz	wreg,f,c
   213   007FD8  D7FE               	bra	u87
   214   007FDA  2E01               	decfsz	??_main^0,f,c
   215   007FDC  D7FC               	bra	u87
   216   007FDE  F000               	nop	
   217   007FE0                     
   218                           ;Sumar_y_Restar.c: 100:             if(valor>0){
   219   007FE0  5002               	movf	main@valor^0,w,c
   220   007FE2  B4D8               	btfsc	status,2,c
   221   007FE4  EFF6  F03F         	goto	u61
   222   007FE8  EFF8  F03F         	goto	u60
   223   007FEC                     u61:
   224   007FEC  EFFA  F03F         	goto	l734
   225   007FF0                     u60:
   226   007FF0                     
   227                           ;Sumar_y_Restar.c: 101:                 valor = valor-1;
   228   007FF0  0402               	decf	main@valor^0,w,c
   229   007FF2  6E02               	movwf	main@valor^0,c
   230   007FF4                     l734:
   231                           
   232                           ;Sumar_y_Restar.c: 105:         LATB = valor;
   233   007FF4  C002  FF8A         	movff	main@valor,3978	;volatile
   234   007FF8  EFBA  F03F         	goto	l714
   235   007FFC  EF00  F000         	goto	start
   236   008000                     __end_of_main:
   237                           	callstack 0
   238   000000                     
   239                           	psect	rparam
   240   000000                     
   241                           	psect	idloc
   242                           
   243                           ;Config register IDLOC0 @ 0x200000
   244                           ;	unspecified, using default values
   245   200000                     	org	2097152
   246   200000  FF                 	db	255
   247                           
   248                           ;Config register IDLOC1 @ 0x200001
   249                           ;	unspecified, using default values
   250   200001                     	org	2097153
   251   200001  FF                 	db	255
   252                           
   253                           ;Config register IDLOC2 @ 0x200002
   254                           ;	unspecified, using default values
   255   200002                     	org	2097154
   256   200002  FF                 	db	255
   257                           
   258                           ;Config register IDLOC3 @ 0x200003
   259                           ;	unspecified, using default values
   260   200003                     	org	2097155
   261   200003  FF                 	db	255
   262                           
   263                           ;Config register IDLOC4 @ 0x200004
   264                           ;	unspecified, using default values
   265   200004                     	org	2097156
   266   200004  FF                 	db	255
   267                           
   268                           ;Config register IDLOC5 @ 0x200005
   269                           ;	unspecified, using default values
   270   200005                     	org	2097157
   271   200005  FF                 	db	255
   272                           
   273                           ;Config register IDLOC6 @ 0x200006
   274                           ;	unspecified, using default values
   275   200006                     	org	2097158
   276   200006  FF                 	db	255
   277                           
   278                           ;Config register IDLOC7 @ 0x200007
   279                           ;	unspecified, using default values
   280   200007                     	org	2097159
   281   200007  FF                 	db	255
   282                           
   283                           	psect	config
   284                           
   285                           ;Config register CONFIG1L @ 0x300000
   286                           ;	PLL Prescaler Selection bits
   287                           ;	PLLDIV = 2, Divide by 2 (8 MHz oscillator input)
   288                           ;	System Clock Postscaler Selection bits
   289                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   290                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   291                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   292   300000                     	org	3145728
   293   300000  01                 	db	1
   294                           
   295                           ;Config register CONFIG1H @ 0x300001
   296                           ;	Oscillator Selection bits
   297                           ;	FOSC = EC_EC, EC oscillator, CLKO function on RA6 (EC)
   298                           ;	Fail-Safe Clock Monitor Enable bit
   299                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   300                           ;	Internal/External Oscillator Switchover bit
   301                           ;	IESO = OFF, Oscillator Switchover mode disabled
   302   300001                     	org	3145729
   303   300001  05                 	db	5
   304                           
   305                           ;Config register CONFIG2L @ 0x300002
   306                           ;	Power-up Timer Enable bit
   307                           ;	PWRT = OFF, PWRT disabled
   308                           ;	Brown-out Reset Enable bits
   309                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   310                           ;	Brown-out Reset Voltage bits
   311                           ;	BORV = 3, Minimum setting 2.05V
   312                           ;	USB Voltage Regulator Enable bit
   313                           ;	VREGEN = OFF, USB voltage regulator disabled
   314   300002                     	org	3145730
   315   300002  1F                 	db	31
   316                           
   317                           ;Config register CONFIG2H @ 0x300003
   318                           ;	Watchdog Timer Enable bit
   319                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   320                           ;	Watchdog Timer Postscale Select bits
   321                           ;	WDTPS = 32768, 1:32768
   322   300003                     	org	3145731
   323   300003  1E                 	db	30
   324                           
   325                           ; Padding undefined space
   326   300004                     	org	3145732
   327   300004  FF                 	db	255
   328                           
   329                           ;Config register CONFIG3H @ 0x300005
   330                           ;	CCP2 MUX bit
   331                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   332                           ;	PORTB A/D Enable bit
   333                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   334                           ;	Low-Power Timer 1 Oscillator Enable bit
   335                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   336                           ;	MCLR Pin Enable bit
   337                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   338   300005                     	org	3145733
   339   300005  83                 	db	131
   340                           
   341                           ;Config register CONFIG4L @ 0x300006
   342                           ;	Stack Full/Underflow Reset Enable bit
   343                           ;	STVREN = ON, Stack full/underflow will cause Reset
   344                           ;	Single-Supply ICSP Enable bit
   345                           ;	LVP = ON, Single-Supply ICSP enabled
   346                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   347                           ;	ICPRT = OFF, ICPORT disabled
   348                           ;	Extended Instruction Set Enable bit
   349                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   350                           ;	Background Debugger Enable bit
   351                           ;	DEBUG = 0x1, unprogrammed default
   352   300006                     	org	3145734
   353   300006  85                 	db	133
   354                           
   355                           ; Padding undefined space
   356   300007                     	org	3145735
   357   300007  FF                 	db	255
   358                           
   359                           ;Config register CONFIG5L @ 0x300008
   360                           ;	Code Protection bit
   361                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   362                           ;	Code Protection bit
   363                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   364                           ;	Code Protection bit
   365                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   366                           ;	Code Protection bit
   367                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   368   300008                     	org	3145736
   369   300008  0F                 	db	15
   370                           
   371                           ;Config register CONFIG5H @ 0x300009
   372                           ;	Boot Block Code Protection bit
   373                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   374                           ;	Data EEPROM Code Protection bit
   375                           ;	CPD = OFF, Data EEPROM is not code-protected
   376   300009                     	org	3145737
   377   300009  C0                 	db	192
   378                           
   379                           ;Config register CONFIG6L @ 0x30000A
   380                           ;	Write Protection bit
   381                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   382                           ;	Write Protection bit
   383                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   384                           ;	Write Protection bit
   385                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   386                           ;	Write Protection bit
   387                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   388   30000A                     	org	3145738
   389   30000A  0F                 	db	15
   390                           
   391                           ;Config register CONFIG6H @ 0x30000B
   392                           ;	Configuration Register Write Protection bit
   393                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   394                           ;	Boot Block Write Protection bit
   395                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   396                           ;	Data EEPROM Write Protection bit
   397                           ;	WRTD = OFF, Data EEPROM is not write-protected
   398   30000B                     	org	3145739
   399   30000B  E0                 	db	224
   400                           
   401                           ;Config register CONFIG7L @ 0x30000C
   402                           ;	Table Read Protection bit
   403                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   404                           ;	Table Read Protection bit
   405                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   406                           ;	Table Read Protection bit
   407                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   408                           ;	Table Read Protection bit
   409                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   410   30000C                     	org	3145740
   411   30000C  0F                 	db	15
   412                           
   413                           ;Config register CONFIG7H @ 0x30000D
   414                           ;	Boot Block Table Read Protection bit
   415                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   416   30000D                     	org	3145741
   417   30000D  40                 	db	64
   418                           tosu	equ	0xFFF
   419                           tosh	equ	0xFFE
   420                           tosl	equ	0xFFD
   421                           stkptr	equ	0xFFC
   422                           pclatu	equ	0xFFB
   423                           pclath	equ	0xFFA
   424                           pcl	equ	0xFF9
   425                           tblptru	equ	0xFF8
   426                           tblptrh	equ	0xFF7
   427                           tblptrl	equ	0xFF6
   428                           tablat	equ	0xFF5
   429                           prodh	equ	0xFF4
   430                           prodl	equ	0xFF3
   431                           indf0	equ	0xFEF
   432                           postinc0	equ	0xFEE
   433                           postdec0	equ	0xFED
   434                           preinc0	equ	0xFEC
   435                           plusw0	equ	0xFEB
   436                           fsr0h	equ	0xFEA
   437                           fsr0l	equ	0xFE9
   438                           wreg	equ	0xFE8
   439                           indf1	equ	0xFE7
   440                           postinc1	equ	0xFE6
   441                           postdec1	equ	0xFE5
   442                           preinc1	equ	0xFE4
   443                           plusw1	equ	0xFE3
   444                           fsr1h	equ	0xFE2
   445                           fsr1l	equ	0xFE1
   446                           bsr	equ	0xFE0
   447                           indf2	equ	0xFDF
   448                           postinc2	equ	0xFDE
   449                           postdec2	equ	0xFDD
   450                           preinc2	equ	0xFDC
   451                           plusw2	equ	0xFDB
   452                           fsr2h	equ	0xFDA
   453                           fsr2l	equ	0xFD9
   454                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0      75
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
DATA                 0      0       0       4        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRh          3E      0       0      21        0.0%
BITBIGSFRlh         2C      0       0      22        0.0%
BITBIGSFRllh         7      0       0      23        0.0%
BITBIGSFRlllh        7      0       0      24        0.0%
BITBIGSFRllll       22      0       0      25        0.0%
BIGRAM             7FF      0       0      26        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Thu Sep 08 20:41:04 2022

                     l21 7F82                       l26 7FC2                       u10 7F82  
                     u11 7F7E                       u20 7F90                       u21 7F8C  
                     u30 7FB0                       u31 7FAC                       u40 7FC2  
                     u41 7FBE                       u50 7FD0                       u51 7FCC  
                     u60 7FF0                       u61 7FEC                       u77 7F96  
                     u87 7FD6                      l710 7F64                      l720 7FA0  
                    l712 7F66                      l730 7FE0                      l722 7FB0  
                    l714 7F74                      l732 7FF0                      l724 7FB4  
                    l708 7F5C                      l734 7FF4                      l718 7F90  
                    l728 7FD0                      wreg 000FE8                     _LATB 000F8A  
                   _LATC 000F8B                     _main 7F5C                     start 0000  
           ___param_bank 000000                    ?_main 0001                    _TRISB 000F93  
                  status 000FD8          __initialization 7F56             __end_of_main 8000  
                 ??_main 0001            __activetblptr 000000                   _ADCON1 000FC1  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7F56  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7F56                  __ramtop 0800  
                __ptext0 7F5C     end_of_initialization 7F56                _PORTCbits 000F82  
              _TRISCbits 000F94      start_initialization 7F56                main@valor 0002  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 000000  
