<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス テンプレート DelaySlotPCState&lt; MachInst &gt;</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceGenericISA.html">GenericISA</a>::<a class="el" href="classGenericISA_1_1DelaySlotPCState.html">DelaySlotPCState</a>
  </div>
</div>
<div class="contents">
<h1>クラス テンプレート DelaySlotPCState&lt; MachInst &gt;</h1><!-- doxytag: class="GenericISA::DelaySlotPCState" --><!-- doxytag: inherits="GenericISA::SimplePCState" -->
<p><code>#include &lt;<a class="el" href="arch_2generic_2types_8hh_source.html">types.hh</a>&gt;</code></p>
<div class="dynheader">
DelaySlotPCState&lt; MachInst &gt;に対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classGenericISA_1_1DelaySlotPCState.gif" usemap="#DelaySlotPCState&lt; MachInst &gt;_map" alt=""/>
  <map id="DelaySlotPCState&lt; MachInst &gt;_map" name="DelaySlotPCState&lt; MachInst &gt;_map">
<area href="classGenericISA_1_1SimplePCState.html" alt="SimplePCState&lt; MachInst &gt;" shape="rect" coords="0,56,194,80"/>
<area href="classGenericISA_1_1PCStateBase.html" alt="PCStateBase" shape="rect" coords="0,0,194,24"/>
<area href="classGenericISA_1_1DelaySlotUPCState.html" alt="DelaySlotUPCState&lt; MachInst &gt;" shape="rect" coords="0,168,194,192"/>
</map>
 </div>
</div>

<p><a href="classGenericISA_1_1DelaySlotPCState-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1DelaySlotPCState.html#af8c8ed8f237bb3c44902919fb4b6b1a4">nnpc</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1DelaySlotPCState.html#aa271f07c4f1ca1fd242d543380f7e589">nnpc</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1DelaySlotPCState.html#a9a5b900e841dd75dc81970850547918f">set</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1DelaySlotPCState.html#a15af51f460b55a13caae04a26df39fe6">DelaySlotPCState</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1DelaySlotPCState.html#acd4d05536ddd4b3edb8afa3ff0708151">DelaySlotPCState</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1DelaySlotPCState.html#ae3f0eb15a9382eefff6b00cf7999c2e3">branching</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1DelaySlotPCState.html#a8903a4e9f3d5fb42d0faa9d53e21d85c">advance</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1DelaySlotPCState.html#ac87333e7d41d689a69647582933c9985">operator==</a> (const <a class="el" href="classGenericISA_1_1DelaySlotPCState.html">DelaySlotPCState</a>&lt; MachInst &gt; &amp;opc) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1DelaySlotPCState.html#aaa54c276268b580f71a09be1cca39cc5">operator!=</a> (const <a class="el" href="classGenericISA_1_1DelaySlotPCState.html">DelaySlotPCState</a>&lt; MachInst &gt; &amp;opc) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1DelaySlotPCState.html#a53e036786d17361be4c7320d39c99b84">serialize</a> (std::ostream &amp;os)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1DelaySlotPCState.html#af22e5d6d660b97db37003ac61ac4ee49">unserialize</a> (<a class="el" href="classCheckpoint.html">Checkpoint</a> *cp, const std::string &amp;section)</td></tr>
<tr><td colspan="2"><h2>Protected 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classGenericISA_1_1SimplePCState.html">SimplePCState</a>&lt; MachInst &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1DelaySlotPCState.html#a6d61e15302422cb743d88ee2ca4fd482">Base</a></td></tr>
<tr><td colspan="2"><h2>Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1DelaySlotPCState.html#a00ba864f85426f814e862055643f861f">_nnpc</a></td></tr>
</table>
<h3>template&lt;class MachInst&gt;<br/>
 class GenericISA::DelaySlotPCState&lt; MachInst &gt;</h3>

<hr/><h2>型定義</h2>
<a class="anchor" id="a6d61e15302422cb743d88ee2ca4fd482"></a><!-- doxytag: member="GenericISA::DelaySlotPCState::Base" ref="a6d61e15302422cb743d88ee2ca4fd482" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classGenericISA_1_1SimplePCState.html">SimplePCState</a>&lt;MachInst&gt; <a class="el" href="classGenericISA_1_1PCStateBase.html">Base</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classGenericISA_1_1SimplePCState.html#aa75666a3abd25e3bd389680193c6e8e6">SimplePCState&lt; MachInst &gt;</a>を再定義しています。</p>

<p><a class="el" href="classGenericISA_1_1DelaySlotUPCState.html#a79462b82fdf9d7f85047aab294b849d8">DelaySlotUPCState&lt; MachInst &gt;</a>で再定義されています。</p>

</div>
</div>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="a15af51f460b55a13caae04a26df39fe6"></a><!-- doxytag: member="GenericISA::DelaySlotPCState::DelaySlotPCState" ref="a15af51f460b55a13caae04a26df39fe6" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classGenericISA_1_1DelaySlotPCState.html">DelaySlotPCState</a> </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00297"></a>00297 {}
</pre></div></p>

</div>
</div>
<a class="anchor" id="acd4d05536ddd4b3edb8afa3ff0708151"></a><!-- doxytag: member="GenericISA::DelaySlotPCState::DelaySlotPCState" ref="acd4d05536ddd4b3edb8afa3ff0708151" args="(Addr val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classGenericISA_1_1DelaySlotPCState.html">DelaySlotPCState</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>val</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00298"></a>00298 { <span class="keyword">set</span>(<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>); }
</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="a8903a4e9f3d5fb42d0faa9d53e21d85c"></a><!-- doxytag: member="GenericISA::DelaySlotPCState::advance" ref="a8903a4e9f3d5fb42d0faa9d53e21d85c" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void advance </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classGenericISA_1_1SimplePCState.html#a8903a4e9f3d5fb42d0faa9d53e21d85c">SimplePCState&lt; MachInst &gt;</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00311"></a>00311     {
<a name="l00312"></a>00312         <a class="code" href="classGenericISA_1_1PCStateBase.html#aca8c2d126b6fd936bb5c48007248beed">Base::_pc</a> = <a class="code" href="classGenericISA_1_1PCStateBase.html#a1af7c66d6986c1ca86accf8304f958cf">Base::_npc</a>;
<a name="l00313"></a>00313         <a class="code" href="classGenericISA_1_1PCStateBase.html#a1af7c66d6986c1ca86accf8304f958cf">Base::_npc</a> = <a class="code" href="classGenericISA_1_1DelaySlotPCState.html#a00ba864f85426f814e862055643f861f">_nnpc</a>;
<a name="l00314"></a>00314         <a class="code" href="classGenericISA_1_1DelaySlotPCState.html#a00ba864f85426f814e862055643f861f">_nnpc</a> += <span class="keyword">sizeof</span>(<a class="code" href="namespaceAlphaISA.html#a301c22ea09fa33dcfe6ddf22f203699c">MachInst</a>);
<a name="l00315"></a>00315     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ae3f0eb15a9382eefff6b00cf7999c2e3"></a><!-- doxytag: member="GenericISA::DelaySlotPCState::branching" ref="ae3f0eb15a9382eefff6b00cf7999c2e3" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool branching </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classGenericISA_1_1SimplePCState.html#ae3f0eb15a9382eefff6b00cf7999c2e3">SimplePCState&lt; MachInst &gt;</a>を再定義しています。</p>

<p><a class="el" href="classGenericISA_1_1DelaySlotUPCState.html#ae3f0eb15a9382eefff6b00cf7999c2e3">DelaySlotUPCState&lt; MachInst &gt;</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00302"></a>00302     {
<a name="l00303"></a>00303         <span class="keywordflow">return</span> !(this-&gt;<a class="code" href="classGenericISA_1_1DelaySlotPCState.html#af8c8ed8f237bb3c44902919fb4b6b1a4">nnpc</a>() == this-&gt;<a class="code" href="classGenericISA_1_1SimplePCState.html#ae606c6164a927e305006d93c7fe0b0bd">npc</a>() + <span class="keyword">sizeof</span>(<a class="code" href="namespaceAlphaISA.html#a301c22ea09fa33dcfe6ddf22f203699c">MachInst</a>) &amp;&amp;
<a name="l00304"></a>00304                  (this-&gt;<a class="code" href="classGenericISA_1_1SimplePCState.html#ae606c6164a927e305006d93c7fe0b0bd">npc</a>() == this-&gt;<a class="code" href="classGenericISA_1_1SimplePCState.html#a4012b666ba851e747ea4229c7cf55c5b">pc</a>() + <span class="keyword">sizeof</span>(<a class="code" href="namespaceAlphaISA.html#a301c22ea09fa33dcfe6ddf22f203699c">MachInst</a>) ||
<a name="l00305"></a>00305                   this-&gt;<a class="code" href="classGenericISA_1_1SimplePCState.html#ae606c6164a927e305006d93c7fe0b0bd">npc</a>() == this-&gt;<a class="code" href="classGenericISA_1_1SimplePCState.html#a4012b666ba851e747ea4229c7cf55c5b">pc</a>() + 2 * <span class="keyword">sizeof</span>(<a class="code" href="namespaceAlphaISA.html#a301c22ea09fa33dcfe6ddf22f203699c">MachInst</a>)));
<a name="l00306"></a>00306     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aa271f07c4f1ca1fd242d543380f7e589"></a><!-- doxytag: member="GenericISA::DelaySlotPCState::nnpc" ref="aa271f07c4f1ca1fd242d543380f7e589" args="(Addr val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void nnpc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>val</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00288"></a>00288 { <a class="code" href="classGenericISA_1_1DelaySlotPCState.html#a00ba864f85426f814e862055643f861f">_nnpc</a> = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="af8c8ed8f237bb3c44902919fb4b6b1a4"></a><!-- doxytag: member="GenericISA::DelaySlotPCState::nnpc" ref="af8c8ed8f237bb3c44902919fb4b6b1a4" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> nnpc </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00287"></a>00287 { <span class="keywordflow">return</span> <a class="code" href="classGenericISA_1_1DelaySlotPCState.html#a00ba864f85426f814e862055643f861f">_nnpc</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aaa54c276268b580f71a09be1cca39cc5"></a><!-- doxytag: member="GenericISA::DelaySlotPCState::operator!=" ref="aaa54c276268b580f71a09be1cca39cc5" args="(const DelaySlotPCState&lt; MachInst &gt; &amp;opc) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool operator!= </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classGenericISA_1_1DelaySlotPCState.html">DelaySlotPCState</a>&lt; MachInst &gt; &amp;&nbsp;</td>
          <td class="paramname"> <em>opc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classGenericISA_1_1PCStateBase.html#af9600d6b82659d663fd0c8be2cbef409">PCStateBase</a>を再定義しています。</p>

<p><a class="el" href="classGenericISA_1_1DelaySlotUPCState.html#a62dd495435f7d310779afd1c1a0b42c6">DelaySlotUPCState&lt; MachInst &gt;</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00327"></a>00327     {
<a name="l00328"></a>00328         <span class="keywordflow">return</span> !(*<span class="keyword">this</span> == opc);
<a name="l00329"></a>00329     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac87333e7d41d689a69647582933c9985"></a><!-- doxytag: member="GenericISA::DelaySlotPCState::operator==" ref="ac87333e7d41d689a69647582933c9985" args="(const DelaySlotPCState&lt; MachInst &gt; &amp;opc) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool operator== </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classGenericISA_1_1DelaySlotPCState.html">DelaySlotPCState</a>&lt; MachInst &gt; &amp;&nbsp;</td>
          <td class="paramname"> <em>opc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classGenericISA_1_1PCStateBase.html#a8643649fe59176cb0c5e8b48738c36fe">PCStateBase</a>を再定義しています。</p>

<p><a class="el" href="classGenericISA_1_1DelaySlotUPCState.html#a3eaf06cc3c4e66eb1d29bafe9d140a8c">DelaySlotUPCState&lt; MachInst &gt;</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00319"></a>00319     {
<a name="l00320"></a>00320         <span class="keywordflow">return</span> <a class="code" href="classGenericISA_1_1PCStateBase.html#aca8c2d126b6fd936bb5c48007248beed">Base::_pc</a> == opc._pc &amp;&amp;
<a name="l00321"></a>00321                <a class="code" href="classGenericISA_1_1PCStateBase.html#a1af7c66d6986c1ca86accf8304f958cf">Base::_npc</a> == opc._npc &amp;&amp;
<a name="l00322"></a>00322                <a class="code" href="classGenericISA_1_1DelaySlotPCState.html#a00ba864f85426f814e862055643f861f">_nnpc</a> == opc._nnpc;
<a name="l00323"></a>00323     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a53e036786d17361be4c7320d39c99b84"></a><!-- doxytag: member="GenericISA::DelaySlotPCState::serialize" ref="a53e036786d17361be4c7320d39c99b84" args="(std::ostream &amp;os)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void serialize </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classGenericISA_1_1PCStateBase.html#a53e036786d17361be4c7320d39c99b84">PCStateBase</a>を再定義しています。</p>

<p><a class="el" href="classGenericISA_1_1DelaySlotUPCState.html#a53e036786d17361be4c7320d39c99b84">DelaySlotUPCState&lt; MachInst &gt;</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00333"></a>00333     {
<a name="l00334"></a>00334         <a class="code" href="classGenericISA_1_1PCStateBase.html#a53e036786d17361be4c7320d39c99b84">Base::serialize</a>(<a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>);
<a name="l00335"></a>00335         <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classGenericISA_1_1DelaySlotPCState.html#a00ba864f85426f814e862055643f861f">_nnpc</a>);
<a name="l00336"></a>00336     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a9a5b900e841dd75dc81970850547918f"></a><!-- doxytag: member="GenericISA::DelaySlotPCState::set" ref="a9a5b900e841dd75dc81970850547918f" args="(Addr val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>val</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Force this PC to reflect a particular value, resetting all its other fields around it. This is useful for in place (re)initialization.</p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>val</em>&nbsp;</td><td>The value to set the PC to. </td></tr>
  </table>
  </dd>
</dl>

<p><a class="el" href="classGenericISA_1_1SimplePCState.html#a9a5b900e841dd75dc81970850547918f">SimplePCState&lt; MachInst &gt;</a>を再定義しています。</p>

<p><a class="el" href="classGenericISA_1_1DelaySlotUPCState.html#a9a5b900e841dd75dc81970850547918f">DelaySlotUPCState&lt; MachInst &gt;</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00292"></a>00292     {
<a name="l00293"></a>00293         <a class="code" href="classGenericISA_1_1SimplePCState.html#a9a5b900e841dd75dc81970850547918f">Base::set</a>(<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00294"></a>00294         <a class="code" href="classGenericISA_1_1DelaySlotPCState.html#af8c8ed8f237bb3c44902919fb4b6b1a4">nnpc</a>(<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a> + 2 * <span class="keyword">sizeof</span>(<a class="code" href="namespaceAlphaISA.html#a301c22ea09fa33dcfe6ddf22f203699c">MachInst</a>));
<a name="l00295"></a>00295     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="af22e5d6d660b97db37003ac61ac4ee49"></a><!-- doxytag: member="GenericISA::DelaySlotPCState::unserialize" ref="af22e5d6d660b97db37003ac61ac4ee49" args="(Checkpoint *cp, const std::string &amp;section)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void unserialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpoint.html">Checkpoint</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>section</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classGenericISA_1_1PCStateBase.html#af22e5d6d660b97db37003ac61ac4ee49">PCStateBase</a>を再定義しています。</p>

<p><a class="el" href="classGenericISA_1_1DelaySlotUPCState.html#af22e5d6d660b97db37003ac61ac4ee49">DelaySlotUPCState&lt; MachInst &gt;</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00340"></a>00340     {
<a name="l00341"></a>00341         <a class="code" href="classGenericISA_1_1PCStateBase.html#af22e5d6d660b97db37003ac61ac4ee49">Base::unserialize</a>(cp, section);
<a name="l00342"></a>00342         <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classGenericISA_1_1DelaySlotPCState.html#a00ba864f85426f814e862055643f861f">_nnpc</a>);
<a name="l00343"></a>00343     }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="a00ba864f85426f814e862055643f861f"></a><!-- doxytag: member="GenericISA::DelaySlotPCState::_nnpc" ref="a00ba864f85426f814e862055643f861f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="classGenericISA_1_1DelaySlotPCState.html#a00ba864f85426f814e862055643f861f">_nnpc</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>arch/generic/<a class="el" href="arch_2generic_2types_8hh_source.html">types.hh</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
