============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Teriia
   Run Date =   Sun Jul  3 17:37:34 2022

   Run on =     DESKTOP-ND05MAH
============================================================
RUN-1002 : start command "open_project SDRV4_0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/ip/fifo8in.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../../../rtl/PWM.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../../../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(698)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1160)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../../../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../../../rtl/Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../../../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../../../rtl/filter.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../../../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../../../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/Ethernet_TX.v
HDL-5007 WARNING: identifier 'DATA_LEN' is used before its declaration in ../../../rtl/ethernet/Ethernet_TX.v(51)
HDL-5007 WARNING: identifier 'DATA_LEN' is used before its declaration in ../../../rtl/ethernet/Ethernet_TX.v(61)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../../../rtl/ip/oddr.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/counter_test.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/util_gmii_to_rgmii_new.v
RUN-1001 : Project manager successfully analyzed 75 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SDRV4_0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db ../syn_1/SDRV4_0_gate.db" in  1.918340s wall, 1.765625s user + 0.140625s system = 1.906250s CPU (99.4%)

RUN-1004 : used memory is 343 MB, reserved memory is 320 MB, peak memory is 351 MB
RUN-1002 : start command "read_sdc ../../../pin/timing_cons.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "create_clock -name adc_clkl -period 62.5 -waveform 0 31.25 "
RUN-1102 : create_clock: clock name: adc_clkl, type: 0, period: 62500, rise: 0, fall: 31250.
RUN-1002 : start command "get_nets  rgmii_rxc "
RUN-1002 : start command "create_clock -name rgmii_rxcl -period 8 -waveform 0 4 "
RUN-1102 : create_clock: clock name: rgmii_rxcl, type: 0, period: 8000, rise: 0, fall: 4000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "get_nets differentiator/filter/CLK"
RUN-1002 : start command "create_generated_clock -name filter_clkl -source  -master_clock adc_clkl -divide_by 32 -phase 0 "
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "get_clocks rgmii_rxcl"
RUN-1002 : start command "set_false_path -from  -to "
SYN-1001 : 	kept net: differentiator/clk(differentiator/clk_syn_1)
SYN-1001 : 	kept net: differentiator/filter/CLK(differentiator/filter/CLK_syn_5)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../../pin/timing_cons.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SDR_Pad
SYN-5055 WARNING: The kept net PLL/clk0_out will be merged to another kept net CW_clk
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CW_clk driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net differentiator/clk is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net QN8027_clk_dup_1 is clkc2 of pll PLL/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc3 of pll PLL/pll_inst.
SYN-4019 : Net clk_in_dup_1 is refclk of pll PLL/pll_inst.
SYN-4020 : Net clk_in_dup_1 is fbclk of pll PLL/pll_inst.
SYN-4024 : Net "differentiator/filter/CLK" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "rgmii_rxc_dup_1" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/rowcnt[1]" drives clk pins.
SYN-4024 : Net "ethernet/u1/gmii_rx_clk_in" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/sa_clk" drives clk pins.
SYN-4024 : Net "u_spi_master/u_spictrl/u_clkgen/spi_clk" drives clk pins.
SYN-4024 : Net "i2c/DUT_FIFO_TX/w_counter_n" drives clk pins.
SYN-4024 : Net "APBTube/ClkDiv/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net APBTube/ClkDiv/div_clk as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/rowcnt[1] as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/sa_clk as clock net
SYN-4025 : Tag rtl::Net CW_clk as clock net
SYN-4025 : Tag rtl::Net QN8027_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net differentiator/clk as clock net
SYN-4025 : Tag rtl::Net differentiator/filter/CLK as clock net
SYN-4025 : Tag rtl::Net ethernet/u1/gmii_rx_clk_in as clock net
SYN-4025 : Tag rtl::Net i2c/DUT_FIFO_TX/w_counter_n as clock net
SYN-4025 : Tag rtl::Net rgmii_rxc_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net u_spi_master/u_spictrl/u_clkgen/spi_clk as clock net
SYN-4026 : Tagged 14 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net differentiator/filter/CLK to drive 449 clock pins.
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net rgmii_rxc_dup_1 to drive 86 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/rowcnt[1] to drive 26 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/sa_clk to drive 10 clock pins.
SYN-4015 : Create BUFG instance for clk Net ethernet/u1/gmii_rx_clk_in to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_spi_master/u_spictrl/u_clkgen/spi_clk to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net i2c/DUT_FIFO_TX/w_counter_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net APBTube/ClkDiv/div_clk to drive 2 clock pins.
PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 13117 instances
RUN-0007 : 8476 luts, 3423 seqs, 709 mslices, 370 lslices, 81 pads, 14 brams, 29 dsps
RUN-1001 : There are total 15636 nets
RUN-1001 : 9291 nets have 2 pins
RUN-1001 : 4786 nets have [3 - 5] pins
RUN-1001 : 905 nets have [6 - 10] pins
RUN-1001 : 320 nets have [11 - 20] pins
RUN-1001 : 315 nets have [21 - 99] pins
RUN-1001 : 19 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     392     
RUN-1001 :   No   |  No   |  Yes  |     927     
RUN-1001 :   No   |  Yes  |  No   |     100     
RUN-1001 :   Yes  |  No   |  No   |     803     
RUN-1001 :   Yes  |  No   |  Yes  |    1068     
RUN-1001 :   Yes  |  Yes  |  No   |     133     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    11   |  88   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 107
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13115 instances, 8476 luts, 3423 seqs, 1079 slices, 190 macros(1079 instances: 709 mslices 370 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1529 pins
PHY-0007 : Cell area utilization is 54%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 51, tpin num: 65209, tnet num: 15337, tinst num: 13115, tnode num: 77117, tedge num: 107907.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15337 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.481887s wall, 1.390625s user + 0.078125s system = 1.468750s CPU (99.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.50841e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13115.
PHY-3001 : Level 1 #clusters 1905.
PHY-3001 : End clustering;  0.100091s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (109.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 54%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.34665e+06, overlap = 524.562
PHY-3002 : Step(2): len = 1.15184e+06, overlap = 544.656
PHY-3002 : Step(3): len = 865722, overlap = 620.219
PHY-3002 : Step(4): len = 791993, overlap = 647.188
PHY-3002 : Step(5): len = 621281, overlap = 736.094
PHY-3002 : Step(6): len = 531807, overlap = 777.969
PHY-3002 : Step(7): len = 417511, overlap = 877.812
PHY-3002 : Step(8): len = 367000, overlap = 938.25
PHY-3002 : Step(9): len = 309207, overlap = 1019.91
PHY-3002 : Step(10): len = 271598, overlap = 1062.59
PHY-3002 : Step(11): len = 232722, overlap = 1118.59
PHY-3002 : Step(12): len = 212445, overlap = 1157.78
PHY-3002 : Step(13): len = 185036, overlap = 1203.56
PHY-3002 : Step(14): len = 167903, overlap = 1233.31
PHY-3002 : Step(15): len = 150764, overlap = 1262.59
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.92809e-06
PHY-3002 : Step(16): len = 164173, overlap = 1216.59
PHY-3002 : Step(17): len = 216620, overlap = 1118.59
PHY-3002 : Step(18): len = 233183, overlap = 1076.88
PHY-3002 : Step(19): len = 246408, overlap = 1046.53
PHY-3002 : Step(20): len = 243134, overlap = 1005.06
PHY-3002 : Step(21): len = 243689, overlap = 990.219
PHY-3002 : Step(22): len = 236686, overlap = 964.781
PHY-3002 : Step(23): len = 239179, overlap = 974.094
PHY-3002 : Step(24): len = 238340, overlap = 984.875
PHY-3002 : Step(25): len = 242451, overlap = 984.781
PHY-3002 : Step(26): len = 239428, overlap = 985.844
PHY-3002 : Step(27): len = 238550, overlap = 986.938
PHY-3002 : Step(28): len = 236688, overlap = 967.781
PHY-3002 : Step(29): len = 235260, overlap = 971.5
PHY-3002 : Step(30): len = 231817, overlap = 992.844
PHY-3002 : Step(31): len = 229435, overlap = 995.062
PHY-3002 : Step(32): len = 228252, overlap = 990.812
PHY-3002 : Step(33): len = 225754, overlap = 1001.72
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.85619e-06
PHY-3002 : Step(34): len = 243185, overlap = 956.156
PHY-3002 : Step(35): len = 260725, overlap = 928.781
PHY-3002 : Step(36): len = 268118, overlap = 924.406
PHY-3002 : Step(37): len = 271262, overlap = 904.719
PHY-3002 : Step(38): len = 269867, overlap = 887.531
PHY-3002 : Step(39): len = 268099, overlap = 857.031
PHY-3002 : Step(40): len = 266245, overlap = 864.438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.71238e-06
PHY-3002 : Step(41): len = 292185, overlap = 862.594
PHY-3002 : Step(42): len = 315898, overlap = 827.156
PHY-3002 : Step(43): len = 325947, overlap = 809.438
PHY-3002 : Step(44): len = 328332, overlap = 793.406
PHY-3002 : Step(45): len = 324091, overlap = 791.625
PHY-3002 : Step(46): len = 322151, overlap = 796.812
PHY-3002 : Step(47): len = 321409, overlap = 779.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.54248e-05
PHY-3002 : Step(48): len = 348199, overlap = 731.062
PHY-3002 : Step(49): len = 371749, overlap = 668.625
PHY-3002 : Step(50): len = 385549, overlap = 637.375
PHY-3002 : Step(51): len = 389437, overlap = 625.438
PHY-3002 : Step(52): len = 387440, overlap = 615.875
PHY-3002 : Step(53): len = 386405, overlap = 604.875
PHY-3002 : Step(54): len = 385107, overlap = 626.156
PHY-3002 : Step(55): len = 385231, overlap = 622.656
PHY-3002 : Step(56): len = 384904, overlap = 615.438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.08495e-05
PHY-3002 : Step(57): len = 416721, overlap = 518.562
PHY-3002 : Step(58): len = 439082, overlap = 456.062
PHY-3002 : Step(59): len = 450165, overlap = 435.969
PHY-3002 : Step(60): len = 452880, overlap = 427.281
PHY-3002 : Step(61): len = 450528, overlap = 431.688
PHY-3002 : Step(62): len = 450110, overlap = 422
PHY-3002 : Step(63): len = 449398, overlap = 413.781
PHY-3002 : Step(64): len = 449880, overlap = 411.062
PHY-3002 : Step(65): len = 450014, overlap = 416.406
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.1699e-05
PHY-3002 : Step(66): len = 478709, overlap = 385.812
PHY-3002 : Step(67): len = 498170, overlap = 353
PHY-3002 : Step(68): len = 509795, overlap = 347.062
PHY-3002 : Step(69): len = 513624, overlap = 327.156
PHY-3002 : Step(70): len = 511901, overlap = 331.75
PHY-3002 : Step(71): len = 511175, overlap = 339.906
PHY-3002 : Step(72): len = 509028, overlap = 351.844
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000123398
PHY-3002 : Step(73): len = 534418, overlap = 301.594
PHY-3002 : Step(74): len = 558375, overlap = 276.938
PHY-3002 : Step(75): len = 568900, overlap = 279.156
PHY-3002 : Step(76): len = 573214, overlap = 289.375
PHY-3002 : Step(77): len = 573309, overlap = 275.344
PHY-3002 : Step(78): len = 574549, overlap = 264.094
PHY-3002 : Step(79): len = 573959, overlap = 272.969
PHY-3002 : Step(80): len = 573397, overlap = 270.062
PHY-3002 : Step(81): len = 572927, overlap = 261.281
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000245441
PHY-3002 : Step(82): len = 594174, overlap = 229.375
PHY-3002 : Step(83): len = 611878, overlap = 215.312
PHY-3002 : Step(84): len = 617209, overlap = 215.656
PHY-3002 : Step(85): len = 621284, overlap = 199.531
PHY-3002 : Step(86): len = 624522, overlap = 194.906
PHY-3002 : Step(87): len = 625967, overlap = 189.312
PHY-3002 : Step(88): len = 625213, overlap = 190.031
PHY-3002 : Step(89): len = 625314, overlap = 195.188
PHY-3002 : Step(90): len = 626583, overlap = 184.906
PHY-3002 : Step(91): len = 627400, overlap = 183.062
PHY-3002 : Step(92): len = 626696, overlap = 191.844
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000459559
PHY-3002 : Step(93): len = 637453, overlap = 191.344
PHY-3002 : Step(94): len = 645464, overlap = 183.281
PHY-3002 : Step(95): len = 647906, overlap = 172.469
PHY-3002 : Step(96): len = 649822, overlap = 172.188
PHY-3002 : Step(97): len = 653128, overlap = 191
PHY-3002 : Step(98): len = 656591, overlap = 194.75
PHY-3002 : Step(99): len = 657386, overlap = 189.062
PHY-3002 : Step(100): len = 658937, overlap = 187.531
PHY-3002 : Step(101): len = 662465, overlap = 183.875
PHY-3002 : Step(102): len = 665390, overlap = 190.5
PHY-3002 : Step(103): len = 664754, overlap = 187.906
PHY-3002 : Step(104): len = 664270, overlap = 186
PHY-3002 : Step(105): len = 665216, overlap = 176.406
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000910849
PHY-3002 : Step(106): len = 671537, overlap = 167.625
PHY-3002 : Step(107): len = 677966, overlap = 169.094
PHY-3002 : Step(108): len = 679890, overlap = 169.656
PHY-3002 : Step(109): len = 680997, overlap = 167
PHY-3002 : Step(110): len = 683144, overlap = 164.594
PHY-3002 : Step(111): len = 685279, overlap = 166.062
PHY-3002 : Step(112): len = 686488, overlap = 168.781
PHY-3002 : Step(113): len = 688600, overlap = 168.219
PHY-3002 : Step(114): len = 690593, overlap = 165.188
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00169332
PHY-3002 : Step(115): len = 694332, overlap = 163.906
PHY-3002 : Step(116): len = 698617, overlap = 167.844
PHY-3002 : Step(117): len = 700757, overlap = 163.406
PHY-3002 : Step(118): len = 702647, overlap = 160.312
PHY-3002 : Step(119): len = 704706, overlap = 163.719
PHY-3002 : Step(120): len = 706060, overlap = 163.906
PHY-3002 : Step(121): len = 706260, overlap = 161.438
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00273979
PHY-3002 : Step(122): len = 708347, overlap = 161.125
PHY-3002 : Step(123): len = 711602, overlap = 165.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019687s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (238.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15636.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 950040, over cnt = 2110(5%), over = 11439, worst = 86
PHY-1001 : End global iterations;  0.718534s wall, 1.046875s user + 0.156250s system = 1.203125s CPU (167.4%)

PHY-1001 : Congestion index: top1 = 115.50, top5 = 82.98, top10 = 69.91, top15 = 61.86.
PHY-3001 : End congestion estimation;  0.929797s wall, 1.218750s user + 0.187500s system = 1.406250s CPU (151.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15337 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.760468s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000211109
PHY-3002 : Step(124): len = 832992, overlap = 71.2812
PHY-3002 : Step(125): len = 824468, overlap = 56.6875
PHY-3002 : Step(126): len = 819172, overlap = 49.125
PHY-3002 : Step(127): len = 816346, overlap = 43.0312
PHY-3002 : Step(128): len = 814531, overlap = 41.3125
PHY-3002 : Step(129): len = 814008, overlap = 38.5625
PHY-3002 : Step(130): len = 813280, overlap = 41.625
PHY-3002 : Step(131): len = 810909, overlap = 45.6562
PHY-3002 : Step(132): len = 810042, overlap = 46.5
PHY-3002 : Step(133): len = 809181, overlap = 45.4062
PHY-3002 : Step(134): len = 807063, overlap = 43.125
PHY-3002 : Step(135): len = 804499, overlap = 43.25
PHY-3002 : Step(136): len = 803194, overlap = 50.4062
PHY-3002 : Step(137): len = 803701, overlap = 51.6875
PHY-3002 : Step(138): len = 803355, overlap = 48.0938
PHY-3002 : Step(139): len = 802847, overlap = 50.125
PHY-3002 : Step(140): len = 803429, overlap = 40
PHY-3002 : Step(141): len = 802708, overlap = 43.7188
PHY-3002 : Step(142): len = 801283, overlap = 45.4688
PHY-3002 : Step(143): len = 799648, overlap = 46.1875
PHY-3002 : Step(144): len = 798741, overlap = 47.5625
PHY-3002 : Step(145): len = 796907, overlap = 52.7812
PHY-3002 : Step(146): len = 794639, overlap = 54.875
PHY-3002 : Step(147): len = 793773, overlap = 55.5625
PHY-3002 : Step(148): len = 792959, overlap = 54.2188
PHY-3002 : Step(149): len = 791445, overlap = 53.0625
PHY-3002 : Step(150): len = 789085, overlap = 51.3438
PHY-3002 : Step(151): len = 788698, overlap = 47.8125
PHY-3002 : Step(152): len = 787269, overlap = 47.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000422218
PHY-3002 : Step(153): len = 794232, overlap = 45.2812
PHY-3002 : Step(154): len = 797583, overlap = 41.9375
PHY-3002 : Step(155): len = 806781, overlap = 38.4375
PHY-3002 : Step(156): len = 811109, overlap = 40.4688
PHY-3002 : Step(157): len = 813194, overlap = 40.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000844436
PHY-3002 : Step(158): len = 817475, overlap = 39.3438
PHY-3002 : Step(159): len = 819456, overlap = 37.9688
PHY-3002 : Step(160): len = 824233, overlap = 43
PHY-3002 : Step(161): len = 826145, overlap = 43.4375
PHY-3002 : Step(162): len = 828568, overlap = 42.9062
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 51/15636.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 959776, over cnt = 3053(8%), over = 13092, worst = 54
PHY-1001 : End global iterations;  1.066756s wall, 1.843750s user + 0.093750s system = 1.937500s CPU (181.6%)

PHY-1001 : Congestion index: top1 = 93.36, top5 = 74.98, top10 = 66.13, top15 = 60.66.
PHY-3001 : End congestion estimation;  1.411261s wall, 2.187500s user + 0.109375s system = 2.296875s CPU (162.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15337 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.743189s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (98.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000237755
PHY-3002 : Step(163): len = 828177, overlap = 141.594
PHY-3002 : Step(164): len = 817047, overlap = 120.5
PHY-3002 : Step(165): len = 802430, overlap = 106.75
PHY-3002 : Step(166): len = 789066, overlap = 97.7812
PHY-3002 : Step(167): len = 779134, overlap = 92.9688
PHY-3002 : Step(168): len = 766946, overlap = 99.6875
PHY-3002 : Step(169): len = 757197, overlap = 107.375
PHY-3002 : Step(170): len = 749405, overlap = 114.562
PHY-3002 : Step(171): len = 741689, overlap = 115.688
PHY-3002 : Step(172): len = 736012, overlap = 122.281
PHY-3002 : Step(173): len = 731062, overlap = 122.75
PHY-3002 : Step(174): len = 727676, overlap = 120.531
PHY-3002 : Step(175): len = 723805, overlap = 122.312
PHY-3002 : Step(176): len = 720601, overlap = 126.438
PHY-3002 : Step(177): len = 717707, overlap = 117.75
PHY-3002 : Step(178): len = 715032, overlap = 121.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00047551
PHY-3002 : Step(179): len = 721533, overlap = 111.625
PHY-3002 : Step(180): len = 725052, overlap = 105.594
PHY-3002 : Step(181): len = 732285, overlap = 112.438
PHY-3002 : Step(182): len = 740625, overlap = 101.469
PHY-3002 : Step(183): len = 744896, overlap = 99.125
PHY-3002 : Step(184): len = 745481, overlap = 94.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000951019
PHY-3002 : Step(185): len = 749552, overlap = 91.75
PHY-3002 : Step(186): len = 752578, overlap = 86.5
PHY-3002 : Step(187): len = 759705, overlap = 83.9688
PHY-3002 : Step(188): len = 766595, overlap = 76.4375
PHY-3002 : Step(189): len = 773539, overlap = 71.875
PHY-3002 : Step(190): len = 775291, overlap = 69.5
PHY-3002 : Step(191): len = 775830, overlap = 67.3438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 51, tpin num: 65209, tnet num: 15337, tinst num: 13115, tnode num: 77117, tedge num: 107907.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.134373s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (100.6%)

RUN-1004 : used memory is 547 MB, reserved memory is 536 MB, peak memory is 642 MB
OPT-1001 : Total overflow 417.28 peak overflow 4.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 448/15636.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 917712, over cnt = 3260(9%), over = 12012, worst = 36
PHY-1001 : End global iterations;  0.971229s wall, 1.656250s user + 0.015625s system = 1.671875s CPU (172.1%)

PHY-1001 : Congestion index: top1 = 89.20, top5 = 71.28, top10 = 63.10, top15 = 58.29.
PHY-1001 : End incremental global routing;  1.195319s wall, 1.890625s user + 0.015625s system = 1.906250s CPU (159.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15337 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.654254s wall, 0.593750s user + 0.062500s system = 0.656250s CPU (100.3%)

OPT-1001 : 23 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 81 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 12998 has valid locations, 160 needs to be replaced
PHY-3001 : design contains 13252 instances, 8483 luts, 3553 seqs, 1079 slices, 190 macros(1079 instances: 709 mslices 370 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 788261
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13700/15773.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 924768, over cnt = 3265(9%), over = 12024, worst = 36
PHY-1001 : End global iterations;  0.190208s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (156.1%)

PHY-1001 : Congestion index: top1 = 89.38, top5 = 71.40, top10 = 63.34, top15 = 58.52.
PHY-3001 : End congestion estimation;  0.457506s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (119.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 51, tpin num: 65710, tnet num: 15474, tinst num: 13252, tnode num: 77954, tedge num: 108635.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.137937s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (96.1%)

RUN-1004 : used memory is 587 MB, reserved memory is 580 MB, peak memory is 652 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15474 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.802127s wall, 1.703125s user + 0.046875s system = 1.750000s CPU (97.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(192): len = 787983, overlap = 0.25
PHY-3002 : Step(193): len = 788283, overlap = 0.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13785/15773.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 925632, over cnt = 3286(9%), over = 12056, worst = 36
PHY-1001 : End global iterations;  0.161936s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (106.1%)

PHY-1001 : Congestion index: top1 = 89.98, top5 = 71.56, top10 = 63.42, top15 = 58.61.
PHY-3001 : End congestion estimation;  0.418185s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (104.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15474 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.821944s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (100.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000713863
PHY-3002 : Step(194): len = 788186, overlap = 67.9688
PHY-3002 : Step(195): len = 788510, overlap = 67.6875
PHY-3001 : Final: Len = 788510, Over = 67.6875
PHY-3001 : End incremental placement;  3.901137s wall, 4.296875s user + 0.140625s system = 4.437500s CPU (113.7%)

OPT-1001 : Total overflow 419.12 peak overflow 4.00
OPT-1001 : End high-fanout net optimization;  6.143682s wall, 7.156250s user + 0.218750s system = 7.375000s CPU (120.0%)

OPT-1001 : Current memory(MB): used = 649, reserve = 639, peak = 664.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13798/15773.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 926576, over cnt = 3259(9%), over = 11652, worst = 36
PHY-1002 : len = 982024, over cnt = 2419(6%), over = 6220, worst = 36
PHY-1002 : len = 1.03145e+06, over cnt = 882(2%), over = 2174, worst = 19
PHY-1002 : len = 1.0571e+06, over cnt = 159(0%), over = 334, worst = 10
PHY-1002 : len = 1.06342e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  1.607085s wall, 2.437500s user + 0.046875s system = 2.484375s CPU (154.6%)

PHY-1001 : Congestion index: top1 = 71.19, top5 = 62.17, top10 = 57.54, top15 = 54.62.
OPT-1001 : End congestion update;  1.864558s wall, 2.703125s user + 0.046875s system = 2.750000s CPU (147.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15474 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.603606s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (95.8%)

OPT-0007 : Start: WNS -29177 TNS -334977 NUM_FEPS 19
OPT-6001 CRITICAL-WARNING: Abort timing optimization due to too bad WNS.
OPT-1001 : Current memory(MB): used = 647, reserve = 637, peak = 664.
OPT-1001 : End physical optimization;  9.991906s wall, 11.796875s user + 0.281250s system = 12.078125s CPU (120.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8483 LUT to BLE ...
SYN-4008 : Packed 8483 LUT and 1414 SEQ to BLE.
SYN-4003 : Packing 2139 remaining SEQ's ...
SYN-4005 : Packed 1906 SEQ with LUT/SLICE
SYN-4006 : 5239 single LUT's are left
SYN-4006 : 233 single SEQ's are left
SYN-4011 : Packing model "SDR_Pad" (AL_USER_NORMAL) with 8716/9942 primitive instances ...
PHY-3001 : End packing;  0.899797s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (100.7%)

PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 6152 instances
RUN-1001 : 3006 mslices, 3007 lslices, 81 pads, 14 brams, 29 dsps
RUN-1001 : There are total 14620 nets
RUN-1001 : 7546 nets have 2 pins
RUN-1001 : 5167 nets have [3 - 5] pins
RUN-1001 : 1078 nets have [6 - 10] pins
RUN-1001 : 376 nets have [11 - 20] pins
RUN-1001 : 447 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 6150 instances, 6013 slices, 190 macros(1079 instances: 709 mslices 370 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : After packing: Len = 808082, Over = 198.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8481/14620.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.03271e+06, over cnt = 2245(6%), over = 3602, worst = 8
PHY-1002 : len = 1.0391e+06, over cnt = 1559(4%), over = 2187, worst = 7
PHY-1002 : len = 1.05483e+06, over cnt = 769(2%), over = 928, worst = 6
PHY-1002 : len = 1.06525e+06, over cnt = 183(0%), over = 205, worst = 3
PHY-1002 : len = 1.06974e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.587464s wall, 2.109375s user + 0.109375s system = 2.218750s CPU (139.8%)

PHY-1001 : Congestion index: top1 = 71.23, top5 = 62.92, top10 = 58.38, top15 = 55.36.
PHY-3001 : End congestion estimation;  1.909982s wall, 2.437500s user + 0.109375s system = 2.546875s CPU (133.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 51, tpin num: 64293, tnet num: 14321, tinst num: 6150, tnode num: 74361, tedge num: 110275.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.257005s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (99.4%)

RUN-1004 : used memory is 599 MB, reserved memory is 590 MB, peak memory is 664 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.944673s wall, 1.906250s user + 0.031250s system = 1.937500s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.57929e-05
PHY-3002 : Step(196): len = 787130, overlap = 195.75
PHY-3002 : Step(197): len = 777032, overlap = 205
PHY-3002 : Step(198): len = 770854, overlap = 206.75
PHY-3002 : Step(199): len = 765864, overlap = 217.5
PHY-3002 : Step(200): len = 762402, overlap = 231
PHY-3002 : Step(201): len = 758834, overlap = 240.25
PHY-3002 : Step(202): len = 755312, overlap = 250.75
PHY-3002 : Step(203): len = 752367, overlap = 249.75
PHY-3002 : Step(204): len = 749146, overlap = 252.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000151586
PHY-3002 : Step(205): len = 764941, overlap = 218.25
PHY-3002 : Step(206): len = 776179, overlap = 190.75
PHY-3002 : Step(207): len = 778736, overlap = 189
PHY-3002 : Step(208): len = 780685, overlap = 180.25
PHY-3002 : Step(209): len = 783002, overlap = 178.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000301222
PHY-3002 : Step(210): len = 796339, overlap = 162
PHY-3002 : Step(211): len = 805294, overlap = 147.5
PHY-3002 : Step(212): len = 815470, overlap = 136
PHY-3002 : Step(213): len = 817682, overlap = 130.5
PHY-3002 : Step(214): len = 819296, overlap = 123.5
PHY-3002 : Step(215): len = 820303, overlap = 120.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000572697
PHY-3002 : Step(216): len = 829364, overlap = 108.75
PHY-3002 : Step(217): len = 835145, overlap = 110.75
PHY-3002 : Step(218): len = 841786, overlap = 107.25
PHY-3002 : Step(219): len = 844803, overlap = 107.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00114474
PHY-3002 : Step(220): len = 850592, overlap = 102
PHY-3002 : Step(221): len = 856820, overlap = 101.5
PHY-3002 : Step(222): len = 865451, overlap = 101.25
PHY-3002 : Step(223): len = 869823, overlap = 100.25
PHY-3002 : Step(224): len = 872437, overlap = 96.25
PHY-3002 : Step(225): len = 878952, overlap = 97
PHY-3002 : Step(226): len = 879377, overlap = 95.75
PHY-3002 : Step(227): len = 880064, overlap = 95.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00213665
PHY-3002 : Step(228): len = 884714, overlap = 94.25
PHY-3002 : Step(229): len = 887802, overlap = 91.25
PHY-3002 : Step(230): len = 891507, overlap = 96.5
PHY-3002 : Step(231): len = 896524, overlap = 89.25
PHY-3002 : Step(232): len = 901305, overlap = 87.75
PHY-3002 : Step(233): len = 903766, overlap = 90.25
PHY-3002 : Step(234): len = 907088, overlap = 88.5
PHY-3002 : Step(235): len = 909428, overlap = 86.25
PHY-3002 : Step(236): len = 910152, overlap = 86.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00392651
PHY-3002 : Step(237): len = 912509, overlap = 85.5
PHY-3002 : Step(238): len = 915764, overlap = 86.75
PHY-3002 : Step(239): len = 918823, overlap = 86.25
PHY-3002 : Step(240): len = 921327, overlap = 87.5
PHY-3002 : Step(241): len = 926613, overlap = 89.5
PHY-3002 : Step(242): len = 929718, overlap = 88.25
PHY-3002 : Step(243): len = 930861, overlap = 89
PHY-3002 : Step(244): len = 933799, overlap = 89.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.097040s wall, 1.000000s user + 1.828125s system = 2.828125s CPU (257.8%)

PHY-3001 : Trial Legalized: Len = 962530
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 134/14620.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.14767e+06, over cnt = 3021(8%), over = 5336, worst = 9
PHY-1002 : len = 1.17069e+06, over cnt = 1803(5%), over = 2690, worst = 8
PHY-1002 : len = 1.19249e+06, over cnt = 626(1%), over = 936, worst = 8
PHY-1002 : len = 1.20254e+06, over cnt = 188(0%), over = 249, worst = 4
PHY-1002 : len = 1.20629e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.177013s wall, 3.468750s user + 0.203125s system = 3.671875s CPU (168.7%)

PHY-1001 : Congestion index: top1 = 66.57, top5 = 60.48, top10 = 57.00, top15 = 54.48.
PHY-3001 : End congestion estimation;  2.540074s wall, 3.828125s user + 0.218750s system = 4.046875s CPU (159.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.716181s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000342234
PHY-3002 : Step(245): len = 917791, overlap = 45
PHY-3002 : Step(246): len = 899191, overlap = 59.25
PHY-3002 : Step(247): len = 883133, overlap = 76.5
PHY-3002 : Step(248): len = 873092, overlap = 79.25
PHY-3002 : Step(249): len = 865558, overlap = 82.75
PHY-3002 : Step(250): len = 859566, overlap = 87.75
PHY-3002 : Step(251): len = 855151, overlap = 93.25
PHY-3002 : Step(252): len = 852591, overlap = 92.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021833s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.6%)

PHY-3001 : Legalized: Len = 870696, Over = 0
PHY-3001 : Spreading special nets. 55 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.049677s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.4%)

PHY-3001 : 74 instances has been re-located, deltaX = 10, deltaY = 41, maxDist = 1.
PHY-3001 : Final: Len = 871650, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 51, tpin num: 64293, tnet num: 14321, tinst num: 6150, tnode num: 74361, tedge num: 110275.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.565619s wall, 1.515625s user + 0.046875s system = 1.562500s CPU (99.8%)

RUN-1004 : used memory is 618 MB, reserved memory is 605 MB, peak memory is 694 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2707/14620.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.04543e+06, over cnt = 2866(8%), over = 4842, worst = 7
PHY-1002 : len = 1.06292e+06, over cnt = 1857(5%), over = 2695, worst = 7
PHY-1002 : len = 1.0793e+06, over cnt = 1061(3%), over = 1493, worst = 5
PHY-1002 : len = 1.09573e+06, over cnt = 406(1%), over = 585, worst = 5
PHY-1002 : len = 1.10614e+06, over cnt = 9(0%), over = 10, worst = 2
PHY-1001 : End global iterations;  2.083044s wall, 3.125000s user + 0.171875s system = 3.296875s CPU (158.3%)

PHY-1001 : Congestion index: top1 = 66.42, top5 = 60.54, top10 = 56.87, top15 = 54.37.
PHY-1001 : End incremental global routing;  2.380800s wall, 3.406250s user + 0.171875s system = 3.578125s CPU (150.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.694827s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (101.2%)

OPT-1001 : 4 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 81 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6052 has valid locations, 16 needs to be replaced
PHY-3001 : design contains 6162 instances, 6025 slices, 190 macros(1079 instances: 709 mslices 370 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 874987
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13346/14629.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.10906e+06, over cnt = 99(0%), over = 109, worst = 3
PHY-1002 : len = 1.10899e+06, over cnt = 49(0%), over = 50, worst = 2
PHY-1002 : len = 1.10946e+06, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 1.10949e+06, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 1.10974e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.810371s wall, 0.843750s user + 0.031250s system = 0.875000s CPU (108.0%)

PHY-1001 : Congestion index: top1 = 66.51, top5 = 60.54, top10 = 56.89, top15 = 54.37.
PHY-3001 : End congestion estimation;  1.137465s wall, 1.156250s user + 0.046875s system = 1.203125s CPU (105.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 51, tpin num: 64383, tnet num: 14330, tinst num: 6162, tnode num: 74457, tedge num: 110393.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.563185s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (96.0%)

RUN-1004 : used memory is 662 MB, reserved memory is 653 MB, peak memory is 700 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14330 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.294907s wall, 2.203125s user + 0.031250s system = 2.234375s CPU (97.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(253): len = 874459, overlap = 0.5
PHY-3002 : Step(254): len = 874217, overlap = 0.75
PHY-3002 : Step(255): len = 874029, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13348/14629.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.1087e+06, over cnt = 47(0%), over = 56, worst = 5
PHY-1002 : len = 1.10876e+06, over cnt = 31(0%), over = 33, worst = 2
PHY-1002 : len = 1.10914e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.425088s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (99.2%)

PHY-1001 : Congestion index: top1 = 66.59, top5 = 60.52, top10 = 56.88, top15 = 54.39.
PHY-3001 : End congestion estimation;  0.723054s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (99.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14330 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.842684s wall, 0.812500s user + 0.031250s system = 0.843750s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000368851
PHY-3002 : Step(256): len = 874015, overlap = 1.25
PHY-3002 : Step(257): len = 873857, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005607s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 874008, Over = 0
PHY-3001 : End spreading;  0.052908s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (88.6%)

PHY-3001 : Final: Len = 874008, Over = 0
PHY-3001 : End incremental placement;  5.464874s wall, 5.468750s user + 0.171875s system = 5.640625s CPU (103.2%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  8.967168s wall, 10.187500s user + 0.359375s system = 10.546875s CPU (117.6%)

OPT-1001 : Current memory(MB): used = 708, reserve = 703, peak = 711.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13340/14629.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.1088e+06, over cnt = 63(0%), over = 70, worst = 4
PHY-1002 : len = 1.10891e+06, over cnt = 27(0%), over = 27, worst = 1
PHY-1002 : len = 1.10902e+06, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 1.1093e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.864374s wall, 0.921875s user + 0.109375s system = 1.031250s CPU (119.3%)

PHY-1001 : Congestion index: top1 = 66.66, top5 = 60.54, top10 = 56.84, top15 = 54.34.
OPT-1001 : End congestion update;  1.309912s wall, 1.343750s user + 0.140625s system = 1.484375s CPU (113.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14330 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.727021s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (98.9%)

OPT-0007 : Start: WNS -25945 TNS -299389 NUM_FEPS 19
OPT-1001 : End path based optimization;  2.040473s wall, 2.031250s user + 0.171875s system = 2.203125s CPU (108.0%)

OPT-1001 : Current memory(MB): used = 709, reserve = 703, peak = 711.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14330 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.681662s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (98.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13358/14629.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.1093e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.171553s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (100.2%)

PHY-1001 : Congestion index: top1 = 66.66, top5 = 60.54, top10 = 56.84, top15 = 54.34.
PHY-1001 : End incremental global routing;  0.584030s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (93.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14330 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.004241s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (99.6%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13358/14629.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.1093e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.142881s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (109.4%)

PHY-1001 : Congestion index: top1 = 66.66, top5 = 60.54, top10 = 56.84, top15 = 54.34.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14330 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.701473s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (100.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -25945 TNS -299389 NUM_FEPS 19
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 66.310345
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -25945ps with too many logic level 62 
RUN-1001 :       #2 path slack -25918ps with too many logic level 62 
RUN-1001 :       #3 path slack -25895ps with too many logic level 62 
RUN-1001 :       #4 path slack -25868ps with too many logic level 62 
RUN-1001 :       #5 path slack -25845ps with too many logic level 62 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   0 HFN exist on timing critical paths out of 14629 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 14629 nets
OPT-1001 : End physical optimization;  16.437256s wall, 17.390625s user + 0.718750s system = 18.109375s CPU (110.2%)

RUN-1003 : finish command "place" in  50.206369s wall, 80.921875s user + 13.328125s system = 94.250000s CPU (187.7%)

RUN-1004 : used memory is 652 MB, reserved memory is 642 MB, peak memory is 711 MB
RUN-1002 : start command "export_db SDRV4_0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_place.db" in  2.191521s wall, 3.546875s user + 0.125000s system = 3.671875s CPU (167.5%)

RUN-1004 : used memory is 652 MB, reserved memory is 643 MB, peak memory is 711 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route effort high"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |    high    |      medium      |   *    
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 6164 instances
RUN-1001 : 3009 mslices, 3016 lslices, 81 pads, 14 brams, 29 dsps
RUN-1001 : There are total 14629 nets
RUN-1001 : 7544 nets have 2 pins
RUN-1001 : 5158 nets have [3 - 5] pins
RUN-1001 : 1089 nets have [6 - 10] pins
RUN-1001 : 376 nets have [11 - 20] pins
RUN-1001 : 457 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 51, tpin num: 64383, tnet num: 14330, tinst num: 6162, tnode num: 74457, tedge num: 110393.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.486824s wall, 1.375000s user + 0.109375s system = 1.484375s CPU (99.8%)

RUN-1004 : used memory is 668 MB, reserved memory is 664 MB, peak memory is 711 MB
PHY-1001 : 3009 mslices, 3016 lslices, 81 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14330 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.0309e+06, over cnt = 2983(8%), over = 5420, worst = 10
PHY-1002 : len = 1.05664e+06, over cnt = 1871(5%), over = 2732, worst = 9
PHY-1002 : len = 1.0789e+06, over cnt = 726(2%), over = 1047, worst = 9
PHY-1002 : len = 1.09075e+06, over cnt = 239(0%), over = 353, worst = 9
PHY-1002 : len = 1.09737e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.387801s wall, 3.515625s user + 0.234375s system = 3.750000s CPU (157.0%)

PHY-1001 : Congestion index: top1 = 65.91, top5 = 60.73, top10 = 56.97, top15 = 54.23.
PHY-1001 : End global routing;  2.722368s wall, 3.843750s user + 0.234375s system = 4.078125s CPU (149.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 703, reserve = 700, peak = 711.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_10 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net ethernet/u1/gmii_rx_clk_in_syn_3 will be merged with clock ethernet/u1/gmii_rx_clk_in
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : Current memory(MB): used = 964, reserve = 965, peak = 964.
PHY-1001 : End build detailed router design. 4.020598s wall, 3.890625s user + 0.125000s system = 4.015625s CPU (99.9%)

PHY-1001 : Detail Route in high effort ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 142624, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 6.503020s wall, 6.375000s user + 0.109375s system = 6.484375s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 996, reserve = 998, peak = 996.
PHY-1001 : End phase 1; 6.512265s wall, 6.375000s user + 0.109375s system = 6.484375s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 7663 net; 23.438158s wall, 22.828125s user + 0.531250s system = 23.359375s CPU (99.7%)

PHY-1022 : len = 2.01511e+06, over cnt = 675(0%), over = 675, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 1010, reserve = 1008, peak = 1010.
PHY-1001 : End initial routed; 69.943422s wall, 90.718750s user + 1.453125s system = 92.171875s CPU (131.8%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 3688/13419(27%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -42.805  |  -2835.143  |  711  
RUN-1001 :   Hold   |   0.080   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 2.888687s wall, 2.828125s user + 0.062500s system = 2.890625s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 1016, reserve = 1015, peak = 1016.
PHY-1001 : End phase 2; 72.832179s wall, 93.546875s user + 1.515625s system = 95.062500s CPU (130.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 1580 nets with SWNS -41.066ns STNS -2298.358ns FEP 694.
PHY-1001 : End OPT Iter 1; 1.136581s wall, 6.843750s user + 0.187500s system = 7.031250s CPU (618.6%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 856 nets with SWNS -39.116ns STNS -2183.880ns FEP 678.
PHY-1001 : End OPT Iter 2; 2.674532s wall, 4.500000s user + 0.171875s system = 4.671875s CPU (174.7%)

PHY-1001 : ===== OPT Iter 3 =====
PHY-1001 : Processed 755 nets with SWNS -38.155ns STNS -968.818ns FEP 559.
PHY-1001 : End OPT Iter 3; 5.090694s wall, 7.734375s user + 0.218750s system = 7.953125s CPU (156.2%)

PHY-1001 : ===== OPT Iter 4 =====
PHY-1001 : Processed 253 nets with SWNS -37.066ns STNS -439.248ns FEP 24.
PHY-1001 : End OPT Iter 4; 1.148512s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (115.6%)

PHY-1001 : ===== OPT Iter 5 =====
PHY-1001 : Processed 54 pins with SWNS -36.913ns STNS -437.565ns FEP 24.
PHY-1001 : End OPT Iter 5; 0.391592s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (99.8%)

PHY-1022 : len = 2.08279e+06, over cnt = 5061(0%), over = 5107, worst = 2, crit = 0
PHY-1001 : End optimize timing; 10.695360s wall, 21.000000s user + 0.640625s system = 21.640625s CPU (202.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.02851e+06, over cnt = 315(0%), over = 316, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 12.745397s wall, 13.843750s user + 0.250000s system = 14.093750s CPU (110.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.03006e+06, over cnt = 44(0%), over = 44, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.310322s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (113.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.03054e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 1.297919s wall, 1.265625s user + 0.046875s system = 1.312500s CPU (101.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.03066e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 1.727178s wall, 1.656250s user + 0.062500s system = 1.718750s CPU (99.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.03057e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 2.242061s wall, 2.250000s user + 0.000000s system = 2.250000s CPU (100.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.0307e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 1.240549s wall, 1.218750s user + 0.031250s system = 1.250000s CPU (100.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.03069e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 1.040454s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (100.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.0307e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 1.584429s wall, 1.546875s user + 0.031250s system = 1.578125s CPU (99.6%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1022 : len = 2.03074e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 1.619161s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (100.4%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1022 : len = 2.03066e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.188620s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (107.7%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.03064e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.204965s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.1%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.03065e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.202091s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (100.5%)

PHY-1001 : ==== DR Iter 13 ====
PHY-1022 : len = 2.03064e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.248637s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.5%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.03062e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 0.297264s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (94.6%)

PHY-1001 : ===== DR Iter 15 =====
PHY-1022 : len = 2.03066e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.223674s wall, 0.218750s user + 0.078125s system = 0.296875s CPU (132.7%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 2.03066e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.219161s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.8%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 2.03066e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 0.224807s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (90.4%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 2.03065e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.247769s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.9%)

PHY-1001 : ==== DR Iter 19 ====
PHY-1022 : len = 2.03066e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 19; 0.192765s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (97.3%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 1121/13419(8%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -37.547  |  -496.939  |  126  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.959772s wall, 2.890625s user + 0.046875s system = 2.937500s CPU (99.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 1359 feed throughs used by 976 nets
PHY-1001 : End commit to database; 2.155134s wall, 2.078125s user + 0.078125s system = 2.156250s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 1105, reserve = 1106, peak = 1105.
PHY-1001 : End phase 3; 43.209668s wall, 54.343750s user + 1.359375s system = 55.703125s CPU (128.9%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 63 pins with SWNS -36.621ns STNS -486.753ns FEP 126.
PHY-1001 : End OPT Iter 1; 0.468398s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (100.1%)

PHY-1022 : len = 2.03064e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.678681s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (99.0%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-36.621ns, -486.753ns, 126}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.03046e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.169814s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (101.2%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 1121/13419(8%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -37.210  |  -493.232  |  126  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.894048s wall, 2.796875s user + 0.093750s system = 2.890625s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 1365 feed throughs used by 982 nets
PHY-1001 : End commit to database; 2.152062s wall, 2.062500s user + 0.078125s system = 2.140625s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 1113, reserve = 1115, peak = 1113.
PHY-1001 : End phase 4; 5.949013s wall, 5.734375s user + 0.187500s system = 5.921875s CPU (99.5%)

PHY-1003 : Routed, final wirelength = 2.03046e+06
PHY-1001 : Current memory(MB): used = 1115, reserve = 1117, peak = 1115.
PHY-1001 : End export database. 0.086538s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (90.3%)

PHY-1001 : End detail routing;  133.046570s wall, 164.390625s user + 3.312500s system = 167.703125s CPU (126.0%)

RUN-1003 : finish command "route" in  138.184065s wall, 170.531250s user + 3.671875s system = 174.203125s CPU (126.1%)

RUN-1004 : used memory is 1110 MB, reserved memory is 1113 MB, peak memory is 1115 MB
RUN-1002 : start command "report_area -io_info -file SDRV4_0_phy.area"
RUN-1001 : standard
***Report Model: SDR_Pad Device: EG4S20BG256***

IO Statistics
#IO                        81
  #input                   19
  #output                  59
  #inout                    3

Utilization Statistics
#lut                    11489   out of  19600   58.62%
#reg                     3753   out of  19600   19.15%
#le                     11722
  #lut only              7969   out of  11722   67.98%
  #reg only               233   out of  11722    1.99%
  #lut&reg               3520   out of  11722   30.03%
#dsp                       29   out of     29  100.00%
#bram                       6   out of     64    9.38%
  #bram9k                   4
  #fifo9k                   2
#bram32k                    8   out of     16   50.00%
#adc                        1   out of      1  100.00%
#pad                       81   out of    186   43.55%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      13   out of     16   81.25%

Clock Resource Statistics
Index     ClockNet                                   Type               DriverType         Driver                                                  Fanout
#1        u_logic/SCLK                               GCLK               pll                PLL/pll_inst.clkc3                                      2305
#2        differentiator/filter/CLK                  GCLK               lslice             Buzzer/TunePWM_BGM/PWM_n1_syn_306.q0                    292
#3        SWCLK_dup_1                                GCLK               io                 SWCLK_syn_2.di                                          78
#4        rgmii_rxc_dup_1                            GCLK               io                 rgmii_rxc_syn_2.di                                      67
#5        APB_Keyboard/KeyToCol/rowcnt[1]            GCLK               lslice             i2c/DUT_FIFO_TX/reg1_syn_55.q0                          18
#6        differentiator/clk                         GCLK               pll                PLL/pll_inst.clkc1                                      16
#7        APB_Keyboard/KeyToCol/sa_clk               GCLK               lslice             APB_Keyboard/KeyToCol/sa_clk_reg_syn_9.q1               8
#8        ethernet/u1/gmii_rx_clk_in                 GCLK               mslice             ethernet/u1/gmii_rx_clk_in_syn_7.f1                     8
#9        u_spi_master/u_spictrl/u_clkgen/spi_clk    GCLK               mslice             u_spi_master/u_spictrl/u_clkgen/running_reg_syn_5.q0    4
#10       i2c/DUT_FIFO_TX/w_counter_n                GCLK               lslice             i2c/DUT_I2C_INTERNAL_RX_TX/SDA_OUT_n1_syn_187.f0        3
#11       APBTube/ClkDiv/div_clk                     GCLK               mslice             APBTube/ClkDiv/div_clk_reg_syn_9.q0                     2
#12       clk_in_dup_1                               GeneralRouting     io                 clk_in_syn_2.di                                         1
#13       PLL/clk0_buf                               GCLK               pll                PLL/pll_inst.clkc0                                      0
#14       QN8027_clk_dup_1                           GCLK               pll                PLL/pll_inst.clkc2                                      0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     BGM_sw         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD           INPUT        F13        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
     clk_in         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      engg          INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
     mic_in         INPUT        P11        LVCMOS33          N/A          PULLUP      NONE    
   out_switch       INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
   pwm_start        INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   rgmii_rxc        INPUT         K6        LVCMOS33          N/A          PULLUP      NONE    
       A           OUTPUT         A4        LVCMOS33           8            NONE       NONE    
    Audio_Lo       OUTPUT         P8        LVCMOS33           8            NONE       NONE    
       B           OUTPUT         A6        LVCMOS33           8            NONE       NONE    
       C           OUTPUT         B8        LVCMOS33           8            NONE       NONE    
       D           OUTPUT         E8        LVCMOS33           8            NONE       NONE    
     DIG[3]        OUTPUT         A3        LVCMOS33           8            NONE       NONE    
     DIG[2]        OUTPUT         A5        LVCMOS33           8            NONE       NONE    
     DIG[1]        OUTPUT         B6        LVCMOS33           8            NONE       NONE    
     DIG[0]        OUTPUT         C9        LVCMOS33           8            NONE       NONE    
       DP          OUTPUT         C8        LVCMOS33           8            NONE       NONE    
       E           OUTPUT         A7        LVCMOS33           8            NONE       NONE    
       F           OUTPUT         B5        LVCMOS33           8            NONE       NONE    
       G           OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   LCD_BL_CTR      OUTPUT         F5        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT         C7        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT         E3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT         C3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT         B1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT         A2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT         B2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT         F6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT         B3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT         D5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT         C4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT         E6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT         C5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT         C6        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT         E7        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT         D8        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT         D6        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT         F7        LVCMOS33           8            NONE       NONE    
   MSI001_clk      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
    PWM_out        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
   QN8027_clk      OUTPUT        T15        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT         M9        LVCMOS33           8            NONE       NONE    
    SPI_CS_0       OUTPUT         P9        LVCMOS33           8            NONE       NONE    
   SPI_SDO_0       OUTPUT         N9        LVCMOS33           8            NONE       NONE    
      TXD          OUTPUT        F15        LVCMOS33           8            NONE       NONE    
  afull_flag1      OUTPUT        E13        LVCMOS33           8            NONE       NONE    
  afull_flag2      OUTPUT        C16        LVCMOS33           8            NONE       NONE    
  empty_flag1      OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  empty_flag2      OUTPUT        B16        LVCMOS33           8            NONE       NONE    
   full_flag1      OUTPUT        B15        LVCMOS33           8            NONE       NONE    
   full_flag2      OUTPUT        C15        LVCMOS33           8            NONE       NONE    
  rgmii_td[3]      OUTPUT         G5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[2]      OUTPUT         H4        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[1]      OUTPUT         G6        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[0]      OUTPUT         H5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_tx_ctl     OUTPUT         G3        LVCMOS33           8            NONE      ODDRX1   
   rgmii_txc       OUTPUT         H3        LVCMOS33           8            NONE      ODDRX1   
     row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
  speaker_out      OUTPUT         N8        LVCMOS33           8            NONE       NONE    
      SCL           INOUT         P7        LVCMOS33           8           PULLUP      NONE    
      SDA           INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                                |Module                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                                     |SDR_Pad                         |11722  |10491   |998     |3759    |14      |29      |
|  ADC                                   |ADC                             |0      |0       |0       |0       |0       |0       |
|  AHB_FIFO_Interface                    |AHB_FIFO_Interface              |6      |6       |0       |2       |0       |0       |
|  APBTube                               |APBTube                         |81     |71      |10      |48      |0       |0       |
|    ClkDiv                              |ClkDiv                          |29     |19      |10      |9       |0       |0       |
|    SSeg                                |SSeg                            |16     |16      |0       |3       |0       |0       |
|  APB_Keyboard                          |APB_Keyboard                    |107    |92      |15      |67      |0       |0       |
|    KeyToCol                            |KeyToCol                        |90     |75      |15      |51      |0       |0       |
|  Buzzer                                |Buzzer                          |635    |560     |44      |300     |0       |0       |
|    APB_BDMAC                           |APB_BDMAC                       |79     |77      |0       |56      |0       |0       |
|    AddrCnt_BGM                         |AddrCnt                         |62     |54      |8       |32      |0       |0       |
|    AddrCnt_Sound                       |AddrCnt                         |58     |50      |8       |29      |0       |0       |
|    BDMA_BGM                            |BDMA                            |29     |29      |0       |26      |0       |0       |
|    BDMA_Sound                          |BDMA                            |32     |32      |0       |30      |0       |0       |
|    BeatCnt_BGM                         |BeatCnt                         |66     |54      |8       |28      |0       |0       |
|    BeatCnt_Sound                       |BeatCnt                         |53     |41      |8       |28      |0       |0       |
|    BuzzerCtr_BGM                       |BuzzerCtr                       |12     |12      |0       |4       |0       |0       |
|    BuzzerCtr_Sound                     |BuzzerCtr                       |4      |4       |0       |2       |0       |0       |
|    TunePWM_BGM                         |TunePWM                         |109    |103     |6       |23      |0       |0       |
|    TunePWM_Sound                       |TunePWM                         |107    |101     |6       |20      |0       |0       |
|  Interface_9341                        |Interface_9341                  |7      |7       |0       |4       |0       |0       |
|  Interface_9341_FIFO                   |FIFO_synq                       |139    |133     |6       |39      |0       |0       |
|  PLL                                   |PLL                             |0      |0       |0       |0       |0       |0       |
|  PTFIFO                                |FIFO_synq                       |116    |108     |8       |12      |0       |0       |
|  Printer                               |Printer                         |331    |305     |26      |125     |0       |0       |
|    LCD_ini                             |LCD_ini                         |67     |58      |9       |15      |0       |0       |
|      Block_ROM_init_data               |Block_ROM_init_data             |32     |32      |0       |0       |0       |0       |
|      Block_ROM_init_sign               |Block_ROM_init_sign             |4      |4       |0       |0       |0       |0       |
|    Printer_ctr                         |Printer_ctr                     |63     |63      |0       |34      |0       |0       |
|  RAMCODE_Interface                     |AHBlite_Block_RAM               |88     |88      |0       |35      |0       |0       |
|  RAMDATA_Interface                     |AHBlite_Block_RAM               |40     |40      |0       |16      |0       |0       |
|  RAM_CODE                              |Block_RAM                       |4      |4       |0       |1       |8       |0       |
|  RAM_DATA                              |Block_RAM                       |7      |7       |0       |2       |4       |0       |
|  RSSI_reader                           |RSSI_reader                     |22     |18      |4       |10      |0       |0       |
|  RealTankSoCBusMtx                     |RealTankSoCBusMtx               |167    |165     |0       |94      |0       |0       |
|    u_RealTankSoCBusIn_0                |RealTankSoCBusIn                |33     |33      |0       |18      |0       |0       |
|    u_RealTankSoCBusIn_1                |RealTankSoCBusIn                |17     |16      |0       |16      |0       |0       |
|    u_RealTankSoCBusIn_2                |RealTankSoCBusIn                |18     |18      |0       |17      |0       |0       |
|    u_RealTankSoCBusIn_3                |RealTankSoCBusIn                |16     |15      |0       |15      |0       |0       |
|    u_realtanksocbusdecs0               |RealTankSoCBusDecS0             |8      |8       |0       |0       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |8      |8       |0       |0       |0       |0       |
|    u_realtanksocbusoutm0_0             |RealTankSoCBusOutM0             |55     |55      |0       |21      |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM0             |53     |53      |0       |19      |0       |0       |
|    u_realtanksocbusoutm1_1             |RealTankSoCBusOutM1             |4      |4       |0       |1       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM1             |4      |4       |0       |1       |0       |0       |
|    u_realtanksocbusoutm2_2             |RealTankSoCBusOutM2             |8      |8       |0       |4       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM2             |6      |6       |0       |3       |0       |0       |
|    u_realtanksocbusoutm3_3             |RealTankSoCBusOutM3             |8      |8       |0       |2       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM3             |8      |8       |0       |2       |0       |0       |
|  SNR_reader                            |SNR_reader                      |92     |70      |22      |17      |0       |0       |
|  Timer                                 |Timer                           |47     |27      |10      |28      |0       |0       |
|  UART                                  |cmsdk_apb_uart                  |192    |180     |12      |105     |0       |0       |
|  ahb_to_apb                            |cmsdk_ahb_to_apb                |65     |65      |0       |19      |0       |0       |
|  differentiator                        |differentiator                  |1259   |595     |487     |466     |0       |26      |
|    filter                              |filter                          |1101   |519     |415     |444     |0       |24      |
|  ethernet                              |ethernet                        |298    |262     |34      |84      |2       |0       |
|    Ethernet_TX_Inst                    |Ethernet_TX                     |286    |252     |34      |76      |0       |0       |
|    counter_fifo                        |counter_fifo                    |2      |2       |0       |2       |0       |0       |
|    fifo1                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|    fifo2                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|    u1                                  |util_gmii_to_rgmii              |10     |8       |0       |6       |0       |0       |
|  i2c                                   |i2c                             |419    |327     |92      |82      |0       |0       |
|    DUT_APB                             |apb                             |20     |20      |0       |17      |0       |0       |
|    DUT_FIFO_TX                         |i2c_fifo                        |56     |56      |0       |13      |0       |0       |
|    DUT_I2C_INTERNAL_RX_TX              |module_i2c                      |343    |251     |92      |52      |0       |0       |
|  pwm_dac                               |pwm                             |486    |354     |132     |45      |0       |0       |
|  u_RSSI_APB                            |RSSI_APB_interface              |2      |2       |0       |2       |0       |0       |
|  u_SNR_APB                             |SNR_APB_interface               |2      |2       |0       |1       |0       |0       |
|  u_logic                               |cortexm0ds_logic                |6086   |6018    |59      |1647    |0       |3       |
|  u_spi_master                          |apb_spi_master                  |994    |957     |37      |489     |0       |0       |
|    u_axiregs                           |spi_master_apb_if               |75     |75      |0       |70      |0       |0       |
|    u_rxfifo                            |spi_master_fifo                 |10     |10      |0       |5       |0       |0       |
|    u_spictrl                           |spi_master_controller           |649    |612     |37      |188     |0       |0       |
|      u_clkgen                          |spi_master_clkgen               |122    |117     |5       |30      |0       |0       |
|      u_rxreg                           |spi_master_rx                   |67     |53      |14      |32      |0       |0       |
|      u_txreg                           |spi_master_tx                   |436    |418     |18      |125     |0       |0       |
|    u_txfifo                            |spi_master_fifo                 |260    |260     |0       |226     |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7466  
    #2          2       3052  
    #3          3       1322  
    #4          4       780   
    #5        5-10      1153  
    #6        11-50     741   
    #7       51-100      22   
    #8       101-500     1    
  Average     3.28            

RUN-1002 : start command "export_db SDRV4_0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_pr.db" in  2.556596s wall, 4.203125s user + 0.062500s system = 4.265625s CPU (166.8%)

RUN-1004 : used memory is 1105 MB, reserved memory is 1107 MB, peak memory is 1149 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 51, tpin num: 64383, tnet num: 14330, tinst num: 6162, tnode num: 74457, tedge num: 110393.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.561819s wall, 1.500000s user + 0.062500s system = 1.562500s CPU (100.0%)

RUN-1004 : used memory is 1104 MB, reserved memory is 1106 MB, peak memory is 1149 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14330 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 Similar messages will be suppressed.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 14 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SDRV4_0_phy.timing, timing summary in SDRV4_0_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing" in  1.123077s wall, 1.078125s user + 0.046875s system = 1.125000s CPU (100.2%)

RUN-1004 : used memory is 1105 MB, reserved memory is 1106 MB, peak memory is 1149 MB
RUN-1002 : start command "export_bid SDRV4_0_inst.bid"
RUN-1002 : start command "bitgen -bit SDRV4_0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 6162
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 14629, pip num: 163753
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 1365
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3168 valid insts, and 447018 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file SDRV4_0.bit.
RUN-1003 : finish command "bitgen -bit SDRV4_0.bit" in  16.256899s wall, 194.890625s user + 6.125000s system = 201.015625s CPU (1236.5%)

RUN-1004 : used memory is 1134 MB, reserved memory is 1142 MB, peak memory is 1318 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220703_173734.log"
