
*** Running vivado
    with args -log system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system.tcl -notrace
Command: synth_design -top system -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27868 
WARNING: [Synth 8-2611] redeclaration of ansi port clkDiv is not allowed [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab03/lab03.srcs/sources_1/new/clockDiv.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port segments is not allowed [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab02/lab02.srcs/sources_1/new/hexTo7Segment.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 402.219 ; gain = 113.207
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab03/lab03.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab03/lab03.srcs/sources_1/new/clockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (1#1) [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab03/lab03.srcs/sources_1/new/clockDiv.v:23]
INFO: [Synth 8-6157] synthesizing module 'dFlipFlop' [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab03/lab03.srcs/sources_1/new/dFlipFlop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dFlipFlop' (2#1) [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab03/lab03.srcs/sources_1/new/dFlipFlop.v:23]
INFO: [Synth 8-6157] synthesizing module 'singlePulser' [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab03/lab03.srcs/sources_1/new/singlePulser.v:23]
INFO: [Synth 8-6155] done synthesizing module 'singlePulser' (3#1) [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab03/lab03.srcs/sources_1/new/singlePulser.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCDCounter' [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab03/lab03.srcs/sources_1/new/BCDCounter.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab03/lab03.srcs/sources_1/new/BCDCounter.v:35]
WARNING: [Synth 8-3848] Net cout in module/entity BCDCounter does not have driver. [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab03/lab03.srcs/sources_1/new/BCDCounter.v:26]
INFO: [Synth 8-6155] done synthesizing module 'BCDCounter' (4#1) [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab03/lab03.srcs/sources_1/new/BCDCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'quadSevenSeg' [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab02/lab02.srcs/sources_1/new/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'hexTo7Segment' [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab02/lab02.srcs/sources_1/new/hexTo7Segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hexTo7Segment' (5#1) [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab02/lab02.srcs/sources_1/new/hexTo7Segment.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab02/lab02.srcs/sources_1/new/quadSevenSeg.v:65]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab02/lab02.srcs/sources_1/new/quadSevenSeg.v:65]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab02/lab02.srcs/sources_1/new/quadSevenSeg.v:65]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab02/lab02.srcs/sources_1/new/quadSevenSeg.v:65]
INFO: [Synth 8-6155] done synthesizing module 'quadSevenSeg' (6#1) [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab02/lab02.srcs/sources_1/new/quadSevenSeg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system' (7#1) [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab03/lab03.srcs/sources_1/new/system.v:23]
WARNING: [Synth 8-3331] design BCDCounter has unconnected port cout
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 435.512 ; gain = 146.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 435.512 ; gain = 146.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 435.512 ; gain = 146.500
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/contraints/lab3.xdc]
Finished Parsing XDC File [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/contraints/lab3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/contraints/lab3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 776.094 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 776.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 776.105 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 776.105 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 776.105 ; gain = 487.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 776.105 ; gain = 487.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 776.105 ; gain = 487.094
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 776.105 ; gain = 487.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 71    
+---Muxes : 
	   5 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module singlePulser 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
Module BCDCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
Module quadSevenSeg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module clockDiv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlipFlop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design system has port dp driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 776.105 ; gain = 487.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 776.105 ; gain = 487.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 776.105 ; gain = 487.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 803.805 ; gain = 514.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 803.805 ; gain = 514.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 803.805 ; gain = 514.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 803.805 ; gain = 514.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 803.805 ; gain = 514.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 803.805 ; gain = 514.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 803.805 ; gain = 514.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |    20|
|3     |LUT2 |    13|
|4     |LUT3 |     4|
|5     |LUT4 |    11|
|6     |LUT5 |    13|
|7     |LUT6 |    13|
|8     |FDRE |    70|
|9     |IBUF |    11|
|10    |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |   169|
|2     |  \genblk1[0].cd    |clockDiv        |     2|
|3     |  \genblk1[10].cd   |clockDiv_0      |     2|
|4     |  \genblk1[11].cd   |clockDiv_1      |     2|
|5     |  \genblk1[12].cd   |clockDiv_2      |     2|
|6     |  \genblk1[13].cd   |clockDiv_3      |     2|
|7     |  \genblk1[14].cd   |clockDiv_4      |     2|
|8     |  \genblk1[15].cd   |clockDiv_5      |     2|
|9     |  \genblk1[16].cd   |clockDiv_6      |     2|
|10    |  \genblk1[17].cd   |clockDiv_7      |     2|
|11    |  \genblk1[18].cd   |clockDiv_8      |     2|
|12    |  \genblk1[1].cd    |clockDiv_9      |     2|
|13    |  \genblk1[2].cd    |clockDiv_10     |     2|
|14    |  \genblk1[3].cd    |clockDiv_11     |     2|
|15    |  \genblk1[4].cd    |clockDiv_12     |     2|
|16    |  \genblk1[5].cd    |clockDiv_13     |     2|
|17    |  \genblk1[6].cd    |clockDiv_14     |     2|
|18    |  \genblk1[7].cd    |clockDiv_15     |     2|
|19    |  \genblk1[8].cd    |clockDiv_16     |     2|
|20    |  \genblk1[9].cd    |clockDiv_17     |     2|
|21    |  \genblk2[0].dff   |dFlipFlop       |     2|
|22    |  \genblk2[0].dff2  |dFlipFlop_18    |     1|
|23    |  \genblk2[1].dff   |dFlipFlop_19    |     2|
|24    |  \genblk2[1].dff2  |dFlipFlop_20    |     1|
|25    |  \genblk2[2].dff   |dFlipFlop_21    |     2|
|26    |  \genblk2[2].dff2  |dFlipFlop_22    |     1|
|27    |  \genblk2[3].dff   |dFlipFlop_23    |     2|
|28    |  \genblk2[3].dff2  |dFlipFlop_24    |     1|
|29    |  \genblk2[4].dff   |dFlipFlop_25    |     2|
|30    |  \genblk2[4].dff2  |dFlipFlop_26    |     1|
|31    |  \genblk2[5].dff   |dFlipFlop_27    |     2|
|32    |  \genblk2[5].dff2  |dFlipFlop_28    |     1|
|33    |  \genblk2[6].dff   |dFlipFlop_29    |     2|
|34    |  \genblk2[6].dff2  |dFlipFlop_30    |     1|
|35    |  \genblk2[7].dff   |dFlipFlop_31    |     2|
|36    |  \genblk2[7].dff2  |dFlipFlop_32    |     1|
|37    |  nolabel_line65    |BCDCounter      |    10|
|38    |  nolabel_line66    |BCDCounter_33   |    10|
|39    |  nolabel_line67    |BCDCounter_34   |    10|
|40    |  nolabel_line68    |BCDCounter_35   |    16|
|41    |  qss               |quadSevenSeg    |    19|
|42    |  spd0              |singlePulser    |     2|
|43    |  spd1              |singlePulser_36 |     2|
|44    |  spd2              |singlePulser_37 |     2|
|45    |  spd3              |singlePulser_38 |     3|
|46    |  spu0              |singlePulser_39 |     2|
|47    |  spu1              |singlePulser_40 |     2|
|48    |  spu2              |singlePulser_41 |     2|
|49    |  spu3              |singlePulser_42 |     2|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 803.805 ; gain = 514.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 803.805 ; gain = 174.199
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 803.805 ; gain = 514.793
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 803.805 ; gain = 526.949
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.805 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab03/lab03.runs/synth_1/system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 14:11:11 2024...
