# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_2_fixed.srcs/sources_1/new/and_3.vhd" \
"../../../../lab_2_fixed.srcs/sources_1/new/demux_beh.vhd" \
"../../../../lab_2_fixed.srcs/sources_1/new/demux_struct.vhd" \
"../../../../lab_2_fixed.srcs/sources_1/new/inv.vhd" \
"../../../../lab_2_fixed.srcs/sim_task_2/new/tb_demux.vhd" \

# Do not sort compile order
nosort
