module clockdivider(clk, divideby2, divideby4, divideby8, rst);

  input clk, rst;

  reg [26:0] count;

  output divideby2, divideby4, divideby8;

  reg divideby2, divideby4, divideby8;

  

  always @(posedge clk) begin

    if (rst == 0) begin

      count <= 0;

    end

    else begin

      count <= count + 1;

      divideby2 <= count[1];

      divideby4 <= count[2];

      divideby8 <= count[3];

    end

  end

endmodule
