# VHDL RISC-Style CPU with Custom ISA üñ•Ô∏è

This project implements a basic CPU in VHDL. It consists of essential components like the ALU, control unit, registers, and memory.

## How to Compile:
1. Open your terminal.
2. Navigate to the project folder.
3. Run `make` to compile the project.
4. Run the simulation to verify the functionality.

## Requirements:
- VHDL Compiler (e.g., Quartus Prime, ModelSim or Vivado)
