// SPDX-License-Identifier: GPL-2.0-only
// SPDX-FileCopyrightText: Copyright (c) 2018-2023, INTEL CORPORATION.  All rights reserved.

/dts-v1/;
/plugin/;

#include <dt-bindings/clock/tegra234-clock.h>
#include <dt-bindings/gpio/tegra234-gpio.h>
#include <dt-bindings/tegra234-p3737-0000+p3701-0000.h>

#define MAX0_PWDN	TEGRA234_MAIN_GPIO(H, 6)
#define MAX1_PWDN	TEGRA234_MAIN_GPIO(AC, 0)
#define MAX2_PWDN	TEGRA234_MAIN_GPIO(H, 3)
#define MAX3_PWDN	TEGRA234_MAIN_GPIO(AC, 1)
#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)

/* camera control gpio definitions */
/ {
	overlay-name = "EAC5000 Tier4 Camera C1 Device Tree Overlay";
	jetson-header-name = "Jetson AGX CSI Connector";
	compatible = "nvidia,p3737-0000+p3701-0000", "nvidia,tegra234", "nvidia,tegra23x";
	//compatible = JETSON_COMPATIBLE;

	fragment@0 {
		target-path = "/";
		__overlay__ {
			tegra-capture-vi {
				num-channels = <4>;
				ports {
					status = "okay";
					port@0 {
						status = "okay";
						d4xx_vi_in0: endpoint {
							status = "okay";
							vc-id = <0>;
							port-index = <0>;
							bus-width = <2>;
							remote-endpoint = <&d4xx_csi_out0>;
						};
					};
					port@1 {
						status = "okay";
						d4xx_vi_in1: endpoint {
							status = "okay";
							vc-id = <1>;
							port-index = <0>;
							bus-width = <2>;
							remote-endpoint = <&d4xx_csi_out1>;
						};
					};
					port@2 {
						status = "okay";
						d4xx_vi_in2: endpoint {
							status = "okay";
							vc-id = <2>;
							port-index = <0>;
							bus-width = <2>;
							remote-endpoint = <&d4xx_csi_out2>;
						};
					};
					port@3 {
						status = "okay";
						d4xx_vi_in3: endpoint {
							status = "okay";
							vc-id = <3>;
							port-index = <0>;
							bus-width = <2>;
							remote-endpoint = <&d4xx_csi_out3>;
						};
					};
				};
			};
			tegra-camera-platform {
				modules {
					status = "okay";
					module0 {
						status = "okay";
						badge = "d4xx_depth";
						position = "bottomleft";
						orientation = "1";
						drivernode0 {
							status = "okay";
							/* Declare PCL support driver (classically known as guid)  */
							pcl_id = "v4l2_sensor";
							/* Declare the device-tree hierarchy to driver instance */
							sysfs-device-tree = "/sys/firmware/devicetree/base/bus@0/i2c@3180000/tca9543@72/i2c@0/d4m@1a";
						};
					};
					module1 {
						status = "okay";
						badge = "d4xx_rgb";
						position = "bottomright";
						orientation = "1";
						drivernode0 {
							status = "okay";
							/* Declare PCL support driver (classically known as guid)  */
							pcl_id = "v4l2_sensor";
							/* Declare the device-tree hierarchy to driver instance */
							sysfs-device-tree = "/sys/firmware/devicetree/base/bus@0/i2c@3180000/tca9543@72/i2c@1/d4m@1a";
						};
					};
					module2 {
						status = "okay";
						badge = "d4xx_y8";
						position = "centerleft";
						orientation = "1";
						drivernode0 {
							status = "okay";
							/* Declare PCL support driver (classically known as guid)  */
							pcl_id = "v4l2_sensor";
							sysfs-device-tree = "/sys/firmware/devicetree/base/bus@0/i2c@3180000/tca9543@72/i2c@2/d4m@1a";
						};
					};
					module3 {
						status = "okay";
						badge = "d4xx_imu";
						position = "centerright";
						orientation = "1";
						drivernode0 {
							status = "okay";
								/* Declare PCL support driver (classically known as guid)  */
							pcl_id = "v4l2_sensor";
							/* Declare the device-tree hierarchy to driver instance */
							sysfs-device-tree = "/sys/firmware/devicetree/base/bus@0/i2c@3180000/tca9543@72/i2c@3/d4m@1a";
						};
					};
				};
			};
			bus@0 {
				host1x@13e00000 {
					nvcsi@15a00000 {
						num-channels = <4>;
						channel@0 {
							status = "okay";
							ports {
								status = "okay";
								port@0 {
									status = "okay";
									d4xx_csi_in0: endpoint@0 {
										status = "okay";
										port-index = <0>;
										bus-width = <2>;
										remote-endpoint = <&d4m0_out>;
									};
								};
								port@1 {
									status = "okay";
									d4xx_csi_out0: endpoint@1 {
										status = "okay";
										remote-endpoint = <&d4xx_vi_in0>;
									};
								};
							};
						};
						channel@1 {
							status = "okay";
							ports {
								status = "okay";
								port@0 {
									status = "okay";
									d4xx_csi_in1: endpoint@2 {
										status = "okay";
										port-index = <0>;
										bus-width = <2>;
										remote-endpoint = <&d4m1_out>;
									};
								};
								port@1 {
									status = "okay";
									d4xx_csi_out1: endpoint@3 {
										status = "okay";
										remote-endpoint = <&d4xx_vi_in1>;
									};
								};
							};
						};
						channel@2 {
							status = "okay";
							ports {
								status = "okay";
								port@0 {
									status = "okay";
									d4xx_csi_in2: endpoint@4 {
										status = "okay";
										port-index = <0>;
										bus-width = <2>;
										remote-endpoint = <&d4m2_out>;
									};
								};
								port@1 {
									status = "okay";
									d4xx_csi_out2: endpoint@5 {
										status = "okay";
										remote-endpoint = <&d4xx_vi_in2>;
									};
								};
							};
						};
						channel@3 {
							status = "okay";
							ports {
								status = "okay";
								port@0 {
									status = "okay";
									d4xx_csi_in3: endpoint@6 {
										status = "okay";
										port-index = <0>;
										bus-width = <2>;
										remote-endpoint = <&d4m3_out>;
									};
								};
								port@1 {
									status = "okay";
									d4xx_csi_out3: endpoint@7 {
										status = "okay";
										remote-endpoint = <&d4xx_vi_in3>;
									};
								};
							};
						};
					};
				};
				
				i2c@3180000 {
					tca9543@72 {
						status = "okay";
						reg = <0x72>;
						compatible = "nxp,pca9543";
						#address-cells = <1>;
						#size-cells = <0>;
						skip_mux_detect = "yes";
						vcc-supply = <&vdd_1v8_ls>;
						vcc-pullup-supply = <&battery_reg>;
						force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;
						// vcc_lp = "vcc";

						i2c@0 {
							reg = <0>;
							i2c-mux,deselect-on-exit;
							#address-cells = <1>;
							#size-cells = <0>;

							dser_a: max9296@48 {
								status = "okay";
								reg = <0x48>;
								compatible = "nvidia,tier4_max9296";
								csi-mode = "2x4";
								max-src = <2>;
								fsync-gpio = <6>;
								reset-gpios = <&gpio MAX0_PWDN GPIO_ACTIVE_HIGH>;
							};

							ser_prim_a: max9295_prim@62 {
								status = "okay";
								reg = <0x62>;
								compatible = "nvidia,tier4_max9295";
								is-prim-ser;
							};

							ser_a: max9295_a@42 {
								status = "okay";
								reg = <0x42>;
								compatible = "nvidia,tier4_max9295";
								nvidia,gmsl-dser-device = <&dser_a>;
								//maxim,gmsl-dser-device = <&dser_a>;
							};

							ser_b: max9295_b@60 {
								status = "okay";
								reg = <0x60>;
								compatible = "nvidia,tier4_max9295";
								nvidia,gmsl-dser-device = <&dser_a>;
								//maxim,gmsl-dser-device = <&dser_a>;
							};

							c1m0: isx021_a@1b {
								status = "okay";
								reg = <0x1b>;
								compatible = "nvidia,tier4_isx021";
								def-addr = <0x1a>;
								
								/* Define any required hw resources needed by driver */
								/* ie. clocks, io pins, power sources */
#if 1
								clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
									<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
#else
								clocks = <&bpmp 36U>, <&bpmp 36U>;
#endif
								clock-names = "extperiph1", "pllp_grtba";
								mclk = "extperiph1";
								nvidia,gmsl-ser-device = <&ser_a>;
								nvidia,gmsl-dser-device = <&dser_a>;
							};

							c1m1: isx021_b@1c {
								status = "okay";
								reg = <0x1c>;
								compatible = "nvidia,tier4_isx021";
								def-addr = <0x1a>;
								/* Define any required hw resources needed by driver */
								/* ie. clocks, io pins, power sources */
#if 1
								clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
									<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
#else
								clocks = <&bpmp 36U>, <&bpmp 36U>;
#endif
								clock-names = "extperiph1", "pllp_grtba";
								mclk = "extperiph1";
								nvidia,gmsl-ser-device = <&ser_b>;
								nvidia,gmsl-dser-device = <&dser_a>;
							};
						};

						i2c@1 {
							reg = <1>;
							i2c-mux,deselect-on-exit;
							#address-cells = <1>;
							#size-cells = <0>;

							dser_b: max9296@48 {
								status = "okay";
								reg = <0x48>;
								compatible = "nvidia,tier4_max9296";
								csi-mode = "2x4";
								max-src = <2>;
								fsync-gpio = <6>;
								reset-gpios = <&gpio MAX1_PWDN GPIO_ACTIVE_HIGH>;
							};

							ser_prim_b: max9295_prim@62 {
								status = "okay";
								reg = <0x62>;
								compatible = "nvidia,tier4_max9295";
								is-prim-ser;
							};

							ser_c: max9295_a@42 {
								status = "okay";
								reg = <0x42>;
								compatible = "nvidia,tier4_max9295";
								nvidia,gmsl-dser-device = <&dser_b>;
								//maxim,gmsl-dser-device = <&dser_b>;
							};

							ser_d: max9295_b@60 {
								status = "okay";
								reg = <0x60>;
								compatible = "nvidia,tier4_max9295";
								nvidia,gmsl-dser-device = <&dser_b>;
								//maxim,gmsl-dser-device = <&dser_b>;
							};

							c1m2: isx021_c@1b {
								status = "okay";
								reg = <0x1b>;
								compatible = "nvidia,tier4_isx021";
								def-addr = <0x1a>;
								
								/* Define any required hw resources needed by driver */
								/* ie. clocks, io pins, power sources */
#if 1
								clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
									<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
#else
								clocks = <&bpmp 36U>, <&bpmp 36U>;
#endif
								clock-names = "extperiph1", "pllp_grtba";
								mclk = "extperiph1";
								nvidia,gmsl-ser-device = <&ser_c>;
								nvidia,gmsl-dser-device = <&dser_b>;
							};

							c1m3: isx021_d@1c {
								status = "okay";
								reg = <0x1c>;
								compatible = "nvidia,tier4_isx021";
								def-addr = <0x1a>;
								/* Define any required hw resources needed by driver */
								/* ie. clocks, io pins, power sources */
#if 1
								clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
									<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
#else
								clocks = <&bpmp 36U>, <&bpmp 36U>;
#endif
								clock-names = "extperiph1", "pllp_grtba";
								mclk = "extperiph1";
								nvidia,gmsl-ser-device = <&ser_d>;
								nvidia,gmsl-dser-device = <&dser_b>;
							};
						};
					};
					
					tca9543@73 {
						status = "okay";
						reg = <0x73>;
						compatible = "nxp,pca9543";
						#address-cells = <1>;
						#size-cells = <0>;
						skip_mux_detect = "yes";
						vcc-supply = <&vdd_1v8_ls>;
						vcc-pullup-supply = <&battery_reg>;
						force_bus_start = <CAMERA_I2C_MUX_BUS(2)>;
						// vcc_lp = "vcc";

						i2c@0 {
							reg = <0>;
							i2c-mux,deselect-on-exit;
							#address-cells = <1>;
							#size-cells = <0>;

							dser_c: max9296@48 {
								status = "okay";
								reg = <0x48>;
								compatible = "nvidia,tier4_max9296";
								csi-mode = "2x4";
								max-src = <2>;
								fsync-gpio = <6>;
								reset-gpios = <&gpio MAX2_PWDN GPIO_ACTIVE_HIGH>;
							};

							ser_prim_c: max9295_prim@62 {
								status = "okay";
								reg = <0x62>;
								compatible = "nvidia,tier4_max9295";
								is-prim-ser;
							};

							ser_e: max9295_a@42 {
								status = "okay";
								reg = <0x42>;
								compatible = "nvidia,tier4_max9295";
								nvidia,gmsl-dser-device = <&dser_c>;
								//maxim,gmsl-dser-device = <&dser_c>;
							};

							ser_f: max9295_b@60 {
								status = "okay";
								reg = <0x60>;
								compatible = "nvidia,tier4_max9295";
								nvidia,gmsl-dser-device = <&dser_c>;
								//maxim,gmsl-dser-device = <&dser_c>;
							};

							c1m4: isx021_a@1b {
								status = "okay";
								reg = <0x1b>;
								compatible = "nvidia,tier4_isx021";
								def-addr = <0x1a>;
								
								/* Define any required hw resources needed by driver */
								/* ie. clocks, io pins, power sources */
#if 1
								clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
									<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
#else
								clocks = <&bpmp 36U>, <&bpmp 36U>;
#endif
								clock-names = "extperiph1", "pllp_grtba";
								mclk = "extperiph1";
								nvidia,gmsl-ser-device = <&ser_e>;
								nvidia,gmsl-dser-device = <&dser_c>;
							};

							c1m5: isx021_b@1c {
								status = "okay";
								reg = <0x1c>;
								compatible = "nvidia,tier4_isx021";
								def-addr = <0x1a>;
								
								/* Define any required hw resources needed by driver */
								/* ie. clocks, io pins, power sources */
#if 1
								clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
									<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
#else
								clocks = <&bpmp 36U>, <&bpmp 36U>;
#endif
								clock-names = "extperiph1", "pllp_grtba";
								mclk = "extperiph1";
								nvidia,gmsl-ser-device = <&ser_f>;
								nvidia,gmsl-dser-device = <&dser_c>;
							};
						};

						i2c@1 {
							reg = <1>;
							i2c-mux,deselect-on-exit;
							#address-cells = <1>;
							#size-cells = <0>;

							dser_d: max9296@48 {
								status = "okay";
								reg = <0x48>;
								compatible = "nvidia,tier4_max9296";
								csi-mode = "2x4";
								max-src = <2>;
								fsync-gpio = <6>;
								reset-gpios = <&gpio MAX3_PWDN GPIO_ACTIVE_HIGH>;
							};

							ser_prim_d: max9295_prim@62 {
								status = "okay";
								reg = <0x62>;
								compatible = "nvidia,tier4_max9295";
								is-prim-ser;
							};

							ser_g: max9295_a@42 {
								status = "okay";
								reg = <0x42>;
								compatible = "nvidia,tier4_max9295";
								nvidia,gmsl-dser-device = <&dser_d>;
								//maxim,gmsl-dser-device = <&dser_d>;
							};

							ser_h: max9295_b@60 {
								status = "okay";
								reg = <0x60>;
								compatible = "nvidia,tier4_max9295";
								nvidia,gmsl-dser-device = <&dser_d>;
								//maxim,gmsl-dser-device = <&dser_d>;
							};

							c1m6: isx021_c@1b {
								status = "okay";
								reg = <0x1b>;
								compatible = "nvidia,tier4_isx021";
								def-addr = <0x1a>;
								
								/* Define any required hw resources needed by driver */
								/* ie. clocks, io pins, power sources */
#if 1
								clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
									<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
#else
								clocks = <&bpmp 36U>, <&bpmp 36U>;
#endif
								clock-names = "extperiph1", "pllp_grtba";
								mclk = "extperiph1";
								nvidia,gmsl-ser-device = <&ser_g>;
								nvidia,gmsl-dser-device = <&dser_d>;
							};

							c1m7: isx021_d@1c {
								status = "okay";
								reg = <0x1c>;
								compatible = "nvidia,tier4_isx021";
								def-addr = <0x1a>;
								
								/* Define any required hw resources needed by driver */
								/* ie. clocks, io pins, power sources */
#if 1
								clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
									<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
#else
								clocks = <&bpmp 36U>, <&bpmp 36U>;
#endif
								clock-names = "extperiph1", "pllp_grtba";
								mclk = "extperiph1";
								nvidia,gmsl-ser-device = <&ser_h>;
								nvidia,gmsl-dser-device = <&dser_d>;
							};
						};
					};
				};
			};
		};
	};
};
