 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 02:40:22 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row0_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_65 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  row0_reg[11]/CK (DFF_X2)               0.0000     0.0000 r
  row0_reg[11]/Q (DFF_X2)                0.6139     0.6139 f
  U919/ZN (XNOR2_X1)                     0.4748     1.0887 r
  U1163/ZN (XNOR2_X2)                    0.3765     1.4652 r
  U1164/ZN (XNOR2_X2)                    0.3160     1.7812 r
  U668/ZN (NAND3_X2)                     0.1218     1.9029 f
  U986/ZN (OAI21_X1)                     0.2352     2.1381 r
  R_65/D (DFF_X1)                        0.0000     2.1381 r
  data arrival time                                 2.1381

  clock clk (rise edge)                  2.4300     2.4300
  clock network delay (ideal)            0.0000     2.4300
  clock uncertainty                     -0.0500     2.3800
  R_65/CK (DFF_X1)                       0.0000     2.3800 r
  library setup time                    -0.2409     2.1391
  data required time                                2.1391
  -----------------------------------------------------------
  data required time                                2.1391
  data arrival time                                -2.1381
  -----------------------------------------------------------
  slack (MET)                                       0.0010


1
