#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jul 16 15:41:54 2020
# Process ID: 470020
# Current directory: C:/work/zynq/hls/base_projects/vdma_pass_thrugh
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent470452 C:\work\zynq\hls\base_projects\vdma_pass_thrugh\vdma_pass_thrugh.xpr
# Log file: C:/work/zynq/hls/base_projects/vdma_pass_thrugh/vivado.log
# Journal file: C:/work/zynq/hls/base_projects/vdma_pass_thrugh\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/work/zynq/hls/base_projects/vdma_pass_thrugh/vdma_pass_thrugh.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/zynq/hls/hls_projects/sobel_edge'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 900.516 ; gain = 273.539
update_compile_order -fileset sources_1
open_bd_design {C:/work/zynq/hls/base_projects/vdma_pass_thrugh/vdma_pass_thrugh.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
WARNING: [BD 41-176] The physical port 'M_AXI_HPM0_FPD_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_HPM0_FPD_aximm_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HPC0_FPD_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HPC0_FPD_aximm_rd_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_intc_0/irq(undef) and /zynq_ultra_ps_e_0/pl_ps_irq0(intr)
Excluding </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> from </axi_vdma_0/Data_S2MM>
Excluding </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> from </axi_vdma_1/Data_MM2S>
Successfully read diagram <design_1> from BD file <C:/work/zynq/hls/base_projects/vdma_pass_thrugh/vdma_pass_thrugh.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1318.688 ; gain = 1.613
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 16 16:05:17 2020...
