{"url": "https://www.ics.uci.edu/~jmoorkan/vhdlref/entity.html", "content": "<meta http-equiv=\"Content-Type\" content=\"text/html; charset=US-ASCII\">\n<base href=\"http://www.vdlande.com/VHDL/entity.html\"><div style=\"margin:-1px -1px 0;padding:0;border:1px solid #999;background:#fff\"><div style=\"margin:12px;padding:8px;border:1px solid #999;background:#ddd;font:13px arial,sans-serif;color:#000;font-weight:normal;text-align:left\">This is Google&#39;s cache of <a href=\"http://www.vdlande.com/VHDL/entity.html\" style=\"text-decoration:underline;color:#00c\">http://www.vdlande.com/VHDL/entity.html</a>. It is a snapshot of the page as it appeared on Oct 9, 2009 11:05:30 GMT. The <a href=\"http://www.vdlande.com/VHDL/entity.html\" style=\"text-decoration:underline;color:#00c\">current page</a> could have changed in the meantime. <a href=\"http://www.google.com/intl/en/help/features_list.html#cached\" style=\"text-decoration:underline;color:#00c\">Learn more</a><br><br><div style=\"float:right\"><a href=\"http://74.125.155.132/search?q=cache:pbDzbyl_4FIJ:www.vdlande.com/VHDL/entity.html+site:www.vdlande.com+vhdl+entity&amp;hl=en&amp;client=firefox-a&amp;gl=us&strip=1\" style=\"text-decoration:underline;color:#00c\">Text-only version</a></div>\n<div>These search terms are highlighted: <span style=\"background:#ffff66;color:black;font-weight:bold\">vhdl</span>&nbsp;<span style=\"background:#a0ffff;color:black;font-weight:bold\">entity</span>&nbsp;&nbsp;</div></div></div><div style=\"position:relative\">\n<HTML>\r\n<HEAD>\r\n<TITLE>VHDL Reference Guide - Entity</TITLE>\r\n</HEAD>\r\n<BODY BGCOLOR=\"mintcream\">\r\n\r\n<DIV ALIGN=CENTER>\r\n<TABLE BORDER=0 CELLPADDING=5>\r\n<CAPTION><B><b style=\"color:black;background-color:#a0ffff\">Entity</b></B></CAPTION>\r\n<TR><TD COLSPAN=3><HR></TD></TR>\r\n<TR>\r\n<TD BGCOLOR=\"lightcyan\">Primary Library Unit</TD>\r\n</TR>\r\n</TABLE>\r\n\r\n<P><TABLE BORDER=0>\r\n<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>\r\n<TR>\r\n<TD><PRE><b style=\"color:black;background-color:#a0ffff\">entity</b> entity_name is\r\n   generic (generic_list);\t\r\n   port (port_list);\r\nend entity_name;\r\n</PRE></TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=CENTER>\r\nSee LRM section 1.1\r\n\r\n<P><TABLE BORDER=0 align=center>\r\n<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=left>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=80%>\r\n<TR>\r\n<TD>The port list must define the name, the mode (i.e. direction) and\r\nthe type of each port on the <b style=\"color:black;background-color:#a0ffff\">entity</b>:\r\n<PRE><b style=\"color:black;background-color:#a0ffff\">entity</b> HALFADD is\r\n  port(A,B : in bit;\r\n       SUM, CARRY : out bit);\r\nend HALFADD;\r\n\r\n<b style=\"color:black;background-color:#a0ffff\">entity</b> COUNTER is\r\nport (CLK  : in std_ulogic;\r\n      RESET: in std_ulogic;\r\n      Q    : out integer\r\n                 range 0 to 15);\r\nend COUNTER;\r\n</PRE></TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=80%>\r\n<TR>\r\n<TD>The top-level <b style=\"color:black;background-color:#a0ffff\">entity</b> in a simulateable <b style=\"color:black;background-color:#ffff66\">VHDL</b> model is usually\r\n\"empty\", i.e. has no ports. Its architecture is usually the \"test bench\":\r\n<PRE><b style=\"color:black;background-color:#a0ffff\">entity</b> TB_DISPLAY is\r\nend TB_DISPLAY;\r\n\r\narchitecture TEST of TB_DISPLAY is\r\n-- signal declarations\r\n-- component declaration(s)\r\nbegin\r\n-- component instance(s)\r\n-- test processes\r\nend TEST;\r\n</PRE></TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=right>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=50%>\r\n<TR>\r\n<TD>Each <b style=\"color:black;background-color:#a0ffff\">entity</b> port acts like a signal which is visible in the\r\narchitecture(s) of the <b style=\"color:black;background-color:#a0ffff\">entity</b>. The mode (i.e.direction) of each port\r\ndetermines whether it may be read from or written to in the\r\narchitecture:\r\n<table border=0 cellpadding=5><tr><th>Mode</th><th>Read in Arch?</th><th>Write in Arch</th></tr>\r\n<tr><td>in</td><td>Yes</td><td>No</td></tr>\r\n<tr><td>out</td><td>No</td><td>Yes</td></tr>\r\n<tr><td>inout</td><td>Yes</td><td>Yes</td></tr>\r\n<tr><td>buffer</td><td>Yes</td><td>Yes</td></tr>\r\n</table></PRE></TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>\r\n<TR>\r\n<TD>If an <b style=\"color:black;background-color:#a0ffff\">entity</b> has generics, these must be declared before the ports.\r\nThey do not have a mode, as by definition they can only pass information\r\ninto the <b style=\"color:black;background-color:#a0ffff\">entity</b>:\r\n<PRE><b style=\"color:black;background-color:#a0ffff\">entity</b> AN2_GENERIC is\r\n   generic (DELAY: time := 1.0 ns);\r\n   port (A,B : in std_ulogic;\r\n         Z : out std_ulogic);\r\nend AN2_GENERIC;\r\n</PRE></TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=30%>\r\n<TR>\r\n<TD>An <b style=\"color:black;background-color:#a0ffff\">entity</b> may also contain declarations. Items declared are visible\r\nwithin the arhitecture(s) of the <b style=\"color:black;background-color:#a0ffff\">entity</b>.</TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=CENTER>\r\n<P><TABLE BORDER=0 align=center>\r\n<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<b style=\"color:black;background-color:#a0ffff\">Entity</b> declarations are supported for suynthesis, providing the port\r\ntypes are acceptable to the logic synthesis tool. Usually, only generics\r\nof type integer are supported. Values for generics have to be supplied\r\nby the user at the time of synthesis.\r\n\r\n<DIV ALIGN=CENTER>\r\n<P><TABLE BORDER=0>\r\n<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n\r\nIn <b style=\"color:black;background-color:#ffff66\">VHDL</b>-93, the keyword <b>end</b> may be followed by the keyword\r\n<b><b style=\"color:black;background-color:#a0ffff\">entity</b></b> for clarity and consistancy.\r\n\r\n</DIV>\r\n\r\n<HR WIDTH=\"80%\">\r\n<div align=center>\r\n<a href=\"constdec.htm\"><img border=0 src=\"../../images/left.gif\"></a>\r\n<a href=\"index.htm\"><img border=0 src=\"../../images/up.gif\"></a>\r\n<a href=\"exits.htm\"><img border=0 src=\"../../images/right.gif\"></a>\r\n</div>\r\n\r\n<HR WIDTH=\"80%\">\r\n</BODY>\r\n</HTML>\r\n", "encoding": "ascii"}