
===========================================================================
Clock Skew (Setup)
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Clock core_clk
Latency      CRPR       Skew
__dut__.__uuf__.core_RAM128/RAM.SLICE_16[7].RAM16.Do0_REG.OUTREG_BYTE[3].Do_FF[1]/CLK ^
8.642168
__dut__.__uuf__.core_VexRiscv_iBusWishbone_DAT_MISO_regNext_reg_25_/CLK ^
5.386875   -0.348696    2.906597

