// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module axi4_lu_forward_forwardSubstitution (
        ap_clk,
        ap_rst,
        L_0_0_1_val,
        L_0_0_2_val,
        L_0_0_3_val,
        L_1_0_2_val,
        L_1_0_3_val,
        L_2_0_3_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11
);


input   ap_clk;
input   ap_rst;
input  [31:0] L_0_0_1_val;
input  [31:0] L_0_0_2_val;
input  [31:0] L_0_0_3_val;
input  [31:0] L_1_0_2_val;
input  [31:0] L_1_0_3_val;
input  [31:0] L_2_0_3_val;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;
output  [31:0] ap_return_11;

reg   [31:0] L_2_0_3_val_read_reg_373;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] L_2_0_3_val_read_reg_373_pp0_iter1_reg;
reg   [31:0] L_2_0_3_val_read_reg_373_pp0_iter2_reg;
reg   [31:0] L_2_0_3_val_read_reg_373_pp0_iter3_reg;
reg   [31:0] L_2_0_3_val_read_reg_373_pp0_iter4_reg;
reg   [31:0] L_2_0_3_val_read_reg_373_pp0_iter5_reg;
reg   [31:0] L_2_0_3_val_read_reg_373_pp0_iter6_reg;
reg   [31:0] L_2_0_3_val_read_reg_373_pp0_iter7_reg;
reg   [31:0] L_2_0_3_val_read_reg_373_pp0_iter8_reg;
reg   [31:0] L_2_0_3_val_read_reg_373_pp0_iter9_reg;
reg   [31:0] L_2_0_3_val_read_reg_373_pp0_iter10_reg;
reg   [31:0] L_2_0_3_val_read_reg_373_pp0_iter11_reg;
reg   [31:0] L_2_0_3_val_read_reg_373_pp0_iter12_reg;
reg   [31:0] L_2_0_3_val_read_reg_373_pp0_iter13_reg;
reg   [31:0] L_2_0_3_val_read_reg_373_pp0_iter14_reg;
reg   [31:0] L_2_0_3_val_read_reg_373_pp0_iter15_reg;
reg   [31:0] L_2_0_3_val_read_reg_373_pp0_iter16_reg;
reg   [31:0] L_2_0_3_val_read_reg_373_pp0_iter17_reg;
reg   [31:0] L_2_0_3_val_read_reg_373_pp0_iter18_reg;
reg   [31:0] L_2_0_3_val_read_reg_373_pp0_iter19_reg;
reg   [31:0] L_2_0_3_val_read_reg_373_pp0_iter20_reg;
reg   [31:0] L_2_0_3_val_read_reg_373_pp0_iter21_reg;
reg   [31:0] L_2_0_3_val_read_reg_373_pp0_iter22_reg;
reg   [31:0] L_1_0_3_val_read_reg_381;
reg   [31:0] L_1_0_3_val_read_reg_381_pp0_iter1_reg;
reg   [31:0] L_1_0_3_val_read_reg_381_pp0_iter2_reg;
reg   [31:0] L_1_0_3_val_read_reg_381_pp0_iter3_reg;
reg   [31:0] L_1_0_3_val_read_reg_381_pp0_iter4_reg;
reg   [31:0] L_1_0_3_val_read_reg_381_pp0_iter5_reg;
reg   [31:0] L_1_0_3_val_read_reg_381_pp0_iter6_reg;
reg   [31:0] L_1_0_3_val_read_reg_381_pp0_iter7_reg;
reg   [31:0] L_1_0_3_val_read_reg_381_pp0_iter8_reg;
reg   [31:0] L_1_0_3_val_read_reg_381_pp0_iter9_reg;
reg   [31:0] L_1_0_3_val_read_reg_381_pp0_iter10_reg;
reg   [31:0] L_1_0_3_val_read_reg_381_pp0_iter11_reg;
reg   [31:0] L_1_0_3_val_read_reg_381_pp0_iter12_reg;
reg   [31:0] L_1_0_3_val_read_reg_381_pp0_iter13_reg;
reg   [31:0] L_1_0_2_val_read_reg_388;
reg   [31:0] L_1_0_2_val_read_reg_388_pp0_iter1_reg;
reg   [31:0] L_1_0_2_val_read_reg_388_pp0_iter2_reg;
reg   [31:0] L_1_0_2_val_read_reg_388_pp0_iter3_reg;
reg   [31:0] L_1_0_2_val_read_reg_388_pp0_iter4_reg;
reg   [31:0] L_1_0_2_val_read_reg_388_pp0_iter5_reg;
reg   [31:0] L_1_0_2_val_read_reg_388_pp0_iter6_reg;
reg   [31:0] L_1_0_2_val_read_reg_388_pp0_iter7_reg;
reg   [31:0] L_1_0_2_val_read_reg_388_pp0_iter8_reg;
reg   [31:0] L_1_0_2_val_read_reg_388_pp0_iter9_reg;
reg   [31:0] L_1_0_2_val_read_reg_388_pp0_iter10_reg;
reg   [31:0] L_1_0_2_val_read_reg_388_pp0_iter11_reg;
reg   [31:0] L_1_0_2_val_read_reg_388_pp0_iter12_reg;
reg   [31:0] L_1_0_2_val_read_reg_388_pp0_iter13_reg;
reg   [31:0] L_0_0_3_val_read_reg_395;
reg   [31:0] L_0_0_3_val_read_reg_395_pp0_iter1_reg;
reg   [31:0] L_0_0_3_val_read_reg_395_pp0_iter2_reg;
reg   [31:0] L_0_0_3_val_read_reg_395_pp0_iter3_reg;
reg   [31:0] L_0_0_3_val_read_reg_395_pp0_iter4_reg;
reg   [31:0] L_0_0_3_val_read_reg_395_pp0_iter5_reg;
reg   [31:0] L_0_0_3_val_read_reg_395_pp0_iter6_reg;
reg   [31:0] L_0_0_3_val_read_reg_395_pp0_iter7_reg;
reg   [31:0] L_0_0_3_val_read_reg_395_pp0_iter8_reg;
reg   [31:0] L_0_0_3_val_read_reg_395_pp0_iter9_reg;
reg   [31:0] L_0_0_3_val_read_reg_395_pp0_iter10_reg;
reg   [31:0] L_0_0_3_val_read_reg_395_pp0_iter11_reg;
reg   [31:0] L_0_0_3_val_read_reg_395_pp0_iter12_reg;
reg   [31:0] L_0_0_2_val_read_reg_401;
reg   [31:0] L_0_0_2_val_read_reg_401_pp0_iter1_reg;
reg   [31:0] L_0_0_2_val_read_reg_401_pp0_iter2_reg;
reg   [31:0] L_0_0_2_val_read_reg_401_pp0_iter3_reg;
reg   [31:0] L_0_0_2_val_read_reg_401_pp0_iter4_reg;
reg   [31:0] L_0_0_2_val_read_reg_401_pp0_iter5_reg;
reg   [31:0] L_0_0_2_val_read_reg_401_pp0_iter6_reg;
reg   [31:0] L_0_0_2_val_read_reg_401_pp0_iter7_reg;
reg   [31:0] L_0_0_2_val_read_reg_401_pp0_iter8_reg;
reg   [31:0] L_0_0_2_val_read_reg_401_pp0_iter9_reg;
reg   [31:0] L_0_0_2_val_read_reg_401_pp0_iter10_reg;
reg   [31:0] L_0_0_2_val_read_reg_401_pp0_iter11_reg;
reg   [31:0] L_0_0_2_val_read_reg_401_pp0_iter12_reg;
reg   [31:0] L_0_0_1_val_read_reg_407;
reg   [31:0] L_0_0_1_val_read_reg_407_pp0_iter1_reg;
reg   [31:0] L_0_0_1_val_read_reg_407_pp0_iter2_reg;
reg   [31:0] L_0_0_1_val_read_reg_407_pp0_iter3_reg;
reg   [31:0] L_0_0_1_val_read_reg_407_pp0_iter4_reg;
reg   [31:0] L_0_0_1_val_read_reg_407_pp0_iter5_reg;
reg   [31:0] L_0_0_1_val_read_reg_407_pp0_iter6_reg;
reg   [31:0] L_0_0_1_val_read_reg_407_pp0_iter7_reg;
reg   [31:0] L_0_0_1_val_read_reg_407_pp0_iter8_reg;
wire   [31:0] grp_fu_143_p2;
reg   [31:0] mul_1_1_reg_413;
wire   [31:0] grp_fu_149_p2;
reg   [31:0] mul_1_2_reg_418;
wire   [31:0] grp_fu_58_p2;
reg   [31:0] sum_8_reg_423;
wire   [31:0] bitcast_ln127_11_fu_208_p1;
reg   [31:0] bitcast_ln127_11_reg_429;
reg   [31:0] bitcast_ln127_11_reg_429_pp0_iter10_reg;
reg   [31:0] bitcast_ln127_11_reg_429_pp0_iter11_reg;
reg   [31:0] bitcast_ln127_11_reg_429_pp0_iter12_reg;
reg   [31:0] bitcast_ln127_11_reg_429_pp0_iter13_reg;
reg   [31:0] bitcast_ln127_11_reg_429_pp0_iter14_reg;
reg   [31:0] bitcast_ln127_11_reg_429_pp0_iter15_reg;
reg   [31:0] bitcast_ln127_11_reg_429_pp0_iter16_reg;
reg   [31:0] bitcast_ln127_11_reg_429_pp0_iter17_reg;
reg   [31:0] bitcast_ln127_11_reg_429_pp0_iter18_reg;
reg   [31:0] bitcast_ln127_11_reg_429_pp0_iter19_reg;
reg   [31:0] bitcast_ln127_11_reg_429_pp0_iter20_reg;
reg   [31:0] bitcast_ln127_11_reg_429_pp0_iter21_reg;
reg   [31:0] bitcast_ln127_11_reg_429_pp0_iter22_reg;
reg   [31:0] bitcast_ln127_11_reg_429_pp0_iter23_reg;
reg   [31:0] bitcast_ln127_11_reg_429_pp0_iter24_reg;
reg   [31:0] bitcast_ln127_11_reg_429_pp0_iter25_reg;
reg   [31:0] bitcast_ln127_11_reg_429_pp0_iter26_reg;
reg   [31:0] bitcast_ln127_11_reg_429_pp0_iter27_reg;
reg   [31:0] bitcast_ln127_11_reg_429_pp0_iter28_reg;
reg   [31:0] bitcast_ln127_11_reg_429_pp0_iter29_reg;
reg   [31:0] bitcast_ln127_11_reg_429_pp0_iter30_reg;
reg   [31:0] bitcast_ln127_11_reg_429_pp0_iter31_reg;
wire   [31:0] grp_fu_63_p2;
reg   [31:0] sum_9_reg_437;
reg   [31:0] sum_9_reg_437_pp0_iter13_reg;
reg   [31:0] sum_9_reg_437_pp0_iter14_reg;
reg   [31:0] sum_9_reg_437_pp0_iter15_reg;
reg   [31:0] sum_9_reg_437_pp0_iter16_reg;
reg   [31:0] sum_9_reg_437_pp0_iter17_reg;
wire   [31:0] grp_fu_154_p2;
reg   [31:0] mul_1_3_reg_443;
wire   [31:0] grp_fu_159_p2;
reg   [31:0] mul_2_2_1_reg_448;
wire   [31:0] grp_fu_68_p2;
reg   [31:0] sum_reg_453;
wire   [31:0] grp_fu_73_p2;
reg   [31:0] Y_1_1_reg_458;
reg   [31:0] Y_1_1_reg_458_pp0_iter14_reg;
reg   [31:0] Y_1_1_reg_458_pp0_iter15_reg;
reg   [31:0] Y_1_1_reg_458_pp0_iter16_reg;
reg   [31:0] Y_1_1_reg_458_pp0_iter17_reg;
reg   [31:0] Y_1_1_reg_458_pp0_iter18_reg;
reg   [31:0] Y_1_1_reg_458_pp0_iter19_reg;
reg   [31:0] Y_1_1_reg_458_pp0_iter20_reg;
reg   [31:0] Y_1_1_reg_458_pp0_iter21_reg;
reg   [31:0] Y_1_1_reg_458_pp0_iter22_reg;
reg   [31:0] Y_1_1_reg_458_pp0_iter23_reg;
reg   [31:0] Y_1_1_reg_458_pp0_iter24_reg;
reg   [31:0] Y_1_1_reg_458_pp0_iter25_reg;
reg   [31:0] Y_1_1_reg_458_pp0_iter26_reg;
reg   [31:0] Y_1_1_reg_458_pp0_iter27_reg;
reg   [31:0] Y_1_1_reg_458_pp0_iter28_reg;
reg   [31:0] Y_1_1_reg_458_pp0_iter29_reg;
reg   [31:0] Y_1_1_reg_458_pp0_iter30_reg;
reg   [31:0] Y_1_1_reg_458_pp0_iter31_reg;
wire   [31:0] bitcast_ln127_1_fu_222_p1;
reg   [31:0] bitcast_ln127_1_reg_465;
reg   [31:0] bitcast_ln127_1_reg_465_pp0_iter15_reg;
reg   [31:0] bitcast_ln127_1_reg_465_pp0_iter16_reg;
reg   [31:0] bitcast_ln127_1_reg_465_pp0_iter17_reg;
reg   [31:0] bitcast_ln127_1_reg_465_pp0_iter18_reg;
reg   [31:0] bitcast_ln127_1_reg_465_pp0_iter19_reg;
reg   [31:0] bitcast_ln127_1_reg_465_pp0_iter20_reg;
reg   [31:0] bitcast_ln127_1_reg_465_pp0_iter21_reg;
reg   [31:0] bitcast_ln127_1_reg_465_pp0_iter22_reg;
reg   [31:0] bitcast_ln127_1_reg_465_pp0_iter23_reg;
reg   [31:0] bitcast_ln127_1_reg_465_pp0_iter24_reg;
reg   [31:0] bitcast_ln127_1_reg_465_pp0_iter25_reg;
reg   [31:0] bitcast_ln127_1_reg_465_pp0_iter26_reg;
reg   [31:0] bitcast_ln127_1_reg_465_pp0_iter27_reg;
reg   [31:0] bitcast_ln127_1_reg_465_pp0_iter28_reg;
reg   [31:0] bitcast_ln127_1_reg_465_pp0_iter29_reg;
reg   [31:0] bitcast_ln127_1_reg_465_pp0_iter30_reg;
reg   [31:0] bitcast_ln127_1_reg_465_pp0_iter31_reg;
wire   [31:0] grp_fu_78_p2;
reg   [31:0] sum_3_reg_472;
wire   [31:0] grp_fu_163_p2;
reg   [31:0] mul_227_1_reg_477;
wire   [31:0] grp_fu_83_p2;
reg   [31:0] sum_5_reg_482;
wire   [31:0] grp_fu_167_p2;
reg   [31:0] mul_338_1_reg_487;
wire   [31:0] grp_fu_171_p2;
reg   [31:0] mul_1_2_1_reg_492;
wire   [31:0] grp_fu_88_p2;
reg   [31:0] sum_11_reg_497;
wire   [31:0] grp_fu_175_p2;
reg   [31:0] mul_1_3_1_reg_503;
wire   [31:0] grp_fu_93_p2;
reg   [31:0] sum_14_reg_508;
reg   [31:0] sum_14_reg_508_pp0_iter18_reg;
wire   [31:0] grp_fu_179_p2;
reg   [31:0] mul_2_3_1_reg_514;
wire   [31:0] bitcast_ln127_15_fu_237_p1;
reg   [31:0] bitcast_ln127_15_reg_519;
reg   [31:0] bitcast_ln127_15_reg_519_pp0_iter20_reg;
reg   [31:0] bitcast_ln127_15_reg_519_pp0_iter21_reg;
reg   [31:0] bitcast_ln127_15_reg_519_pp0_iter22_reg;
reg   [31:0] bitcast_ln127_15_reg_519_pp0_iter23_reg;
reg   [31:0] bitcast_ln127_15_reg_519_pp0_iter24_reg;
reg   [31:0] bitcast_ln127_15_reg_519_pp0_iter25_reg;
reg   [31:0] bitcast_ln127_15_reg_519_pp0_iter26_reg;
reg   [31:0] bitcast_ln127_15_reg_519_pp0_iter27_reg;
reg   [31:0] bitcast_ln127_15_reg_519_pp0_iter28_reg;
reg   [31:0] bitcast_ln127_15_reg_519_pp0_iter29_reg;
reg   [31:0] bitcast_ln127_15_reg_519_pp0_iter30_reg;
reg   [31:0] bitcast_ln127_15_reg_519_pp0_iter31_reg;
wire   [31:0] grp_fu_97_p2;
reg   [31:0] sum_4_reg_525;
wire   [31:0] grp_fu_101_p2;
reg   [31:0] sum_6_reg_530;
reg   [31:0] sum_6_reg_530_pp0_iter23_reg;
reg   [31:0] sum_6_reg_530_pp0_iter24_reg;
reg   [31:0] sum_6_reg_530_pp0_iter25_reg;
reg   [31:0] sum_6_reg_530_pp0_iter26_reg;
wire   [31:0] grp_fu_105_p2;
reg   [31:0] sum_10_reg_535;
wire   [31:0] grp_fu_109_p2;
reg   [31:0] sum_12_reg_540;
reg   [31:0] sum_12_reg_540_pp0_iter23_reg;
reg   [31:0] sum_12_reg_540_pp0_iter24_reg;
reg   [31:0] sum_12_reg_540_pp0_iter25_reg;
reg   [31:0] sum_12_reg_540_pp0_iter26_reg;
wire   [31:0] grp_fu_113_p2;
reg   [31:0] Y_2_2_reg_545;
reg   [31:0] Y_2_2_reg_545_pp0_iter23_reg;
reg   [31:0] Y_2_2_reg_545_pp0_iter24_reg;
reg   [31:0] Y_2_2_reg_545_pp0_iter25_reg;
reg   [31:0] Y_2_2_reg_545_pp0_iter26_reg;
reg   [31:0] Y_2_2_reg_545_pp0_iter27_reg;
reg   [31:0] Y_2_2_reg_545_pp0_iter28_reg;
reg   [31:0] Y_2_2_reg_545_pp0_iter29_reg;
reg   [31:0] Y_2_2_reg_545_pp0_iter30_reg;
reg   [31:0] Y_2_2_reg_545_pp0_iter31_reg;
wire   [31:0] grp_fu_118_p2;
reg   [31:0] sum_15_reg_551;
reg   [31:0] sum_15_reg_551_pp0_iter23_reg;
reg   [31:0] sum_15_reg_551_pp0_iter24_reg;
reg   [31:0] sum_15_reg_551_pp0_iter25_reg;
reg   [31:0] sum_15_reg_551_pp0_iter26_reg;
wire   [31:0] grp_fu_183_p2;
reg   [31:0] mul_3_3_2_reg_557;
wire   [31:0] bitcast_ln127_3_fu_251_p1;
reg   [31:0] bitcast_ln127_3_reg_562;
reg   [31:0] bitcast_ln127_3_reg_562_pp0_iter24_reg;
reg   [31:0] bitcast_ln127_3_reg_562_pp0_iter25_reg;
reg   [31:0] bitcast_ln127_3_reg_562_pp0_iter26_reg;
reg   [31:0] bitcast_ln127_3_reg_562_pp0_iter27_reg;
reg   [31:0] bitcast_ln127_3_reg_562_pp0_iter28_reg;
reg   [31:0] bitcast_ln127_3_reg_562_pp0_iter29_reg;
reg   [31:0] bitcast_ln127_3_reg_562_pp0_iter30_reg;
reg   [31:0] bitcast_ln127_3_reg_562_pp0_iter31_reg;
wire   [31:0] bitcast_ln127_7_fu_265_p1;
reg   [31:0] bitcast_ln127_7_reg_568;
reg   [31:0] bitcast_ln127_7_reg_568_pp0_iter24_reg;
reg   [31:0] bitcast_ln127_7_reg_568_pp0_iter25_reg;
reg   [31:0] bitcast_ln127_7_reg_568_pp0_iter26_reg;
reg   [31:0] bitcast_ln127_7_reg_568_pp0_iter27_reg;
reg   [31:0] bitcast_ln127_7_reg_568_pp0_iter28_reg;
reg   [31:0] bitcast_ln127_7_reg_568_pp0_iter29_reg;
reg   [31:0] bitcast_ln127_7_reg_568_pp0_iter30_reg;
reg   [31:0] bitcast_ln127_7_reg_568_pp0_iter31_reg;
wire   [31:0] grp_fu_187_p2;
reg   [31:0] mul_338_2_reg_574;
wire   [31:0] grp_fu_191_p2;
reg   [31:0] mul_1_3_2_reg_579;
wire   [31:0] grp_fu_195_p2;
reg   [31:0] mul_2_3_2_reg_584;
wire   [31:0] grp_fu_122_p2;
reg   [31:0] sum_17_reg_589;
wire   [31:0] grp_fu_126_p2;
reg   [31:0] sum_7_reg_594;
wire   [31:0] grp_fu_130_p2;
reg   [31:0] sum_13_reg_599;
wire   [31:0] grp_fu_134_p2;
reg   [31:0] sum_16_reg_604;
wire    ap_block_pp0_stage0;
wire   [31:0] grp_fu_159_p0;
wire   [31:0] grp_fu_183_p0;
wire   [31:0] grp_fu_187_p0;
wire   [31:0] grp_fu_191_p0;
wire   [31:0] bitcast_ln127_10_fu_199_p1;
wire   [31:0] xor_ln127_5_fu_202_p2;
wire   [31:0] bitcast_ln127_fu_213_p1;
wire   [31:0] xor_ln127_fu_216_p2;
wire   [31:0] bitcast_ln127_14_fu_228_p1;
wire   [31:0] xor_ln127_7_fu_231_p2;
wire   [31:0] bitcast_ln127_2_fu_242_p1;
wire   [31:0] xor_ln127_1_fu_245_p2;
wire   [31:0] bitcast_ln127_6_fu_256_p1;
wire   [31:0] xor_ln127_3_fu_259_p2;
wire   [31:0] bitcast_ln127_4_fu_270_p1;
wire   [31:0] xor_ln127_2_fu_273_p2;
wire   [31:0] bitcast_ln127_8_fu_283_p1;
wire   [31:0] xor_ln127_4_fu_286_p2;
wire   [31:0] bitcast_ln127_12_fu_296_p1;
wire   [31:0] xor_ln127_6_fu_299_p2;
wire   [31:0] bitcast_ln127_5_fu_279_p1;
wire   [31:0] bitcast_ln127_9_fu_292_p1;
wire   [31:0] bitcast_ln127_13_fu_305_p1;
wire   [31:0] grp_fu_138_p2;
reg   [31:0] L_0_0_1_val_int_reg;
reg   [31:0] L_0_0_2_val_int_reg;
reg   [31:0] L_0_0_3_val_int_reg;
reg   [31:0] L_1_0_2_val_int_reg;
reg   [31:0] L_1_0_3_val_int_reg;
reg   [31:0] L_2_0_3_val_int_reg;
wire    ap_ce_reg;

axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_1_1_reg_413),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_58_p2)
);

axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_1_2_reg_418),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_63_p2)
);

axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(L_0_0_1_val_read_reg_407_pp0_iter8_reg),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_68_p2)
);

axi4_lu_forward_fsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_5_full_dsp_1_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1065353216),
    .din1(sum_8_reg_423),
    .ce(1'b1),
    .dout(grp_fu_73_p2)
);

axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(L_0_0_2_val_read_reg_401_pp0_iter12_reg),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_78_p2)
);

axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(L_0_0_3_val_read_reg_395_pp0_iter12_reg),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_83_p2)
);

axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_1_3_reg_443),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_88_p2)
);

axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_9_reg_437),
    .din1(mul_2_2_1_reg_448),
    .ce(1'b1),
    .dout(grp_fu_93_p2)
);

axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_3_reg_472),
    .din1(mul_227_1_reg_477),
    .ce(1'b1),
    .dout(grp_fu_97_p2)
);

axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_5_reg_482),
    .din1(mul_338_1_reg_487),
    .ce(1'b1),
    .dout(grp_fu_101_p2)
);

axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_9_reg_437_pp0_iter17_reg),
    .din1(mul_1_2_1_reg_492),
    .ce(1'b1),
    .dout(grp_fu_105_p2)
);

axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_11_reg_497),
    .din1(mul_1_3_1_reg_503),
    .ce(1'b1),
    .dout(grp_fu_109_p2)
);

axi4_lu_forward_fsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_5_full_dsp_1_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1065353216),
    .din1(sum_14_reg_508),
    .ce(1'b1),
    .dout(grp_fu_113_p2)
);

axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_11_reg_497),
    .din1(mul_2_3_1_reg_514),
    .ce(1'b1),
    .dout(grp_fu_118_p2)
);

axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_15_reg_551),
    .din1(mul_3_3_2_reg_557),
    .ce(1'b1),
    .dout(grp_fu_122_p2)
);

axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_6_reg_530_pp0_iter26_reg),
    .din1(mul_338_2_reg_574),
    .ce(1'b1),
    .dout(grp_fu_126_p2)
);

axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_12_reg_540_pp0_iter26_reg),
    .din1(mul_1_3_2_reg_579),
    .ce(1'b1),
    .dout(grp_fu_130_p2)
);

axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_15_reg_551_pp0_iter26_reg),
    .din1(mul_2_3_2_reg_584),
    .ce(1'b1),
    .dout(grp_fu_134_p2)
);

axi4_lu_forward_fsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_5_full_dsp_1_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1065353216),
    .din1(sum_17_reg_589),
    .ce(1'b1),
    .dout(grp_fu_138_p2)
);

axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(L_0_0_1_val_int_reg),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_143_p2)
);

axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(L_0_0_2_val_read_reg_401_pp0_iter3_reg),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_149_p2)
);

axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(L_0_0_3_val_read_reg_395_pp0_iter8_reg),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_154_p2)
);

axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_159_p0),
    .din1(L_1_0_2_val_read_reg_388_pp0_iter8_reg),
    .ce(1'b1),
    .dout(grp_fu_159_p2)
);

axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U132(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln127_1_fu_222_p1),
    .din1(L_1_0_2_val_read_reg_388_pp0_iter13_reg),
    .ce(1'b1),
    .dout(grp_fu_163_p2)
);

axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U133(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln127_1_fu_222_p1),
    .din1(L_1_0_3_val_read_reg_381_pp0_iter13_reg),
    .ce(1'b1),
    .dout(grp_fu_167_p2)
);

axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U134(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Y_1_1_reg_458),
    .din1(L_1_0_2_val_read_reg_388_pp0_iter13_reg),
    .ce(1'b1),
    .dout(grp_fu_171_p2)
);

axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U135(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Y_1_1_reg_458),
    .din1(L_1_0_3_val_read_reg_381_pp0_iter13_reg),
    .ce(1'b1),
    .dout(grp_fu_175_p2)
);

axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U136(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln127_11_reg_429_pp0_iter13_reg),
    .din1(L_1_0_3_val_read_reg_381_pp0_iter13_reg),
    .ce(1'b1),
    .dout(grp_fu_179_p2)
);

axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U137(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_183_p0),
    .din1(L_2_0_3_val_read_reg_373_pp0_iter18_reg),
    .ce(1'b1),
    .dout(grp_fu_183_p2)
);

axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U138(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_187_p0),
    .din1(L_2_0_3_val_read_reg_373_pp0_iter22_reg),
    .ce(1'b1),
    .dout(grp_fu_187_p2)
);

axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U139(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_191_p0),
    .din1(L_2_0_3_val_read_reg_373_pp0_iter22_reg),
    .ce(1'b1),
    .dout(grp_fu_191_p2)
);

axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U140(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Y_2_2_reg_545),
    .din1(L_2_0_3_val_read_reg_373_pp0_iter22_reg),
    .ce(1'b1),
    .dout(grp_fu_195_p2)
);

always @ (posedge ap_clk) begin
    L_0_0_1_val_int_reg <= L_0_0_1_val;
end

always @ (posedge ap_clk) begin
    L_0_0_2_val_int_reg <= L_0_0_2_val;
end

always @ (posedge ap_clk) begin
    L_0_0_3_val_int_reg <= L_0_0_3_val;
end

always @ (posedge ap_clk) begin
    L_1_0_2_val_int_reg <= L_1_0_2_val;
end

always @ (posedge ap_clk) begin
    L_1_0_3_val_int_reg <= L_1_0_3_val;
end

always @ (posedge ap_clk) begin
    L_2_0_3_val_int_reg <= L_2_0_3_val;
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        L_0_0_1_val_read_reg_407 <= L_0_0_1_val_int_reg;
        L_0_0_1_val_read_reg_407_pp0_iter1_reg <= L_0_0_1_val_read_reg_407;
        L_0_0_1_val_read_reg_407_pp0_iter2_reg <= L_0_0_1_val_read_reg_407_pp0_iter1_reg;
        L_0_0_1_val_read_reg_407_pp0_iter3_reg <= L_0_0_1_val_read_reg_407_pp0_iter2_reg;
        L_0_0_1_val_read_reg_407_pp0_iter4_reg <= L_0_0_1_val_read_reg_407_pp0_iter3_reg;
        L_0_0_1_val_read_reg_407_pp0_iter5_reg <= L_0_0_1_val_read_reg_407_pp0_iter4_reg;
        L_0_0_1_val_read_reg_407_pp0_iter6_reg <= L_0_0_1_val_read_reg_407_pp0_iter5_reg;
        L_0_0_1_val_read_reg_407_pp0_iter7_reg <= L_0_0_1_val_read_reg_407_pp0_iter6_reg;
        L_0_0_1_val_read_reg_407_pp0_iter8_reg <= L_0_0_1_val_read_reg_407_pp0_iter7_reg;
        L_0_0_2_val_read_reg_401 <= L_0_0_2_val_int_reg;
        L_0_0_2_val_read_reg_401_pp0_iter10_reg <= L_0_0_2_val_read_reg_401_pp0_iter9_reg;
        L_0_0_2_val_read_reg_401_pp0_iter11_reg <= L_0_0_2_val_read_reg_401_pp0_iter10_reg;
        L_0_0_2_val_read_reg_401_pp0_iter12_reg <= L_0_0_2_val_read_reg_401_pp0_iter11_reg;
        L_0_0_2_val_read_reg_401_pp0_iter1_reg <= L_0_0_2_val_read_reg_401;
        L_0_0_2_val_read_reg_401_pp0_iter2_reg <= L_0_0_2_val_read_reg_401_pp0_iter1_reg;
        L_0_0_2_val_read_reg_401_pp0_iter3_reg <= L_0_0_2_val_read_reg_401_pp0_iter2_reg;
        L_0_0_2_val_read_reg_401_pp0_iter4_reg <= L_0_0_2_val_read_reg_401_pp0_iter3_reg;
        L_0_0_2_val_read_reg_401_pp0_iter5_reg <= L_0_0_2_val_read_reg_401_pp0_iter4_reg;
        L_0_0_2_val_read_reg_401_pp0_iter6_reg <= L_0_0_2_val_read_reg_401_pp0_iter5_reg;
        L_0_0_2_val_read_reg_401_pp0_iter7_reg <= L_0_0_2_val_read_reg_401_pp0_iter6_reg;
        L_0_0_2_val_read_reg_401_pp0_iter8_reg <= L_0_0_2_val_read_reg_401_pp0_iter7_reg;
        L_0_0_2_val_read_reg_401_pp0_iter9_reg <= L_0_0_2_val_read_reg_401_pp0_iter8_reg;
        L_0_0_3_val_read_reg_395 <= L_0_0_3_val_int_reg;
        L_0_0_3_val_read_reg_395_pp0_iter10_reg <= L_0_0_3_val_read_reg_395_pp0_iter9_reg;
        L_0_0_3_val_read_reg_395_pp0_iter11_reg <= L_0_0_3_val_read_reg_395_pp0_iter10_reg;
        L_0_0_3_val_read_reg_395_pp0_iter12_reg <= L_0_0_3_val_read_reg_395_pp0_iter11_reg;
        L_0_0_3_val_read_reg_395_pp0_iter1_reg <= L_0_0_3_val_read_reg_395;
        L_0_0_3_val_read_reg_395_pp0_iter2_reg <= L_0_0_3_val_read_reg_395_pp0_iter1_reg;
        L_0_0_3_val_read_reg_395_pp0_iter3_reg <= L_0_0_3_val_read_reg_395_pp0_iter2_reg;
        L_0_0_3_val_read_reg_395_pp0_iter4_reg <= L_0_0_3_val_read_reg_395_pp0_iter3_reg;
        L_0_0_3_val_read_reg_395_pp0_iter5_reg <= L_0_0_3_val_read_reg_395_pp0_iter4_reg;
        L_0_0_3_val_read_reg_395_pp0_iter6_reg <= L_0_0_3_val_read_reg_395_pp0_iter5_reg;
        L_0_0_3_val_read_reg_395_pp0_iter7_reg <= L_0_0_3_val_read_reg_395_pp0_iter6_reg;
        L_0_0_3_val_read_reg_395_pp0_iter8_reg <= L_0_0_3_val_read_reg_395_pp0_iter7_reg;
        L_0_0_3_val_read_reg_395_pp0_iter9_reg <= L_0_0_3_val_read_reg_395_pp0_iter8_reg;
        L_1_0_2_val_read_reg_388 <= L_1_0_2_val_int_reg;
        L_1_0_2_val_read_reg_388_pp0_iter10_reg <= L_1_0_2_val_read_reg_388_pp0_iter9_reg;
        L_1_0_2_val_read_reg_388_pp0_iter11_reg <= L_1_0_2_val_read_reg_388_pp0_iter10_reg;
        L_1_0_2_val_read_reg_388_pp0_iter12_reg <= L_1_0_2_val_read_reg_388_pp0_iter11_reg;
        L_1_0_2_val_read_reg_388_pp0_iter13_reg <= L_1_0_2_val_read_reg_388_pp0_iter12_reg;
        L_1_0_2_val_read_reg_388_pp0_iter1_reg <= L_1_0_2_val_read_reg_388;
        L_1_0_2_val_read_reg_388_pp0_iter2_reg <= L_1_0_2_val_read_reg_388_pp0_iter1_reg;
        L_1_0_2_val_read_reg_388_pp0_iter3_reg <= L_1_0_2_val_read_reg_388_pp0_iter2_reg;
        L_1_0_2_val_read_reg_388_pp0_iter4_reg <= L_1_0_2_val_read_reg_388_pp0_iter3_reg;
        L_1_0_2_val_read_reg_388_pp0_iter5_reg <= L_1_0_2_val_read_reg_388_pp0_iter4_reg;
        L_1_0_2_val_read_reg_388_pp0_iter6_reg <= L_1_0_2_val_read_reg_388_pp0_iter5_reg;
        L_1_0_2_val_read_reg_388_pp0_iter7_reg <= L_1_0_2_val_read_reg_388_pp0_iter6_reg;
        L_1_0_2_val_read_reg_388_pp0_iter8_reg <= L_1_0_2_val_read_reg_388_pp0_iter7_reg;
        L_1_0_2_val_read_reg_388_pp0_iter9_reg <= L_1_0_2_val_read_reg_388_pp0_iter8_reg;
        L_1_0_3_val_read_reg_381 <= L_1_0_3_val_int_reg;
        L_1_0_3_val_read_reg_381_pp0_iter10_reg <= L_1_0_3_val_read_reg_381_pp0_iter9_reg;
        L_1_0_3_val_read_reg_381_pp0_iter11_reg <= L_1_0_3_val_read_reg_381_pp0_iter10_reg;
        L_1_0_3_val_read_reg_381_pp0_iter12_reg <= L_1_0_3_val_read_reg_381_pp0_iter11_reg;
        L_1_0_3_val_read_reg_381_pp0_iter13_reg <= L_1_0_3_val_read_reg_381_pp0_iter12_reg;
        L_1_0_3_val_read_reg_381_pp0_iter1_reg <= L_1_0_3_val_read_reg_381;
        L_1_0_3_val_read_reg_381_pp0_iter2_reg <= L_1_0_3_val_read_reg_381_pp0_iter1_reg;
        L_1_0_3_val_read_reg_381_pp0_iter3_reg <= L_1_0_3_val_read_reg_381_pp0_iter2_reg;
        L_1_0_3_val_read_reg_381_pp0_iter4_reg <= L_1_0_3_val_read_reg_381_pp0_iter3_reg;
        L_1_0_3_val_read_reg_381_pp0_iter5_reg <= L_1_0_3_val_read_reg_381_pp0_iter4_reg;
        L_1_0_3_val_read_reg_381_pp0_iter6_reg <= L_1_0_3_val_read_reg_381_pp0_iter5_reg;
        L_1_0_3_val_read_reg_381_pp0_iter7_reg <= L_1_0_3_val_read_reg_381_pp0_iter6_reg;
        L_1_0_3_val_read_reg_381_pp0_iter8_reg <= L_1_0_3_val_read_reg_381_pp0_iter7_reg;
        L_1_0_3_val_read_reg_381_pp0_iter9_reg <= L_1_0_3_val_read_reg_381_pp0_iter8_reg;
        L_2_0_3_val_read_reg_373 <= L_2_0_3_val_int_reg;
        L_2_0_3_val_read_reg_373_pp0_iter10_reg <= L_2_0_3_val_read_reg_373_pp0_iter9_reg;
        L_2_0_3_val_read_reg_373_pp0_iter11_reg <= L_2_0_3_val_read_reg_373_pp0_iter10_reg;
        L_2_0_3_val_read_reg_373_pp0_iter12_reg <= L_2_0_3_val_read_reg_373_pp0_iter11_reg;
        L_2_0_3_val_read_reg_373_pp0_iter13_reg <= L_2_0_3_val_read_reg_373_pp0_iter12_reg;
        L_2_0_3_val_read_reg_373_pp0_iter14_reg <= L_2_0_3_val_read_reg_373_pp0_iter13_reg;
        L_2_0_3_val_read_reg_373_pp0_iter15_reg <= L_2_0_3_val_read_reg_373_pp0_iter14_reg;
        L_2_0_3_val_read_reg_373_pp0_iter16_reg <= L_2_0_3_val_read_reg_373_pp0_iter15_reg;
        L_2_0_3_val_read_reg_373_pp0_iter17_reg <= L_2_0_3_val_read_reg_373_pp0_iter16_reg;
        L_2_0_3_val_read_reg_373_pp0_iter18_reg <= L_2_0_3_val_read_reg_373_pp0_iter17_reg;
        L_2_0_3_val_read_reg_373_pp0_iter19_reg <= L_2_0_3_val_read_reg_373_pp0_iter18_reg;
        L_2_0_3_val_read_reg_373_pp0_iter1_reg <= L_2_0_3_val_read_reg_373;
        L_2_0_3_val_read_reg_373_pp0_iter20_reg <= L_2_0_3_val_read_reg_373_pp0_iter19_reg;
        L_2_0_3_val_read_reg_373_pp0_iter21_reg <= L_2_0_3_val_read_reg_373_pp0_iter20_reg;
        L_2_0_3_val_read_reg_373_pp0_iter22_reg <= L_2_0_3_val_read_reg_373_pp0_iter21_reg;
        L_2_0_3_val_read_reg_373_pp0_iter2_reg <= L_2_0_3_val_read_reg_373_pp0_iter1_reg;
        L_2_0_3_val_read_reg_373_pp0_iter3_reg <= L_2_0_3_val_read_reg_373_pp0_iter2_reg;
        L_2_0_3_val_read_reg_373_pp0_iter4_reg <= L_2_0_3_val_read_reg_373_pp0_iter3_reg;
        L_2_0_3_val_read_reg_373_pp0_iter5_reg <= L_2_0_3_val_read_reg_373_pp0_iter4_reg;
        L_2_0_3_val_read_reg_373_pp0_iter6_reg <= L_2_0_3_val_read_reg_373_pp0_iter5_reg;
        L_2_0_3_val_read_reg_373_pp0_iter7_reg <= L_2_0_3_val_read_reg_373_pp0_iter6_reg;
        L_2_0_3_val_read_reg_373_pp0_iter8_reg <= L_2_0_3_val_read_reg_373_pp0_iter7_reg;
        L_2_0_3_val_read_reg_373_pp0_iter9_reg <= L_2_0_3_val_read_reg_373_pp0_iter8_reg;
        Y_1_1_reg_458 <= grp_fu_73_p2;
        Y_1_1_reg_458_pp0_iter14_reg <= Y_1_1_reg_458;
        Y_1_1_reg_458_pp0_iter15_reg <= Y_1_1_reg_458_pp0_iter14_reg;
        Y_1_1_reg_458_pp0_iter16_reg <= Y_1_1_reg_458_pp0_iter15_reg;
        Y_1_1_reg_458_pp0_iter17_reg <= Y_1_1_reg_458_pp0_iter16_reg;
        Y_1_1_reg_458_pp0_iter18_reg <= Y_1_1_reg_458_pp0_iter17_reg;
        Y_1_1_reg_458_pp0_iter19_reg <= Y_1_1_reg_458_pp0_iter18_reg;
        Y_1_1_reg_458_pp0_iter20_reg <= Y_1_1_reg_458_pp0_iter19_reg;
        Y_1_1_reg_458_pp0_iter21_reg <= Y_1_1_reg_458_pp0_iter20_reg;
        Y_1_1_reg_458_pp0_iter22_reg <= Y_1_1_reg_458_pp0_iter21_reg;
        Y_1_1_reg_458_pp0_iter23_reg <= Y_1_1_reg_458_pp0_iter22_reg;
        Y_1_1_reg_458_pp0_iter24_reg <= Y_1_1_reg_458_pp0_iter23_reg;
        Y_1_1_reg_458_pp0_iter25_reg <= Y_1_1_reg_458_pp0_iter24_reg;
        Y_1_1_reg_458_pp0_iter26_reg <= Y_1_1_reg_458_pp0_iter25_reg;
        Y_1_1_reg_458_pp0_iter27_reg <= Y_1_1_reg_458_pp0_iter26_reg;
        Y_1_1_reg_458_pp0_iter28_reg <= Y_1_1_reg_458_pp0_iter27_reg;
        Y_1_1_reg_458_pp0_iter29_reg <= Y_1_1_reg_458_pp0_iter28_reg;
        Y_1_1_reg_458_pp0_iter30_reg <= Y_1_1_reg_458_pp0_iter29_reg;
        Y_1_1_reg_458_pp0_iter31_reg <= Y_1_1_reg_458_pp0_iter30_reg;
        Y_2_2_reg_545 <= grp_fu_113_p2;
        Y_2_2_reg_545_pp0_iter23_reg <= Y_2_2_reg_545;
        Y_2_2_reg_545_pp0_iter24_reg <= Y_2_2_reg_545_pp0_iter23_reg;
        Y_2_2_reg_545_pp0_iter25_reg <= Y_2_2_reg_545_pp0_iter24_reg;
        Y_2_2_reg_545_pp0_iter26_reg <= Y_2_2_reg_545_pp0_iter25_reg;
        Y_2_2_reg_545_pp0_iter27_reg <= Y_2_2_reg_545_pp0_iter26_reg;
        Y_2_2_reg_545_pp0_iter28_reg <= Y_2_2_reg_545_pp0_iter27_reg;
        Y_2_2_reg_545_pp0_iter29_reg <= Y_2_2_reg_545_pp0_iter28_reg;
        Y_2_2_reg_545_pp0_iter30_reg <= Y_2_2_reg_545_pp0_iter29_reg;
        Y_2_2_reg_545_pp0_iter31_reg <= Y_2_2_reg_545_pp0_iter30_reg;
        bitcast_ln127_11_reg_429 <= bitcast_ln127_11_fu_208_p1;
        bitcast_ln127_11_reg_429_pp0_iter10_reg <= bitcast_ln127_11_reg_429;
        bitcast_ln127_11_reg_429_pp0_iter11_reg <= bitcast_ln127_11_reg_429_pp0_iter10_reg;
        bitcast_ln127_11_reg_429_pp0_iter12_reg <= bitcast_ln127_11_reg_429_pp0_iter11_reg;
        bitcast_ln127_11_reg_429_pp0_iter13_reg <= bitcast_ln127_11_reg_429_pp0_iter12_reg;
        bitcast_ln127_11_reg_429_pp0_iter14_reg <= bitcast_ln127_11_reg_429_pp0_iter13_reg;
        bitcast_ln127_11_reg_429_pp0_iter15_reg <= bitcast_ln127_11_reg_429_pp0_iter14_reg;
        bitcast_ln127_11_reg_429_pp0_iter16_reg <= bitcast_ln127_11_reg_429_pp0_iter15_reg;
        bitcast_ln127_11_reg_429_pp0_iter17_reg <= bitcast_ln127_11_reg_429_pp0_iter16_reg;
        bitcast_ln127_11_reg_429_pp0_iter18_reg <= bitcast_ln127_11_reg_429_pp0_iter17_reg;
        bitcast_ln127_11_reg_429_pp0_iter19_reg <= bitcast_ln127_11_reg_429_pp0_iter18_reg;
        bitcast_ln127_11_reg_429_pp0_iter20_reg <= bitcast_ln127_11_reg_429_pp0_iter19_reg;
        bitcast_ln127_11_reg_429_pp0_iter21_reg <= bitcast_ln127_11_reg_429_pp0_iter20_reg;
        bitcast_ln127_11_reg_429_pp0_iter22_reg <= bitcast_ln127_11_reg_429_pp0_iter21_reg;
        bitcast_ln127_11_reg_429_pp0_iter23_reg <= bitcast_ln127_11_reg_429_pp0_iter22_reg;
        bitcast_ln127_11_reg_429_pp0_iter24_reg <= bitcast_ln127_11_reg_429_pp0_iter23_reg;
        bitcast_ln127_11_reg_429_pp0_iter25_reg <= bitcast_ln127_11_reg_429_pp0_iter24_reg;
        bitcast_ln127_11_reg_429_pp0_iter26_reg <= bitcast_ln127_11_reg_429_pp0_iter25_reg;
        bitcast_ln127_11_reg_429_pp0_iter27_reg <= bitcast_ln127_11_reg_429_pp0_iter26_reg;
        bitcast_ln127_11_reg_429_pp0_iter28_reg <= bitcast_ln127_11_reg_429_pp0_iter27_reg;
        bitcast_ln127_11_reg_429_pp0_iter29_reg <= bitcast_ln127_11_reg_429_pp0_iter28_reg;
        bitcast_ln127_11_reg_429_pp0_iter30_reg <= bitcast_ln127_11_reg_429_pp0_iter29_reg;
        bitcast_ln127_11_reg_429_pp0_iter31_reg <= bitcast_ln127_11_reg_429_pp0_iter30_reg;
        bitcast_ln127_15_reg_519 <= bitcast_ln127_15_fu_237_p1;
        bitcast_ln127_15_reg_519_pp0_iter20_reg <= bitcast_ln127_15_reg_519;
        bitcast_ln127_15_reg_519_pp0_iter21_reg <= bitcast_ln127_15_reg_519_pp0_iter20_reg;
        bitcast_ln127_15_reg_519_pp0_iter22_reg <= bitcast_ln127_15_reg_519_pp0_iter21_reg;
        bitcast_ln127_15_reg_519_pp0_iter23_reg <= bitcast_ln127_15_reg_519_pp0_iter22_reg;
        bitcast_ln127_15_reg_519_pp0_iter24_reg <= bitcast_ln127_15_reg_519_pp0_iter23_reg;
        bitcast_ln127_15_reg_519_pp0_iter25_reg <= bitcast_ln127_15_reg_519_pp0_iter24_reg;
        bitcast_ln127_15_reg_519_pp0_iter26_reg <= bitcast_ln127_15_reg_519_pp0_iter25_reg;
        bitcast_ln127_15_reg_519_pp0_iter27_reg <= bitcast_ln127_15_reg_519_pp0_iter26_reg;
        bitcast_ln127_15_reg_519_pp0_iter28_reg <= bitcast_ln127_15_reg_519_pp0_iter27_reg;
        bitcast_ln127_15_reg_519_pp0_iter29_reg <= bitcast_ln127_15_reg_519_pp0_iter28_reg;
        bitcast_ln127_15_reg_519_pp0_iter30_reg <= bitcast_ln127_15_reg_519_pp0_iter29_reg;
        bitcast_ln127_15_reg_519_pp0_iter31_reg <= bitcast_ln127_15_reg_519_pp0_iter30_reg;
        bitcast_ln127_1_reg_465 <= bitcast_ln127_1_fu_222_p1;
        bitcast_ln127_1_reg_465_pp0_iter15_reg <= bitcast_ln127_1_reg_465;
        bitcast_ln127_1_reg_465_pp0_iter16_reg <= bitcast_ln127_1_reg_465_pp0_iter15_reg;
        bitcast_ln127_1_reg_465_pp0_iter17_reg <= bitcast_ln127_1_reg_465_pp0_iter16_reg;
        bitcast_ln127_1_reg_465_pp0_iter18_reg <= bitcast_ln127_1_reg_465_pp0_iter17_reg;
        bitcast_ln127_1_reg_465_pp0_iter19_reg <= bitcast_ln127_1_reg_465_pp0_iter18_reg;
        bitcast_ln127_1_reg_465_pp0_iter20_reg <= bitcast_ln127_1_reg_465_pp0_iter19_reg;
        bitcast_ln127_1_reg_465_pp0_iter21_reg <= bitcast_ln127_1_reg_465_pp0_iter20_reg;
        bitcast_ln127_1_reg_465_pp0_iter22_reg <= bitcast_ln127_1_reg_465_pp0_iter21_reg;
        bitcast_ln127_1_reg_465_pp0_iter23_reg <= bitcast_ln127_1_reg_465_pp0_iter22_reg;
        bitcast_ln127_1_reg_465_pp0_iter24_reg <= bitcast_ln127_1_reg_465_pp0_iter23_reg;
        bitcast_ln127_1_reg_465_pp0_iter25_reg <= bitcast_ln127_1_reg_465_pp0_iter24_reg;
        bitcast_ln127_1_reg_465_pp0_iter26_reg <= bitcast_ln127_1_reg_465_pp0_iter25_reg;
        bitcast_ln127_1_reg_465_pp0_iter27_reg <= bitcast_ln127_1_reg_465_pp0_iter26_reg;
        bitcast_ln127_1_reg_465_pp0_iter28_reg <= bitcast_ln127_1_reg_465_pp0_iter27_reg;
        bitcast_ln127_1_reg_465_pp0_iter29_reg <= bitcast_ln127_1_reg_465_pp0_iter28_reg;
        bitcast_ln127_1_reg_465_pp0_iter30_reg <= bitcast_ln127_1_reg_465_pp0_iter29_reg;
        bitcast_ln127_1_reg_465_pp0_iter31_reg <= bitcast_ln127_1_reg_465_pp0_iter30_reg;
        bitcast_ln127_3_reg_562 <= bitcast_ln127_3_fu_251_p1;
        bitcast_ln127_3_reg_562_pp0_iter24_reg <= bitcast_ln127_3_reg_562;
        bitcast_ln127_3_reg_562_pp0_iter25_reg <= bitcast_ln127_3_reg_562_pp0_iter24_reg;
        bitcast_ln127_3_reg_562_pp0_iter26_reg <= bitcast_ln127_3_reg_562_pp0_iter25_reg;
        bitcast_ln127_3_reg_562_pp0_iter27_reg <= bitcast_ln127_3_reg_562_pp0_iter26_reg;
        bitcast_ln127_3_reg_562_pp0_iter28_reg <= bitcast_ln127_3_reg_562_pp0_iter27_reg;
        bitcast_ln127_3_reg_562_pp0_iter29_reg <= bitcast_ln127_3_reg_562_pp0_iter28_reg;
        bitcast_ln127_3_reg_562_pp0_iter30_reg <= bitcast_ln127_3_reg_562_pp0_iter29_reg;
        bitcast_ln127_3_reg_562_pp0_iter31_reg <= bitcast_ln127_3_reg_562_pp0_iter30_reg;
        bitcast_ln127_7_reg_568 <= bitcast_ln127_7_fu_265_p1;
        bitcast_ln127_7_reg_568_pp0_iter24_reg <= bitcast_ln127_7_reg_568;
        bitcast_ln127_7_reg_568_pp0_iter25_reg <= bitcast_ln127_7_reg_568_pp0_iter24_reg;
        bitcast_ln127_7_reg_568_pp0_iter26_reg <= bitcast_ln127_7_reg_568_pp0_iter25_reg;
        bitcast_ln127_7_reg_568_pp0_iter27_reg <= bitcast_ln127_7_reg_568_pp0_iter26_reg;
        bitcast_ln127_7_reg_568_pp0_iter28_reg <= bitcast_ln127_7_reg_568_pp0_iter27_reg;
        bitcast_ln127_7_reg_568_pp0_iter29_reg <= bitcast_ln127_7_reg_568_pp0_iter28_reg;
        bitcast_ln127_7_reg_568_pp0_iter30_reg <= bitcast_ln127_7_reg_568_pp0_iter29_reg;
        bitcast_ln127_7_reg_568_pp0_iter31_reg <= bitcast_ln127_7_reg_568_pp0_iter30_reg;
        mul_1_1_reg_413 <= grp_fu_143_p2;
        mul_1_2_1_reg_492 <= grp_fu_171_p2;
        mul_1_2_reg_418 <= grp_fu_149_p2;
        mul_1_3_1_reg_503 <= grp_fu_175_p2;
        mul_1_3_2_reg_579 <= grp_fu_191_p2;
        mul_1_3_reg_443 <= grp_fu_154_p2;
        mul_227_1_reg_477 <= grp_fu_163_p2;
        mul_2_2_1_reg_448 <= grp_fu_159_p2;
        mul_2_3_1_reg_514 <= grp_fu_179_p2;
        mul_2_3_2_reg_584 <= grp_fu_195_p2;
        mul_338_1_reg_487 <= grp_fu_167_p2;
        mul_338_2_reg_574 <= grp_fu_187_p2;
        mul_3_3_2_reg_557 <= grp_fu_183_p2;
        sum_10_reg_535 <= grp_fu_105_p2;
        sum_11_reg_497 <= grp_fu_88_p2;
        sum_12_reg_540 <= grp_fu_109_p2;
        sum_12_reg_540_pp0_iter23_reg <= sum_12_reg_540;
        sum_12_reg_540_pp0_iter24_reg <= sum_12_reg_540_pp0_iter23_reg;
        sum_12_reg_540_pp0_iter25_reg <= sum_12_reg_540_pp0_iter24_reg;
        sum_12_reg_540_pp0_iter26_reg <= sum_12_reg_540_pp0_iter25_reg;
        sum_13_reg_599 <= grp_fu_130_p2;
        sum_14_reg_508 <= grp_fu_93_p2;
        sum_14_reg_508_pp0_iter18_reg <= sum_14_reg_508;
        sum_15_reg_551 <= grp_fu_118_p2;
        sum_15_reg_551_pp0_iter23_reg <= sum_15_reg_551;
        sum_15_reg_551_pp0_iter24_reg <= sum_15_reg_551_pp0_iter23_reg;
        sum_15_reg_551_pp0_iter25_reg <= sum_15_reg_551_pp0_iter24_reg;
        sum_15_reg_551_pp0_iter26_reg <= sum_15_reg_551_pp0_iter25_reg;
        sum_16_reg_604 <= grp_fu_134_p2;
        sum_17_reg_589 <= grp_fu_122_p2;
        sum_3_reg_472 <= grp_fu_78_p2;
        sum_4_reg_525 <= grp_fu_97_p2;
        sum_5_reg_482 <= grp_fu_83_p2;
        sum_6_reg_530 <= grp_fu_101_p2;
        sum_6_reg_530_pp0_iter23_reg <= sum_6_reg_530;
        sum_6_reg_530_pp0_iter24_reg <= sum_6_reg_530_pp0_iter23_reg;
        sum_6_reg_530_pp0_iter25_reg <= sum_6_reg_530_pp0_iter24_reg;
        sum_6_reg_530_pp0_iter26_reg <= sum_6_reg_530_pp0_iter25_reg;
        sum_7_reg_594 <= grp_fu_126_p2;
        sum_8_reg_423 <= grp_fu_58_p2;
        sum_9_reg_437 <= grp_fu_63_p2;
        sum_9_reg_437_pp0_iter13_reg <= sum_9_reg_437;
        sum_9_reg_437_pp0_iter14_reg <= sum_9_reg_437_pp0_iter13_reg;
        sum_9_reg_437_pp0_iter15_reg <= sum_9_reg_437_pp0_iter14_reg;
        sum_9_reg_437_pp0_iter16_reg <= sum_9_reg_437_pp0_iter15_reg;
        sum_9_reg_437_pp0_iter17_reg <= sum_9_reg_437_pp0_iter16_reg;
        sum_reg_453 <= grp_fu_68_p2;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return_0 = bitcast_ln127_1_reg_465_pp0_iter31_reg;

assign ap_return_1 = Y_1_1_reg_458_pp0_iter31_reg;

assign ap_return_10 = bitcast_ln127_13_fu_305_p1;

assign ap_return_11 = grp_fu_138_p2;

assign ap_return_2 = bitcast_ln127_11_reg_429_pp0_iter31_reg;

assign ap_return_3 = bitcast_ln127_11_reg_429_pp0_iter31_reg;

assign ap_return_4 = bitcast_ln127_3_reg_562_pp0_iter31_reg;

assign ap_return_5 = bitcast_ln127_7_reg_568_pp0_iter31_reg;

assign ap_return_6 = Y_2_2_reg_545_pp0_iter31_reg;

assign ap_return_7 = bitcast_ln127_15_reg_519_pp0_iter31_reg;

assign ap_return_8 = bitcast_ln127_5_fu_279_p1;

assign ap_return_9 = bitcast_ln127_9_fu_292_p1;

assign bitcast_ln127_10_fu_199_p1 = sum_8_reg_423;

assign bitcast_ln127_11_fu_208_p1 = xor_ln127_5_fu_202_p2;

assign bitcast_ln127_12_fu_296_p1 = sum_16_reg_604;

assign bitcast_ln127_13_fu_305_p1 = xor_ln127_6_fu_299_p2;

assign bitcast_ln127_14_fu_228_p1 = sum_14_reg_508_pp0_iter18_reg;

assign bitcast_ln127_15_fu_237_p1 = xor_ln127_7_fu_231_p2;

assign bitcast_ln127_1_fu_222_p1 = xor_ln127_fu_216_p2;

assign bitcast_ln127_2_fu_242_p1 = sum_4_reg_525;

assign bitcast_ln127_3_fu_251_p1 = xor_ln127_1_fu_245_p2;

assign bitcast_ln127_4_fu_270_p1 = sum_7_reg_594;

assign bitcast_ln127_5_fu_279_p1 = xor_ln127_2_fu_273_p2;

assign bitcast_ln127_6_fu_256_p1 = sum_10_reg_535;

assign bitcast_ln127_7_fu_265_p1 = xor_ln127_3_fu_259_p2;

assign bitcast_ln127_8_fu_283_p1 = sum_13_reg_599;

assign bitcast_ln127_9_fu_292_p1 = xor_ln127_4_fu_286_p2;

assign bitcast_ln127_fu_213_p1 = sum_reg_453;

assign grp_fu_159_p0 = xor_ln127_5_fu_202_p2;

assign grp_fu_183_p0 = xor_ln127_7_fu_231_p2;

assign grp_fu_187_p0 = xor_ln127_1_fu_245_p2;

assign grp_fu_191_p0 = xor_ln127_3_fu_259_p2;

assign xor_ln127_1_fu_245_p2 = (bitcast_ln127_2_fu_242_p1 ^ 32'd2147483648);

assign xor_ln127_2_fu_273_p2 = (bitcast_ln127_4_fu_270_p1 ^ 32'd2147483648);

assign xor_ln127_3_fu_259_p2 = (bitcast_ln127_6_fu_256_p1 ^ 32'd2147483648);

assign xor_ln127_4_fu_286_p2 = (bitcast_ln127_8_fu_283_p1 ^ 32'd2147483648);

assign xor_ln127_5_fu_202_p2 = (bitcast_ln127_10_fu_199_p1 ^ 32'd2147483648);

assign xor_ln127_6_fu_299_p2 = (bitcast_ln127_12_fu_296_p1 ^ 32'd2147483648);

assign xor_ln127_7_fu_231_p2 = (bitcast_ln127_14_fu_228_p1 ^ 32'd2147483648);

assign xor_ln127_fu_216_p2 = (bitcast_ln127_fu_213_p1 ^ 32'd2147483648);

endmodule //axi4_lu_forward_forwardSubstitution
