Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Feb 13 08:43:23 2020
| Host         : B2-Digital running 64-bit major release  (build 9200)
| Command      : report_utilization -file multiplexer_wrapper_utilization_placed.rpt -pb multiplexer_wrapper_utilization_placed.pb
| Design       : multiplexer_wrapper
| Device       : 7a35tcpg236-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  106 |     0 |     20800 |  0.51 |
|   LUT as Logic          |  106 |     0 |     20800 |  0.51 |
|   LUT as Memory         |    0 |     0 |      9600 |  0.00 |
| Slice Registers         |  107 |     0 |     41600 |  0.26 |
|   Register as Flip Flop |  107 |     0 |     41600 |  0.26 |
|   Register as Latch     |    0 |     0 |     41600 |  0.00 |
| F7 Muxes                |    0 |     0 |     16300 |  0.00 |
| F8 Muxes                |    0 |     0 |      8150 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 107   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+------------------------------------------+------+-------+-----------+-------+
|                 Site Type                | Used | Fixed | Available | Util% |
+------------------------------------------+------+-------+-----------+-------+
| Slice                                    |   95 |     0 |      8150 |  1.17 |
|   SLICEL                                 |   69 |     0 |           |       |
|   SLICEM                                 |   26 |     0 |           |       |
| LUT as Logic                             |  106 |     0 |     20800 |  0.51 |
|   using O5 output only                   |    0 |       |           |       |
|   using O6 output only                   |  106 |       |           |       |
|   using O5 and O6                        |    0 |       |           |       |
| LUT as Memory                            |    0 |     0 |      9600 |  0.00 |
|   LUT as Distributed RAM                 |    0 |     0 |           |       |
|   LUT as Shift Register                  |    0 |     0 |           |       |
| Slice Registers                          |  107 |     0 |     41600 |  0.26 |
|   Register driven from within the Slice  |  107 |       |           |       |
|   Register driven from outside the Slice |    0 |       |           |       |
| Unique Control Sets                      |   93 |       |      8150 |  1.14 |
+------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |        50 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |        50 |  0.00 |
|   RAMB18       |    0 |     0 |       100 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |        90 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   12 |    12 |       106 | 11.32 |
|   IOB Master Pads           |    6 |       |           |       |
|   IOB Slave Pads            |    6 |       |           |       |
| Bonded IPADs                |    0 |     0 |        10 |  0.00 |
| Bonded OPADs                |    0 |     0 |         4 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFDS                      |    0 |     0 |       104 |  0.00 |
| GTPE2_CHANNEL               |    0 |     0 |         2 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       106 |  0.00 |
| OLOGIC                      |    0 |     0 |       106 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  107 |        Flop & Latch |
| LUT1     |   99 |                 LUT |
| OBUF     |   11 |                  IO |
| LUT2     |    6 |                 LUT |
| CARRY4   |    4 |          CarryLogic |
| LUT5     |    1 |                 LUT |
| IBUF     |    1 |                  IO |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+---------------------------------------+------+
|                Ref Name               | Used |
+---------------------------------------+------+
| multiplexer_xup_or2_1_0               |    1 |
| multiplexer_xup_or2_0_4               |    1 |
| multiplexer_xup_or2_0_3               |    1 |
| multiplexer_xup_or2_0_2               |    1 |
| multiplexer_xup_or2_0_1               |    1 |
| multiplexer_xup_or2_0_0               |    1 |
| multiplexer_xup_inv_0_4               |    1 |
| multiplexer_xup_clk_divider_9_3       |    1 |
| multiplexer_xup_clk_divider_9_2       |    1 |
| multiplexer_xup_clk_divider_9_1       |    1 |
| multiplexer_xup_clk_divider_9_0       |    1 |
| multiplexer_xup_clk_divider_8_3       |    1 |
| multiplexer_xup_clk_divider_8_2       |    1 |
| multiplexer_xup_clk_divider_8_1       |    1 |
| multiplexer_xup_clk_divider_8_0       |    1 |
| multiplexer_xup_clk_divider_7_3       |    1 |
| multiplexer_xup_clk_divider_7_2       |    1 |
| multiplexer_xup_clk_divider_7_1       |    1 |
| multiplexer_xup_clk_divider_7_0       |    1 |
| multiplexer_xup_clk_divider_6_3       |    1 |
| multiplexer_xup_clk_divider_6_2       |    1 |
| multiplexer_xup_clk_divider_6_1       |    1 |
| multiplexer_xup_clk_divider_6_0       |    1 |
| multiplexer_xup_clk_divider_5_3       |    1 |
| multiplexer_xup_clk_divider_5_2       |    1 |
| multiplexer_xup_clk_divider_5_1       |    1 |
| multiplexer_xup_clk_divider_5_0       |    1 |
| multiplexer_xup_clk_divider_4_3       |    1 |
| multiplexer_xup_clk_divider_4_2       |    1 |
| multiplexer_xup_clk_divider_4_1       |    1 |
| multiplexer_xup_clk_divider_4_0       |    1 |
| multiplexer_xup_clk_divider_3_3       |    1 |
| multiplexer_xup_clk_divider_3_2       |    1 |
| multiplexer_xup_clk_divider_3_1       |    1 |
| multiplexer_xup_clk_divider_3_0       |    1 |
| multiplexer_xup_clk_divider_2_3       |    1 |
| multiplexer_xup_clk_divider_2_2       |    1 |
| multiplexer_xup_clk_divider_2_1       |    1 |
| multiplexer_xup_clk_divider_2_0       |    1 |
| multiplexer_xup_clk_divider_26_0      |    1 |
| multiplexer_xup_clk_divider_25_0      |    1 |
| multiplexer_xup_clk_divider_24_2      |    1 |
| multiplexer_xup_clk_divider_24_0      |    1 |
| multiplexer_xup_clk_divider_23_2      |    1 |
| multiplexer_xup_clk_divider_23_0      |    1 |
| multiplexer_xup_clk_divider_22_3      |    1 |
| multiplexer_xup_clk_divider_22_2      |    1 |
| multiplexer_xup_clk_divider_22_0      |    1 |
| multiplexer_xup_clk_divider_21_3      |    1 |
| multiplexer_xup_clk_divider_21_2      |    1 |
| multiplexer_xup_clk_divider_21_0      |    1 |
| multiplexer_xup_clk_divider_20_3      |    1 |
| multiplexer_xup_clk_divider_20_2      |    1 |
| multiplexer_xup_clk_divider_20_0      |    1 |
| multiplexer_xup_clk_divider_1_3       |    1 |
| multiplexer_xup_clk_divider_1_2       |    1 |
| multiplexer_xup_clk_divider_1_1       |    1 |
| multiplexer_xup_clk_divider_1_0       |    1 |
| multiplexer_xup_clk_divider_19_3      |    1 |
| multiplexer_xup_clk_divider_19_2      |    1 |
| multiplexer_xup_clk_divider_19_0      |    1 |
| multiplexer_xup_clk_divider_18_3      |    1 |
| multiplexer_xup_clk_divider_18_2      |    1 |
| multiplexer_xup_clk_divider_18_0      |    1 |
| multiplexer_xup_clk_divider_17_3      |    1 |
| multiplexer_xup_clk_divider_17_2      |    1 |
| multiplexer_xup_clk_divider_17_0      |    1 |
| multiplexer_xup_clk_divider_16_3      |    1 |
| multiplexer_xup_clk_divider_16_2      |    1 |
| multiplexer_xup_clk_divider_16_1      |    1 |
| multiplexer_xup_clk_divider_16_0      |    1 |
| multiplexer_xup_clk_divider_15_3      |    1 |
| multiplexer_xup_clk_divider_15_2      |    1 |
| multiplexer_xup_clk_divider_15_1      |    1 |
| multiplexer_xup_clk_divider_15_0      |    1 |
| multiplexer_xup_clk_divider_14_3      |    1 |
| multiplexer_xup_clk_divider_14_2      |    1 |
| multiplexer_xup_clk_divider_14_1      |    1 |
| multiplexer_xup_clk_divider_14_0      |    1 |
| multiplexer_xup_clk_divider_13_3      |    1 |
| multiplexer_xup_clk_divider_13_2      |    1 |
| multiplexer_xup_clk_divider_13_1      |    1 |
| multiplexer_xup_clk_divider_13_0      |    1 |
| multiplexer_xup_clk_divider_12_3      |    1 |
| multiplexer_xup_clk_divider_12_2      |    1 |
| multiplexer_xup_clk_divider_12_1      |    1 |
| multiplexer_xup_clk_divider_12_0      |    1 |
| multiplexer_xup_clk_divider_11_3      |    1 |
| multiplexer_xup_clk_divider_11_2      |    1 |
| multiplexer_xup_clk_divider_11_1      |    1 |
| multiplexer_xup_clk_divider_11_0      |    1 |
| multiplexer_xup_clk_divider_10_3      |    1 |
| multiplexer_xup_clk_divider_10_2      |    1 |
| multiplexer_xup_clk_divider_10_1      |    1 |
| multiplexer_xup_clk_divider_10_0      |    1 |
| multiplexer_xup_clk_divider_0_3       |    1 |
| multiplexer_xup_clk_divider_0_2       |    1 |
| multiplexer_xup_clk_divider_0_1       |    1 |
| multiplexer_xup_clk_divider_0_0       |    1 |
| multiplexer_xup_and4_0_0              |    1 |
| multiplexer_xup_and3_0_1              |    1 |
| multiplexer_xup_and2_2_0              |    1 |
| multiplexer_xup_and2_0_3              |    1 |
| multiplexer_xup_and2_0_1              |    1 |
| multiplexer_xup_and2_0_0              |    1 |
| multiplexer_xup_4_to_1_mux_vector_0_8 |    1 |
| multiplexer_xup_4_to_1_mux_vector_0_3 |    1 |
| multiplexer_xup_4_to_1_mux_vector_0_2 |    1 |
| multiplexer_xup_4_to_1_mux_vector_0_1 |    1 |
| multiplexer_xup_4_to_1_mux_vector_0_0 |    1 |
| multiplexer_c_counter_binary_1_1      |    1 |
| multiplexer_c_counter_binary_1_0      |    1 |
| multiplexer_c_counter_binary_0_1      |    1 |
| multiplexer_c_counter_binary_0_0      |    1 |
+---------------------------------------+------+


