Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Jul 20 01:00:18 2022
| Host         : LEGION-BIANXINQUAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file base_wrapper_timing_summary_routed.rpt -pb base_wrapper_timing_summary_routed.pb -rpx base_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : base_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree    2           
TIMING-14  Critical Warning  LUT on the clock tree                                 11          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin             2           
DPIR-1     Warning           Asynchronous driver check                             1041        
LUTAR-1    Warning           LUT drives async reset alert                          31          
PDRC-190   Warning           Suboptimally placed synchronized register chain       6           
TIMING-9   Warning           Unknown CDC Logic                                     1           
TIMING-10  Warning           Missing property on synchronizer                      1           
TIMING-18  Warning           Missing input or output delay                         12          
TIMING-24  Warning           Overridden Max delay datapath only                    11          
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint  2           
TIMING-38  Warning           Bus skew constraint applied on multiple clocks        2           
ULMTCS-1   Warning           Control Sets use limits recommend reduction           1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.486        0.000                      0               100674        0.053        0.000                      0               100609        1.101        0.000                       0                 41276  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
base_i/clk_wiz_0/inst/clk_in1    {0.000 4.167}        8.333           120.005         
  cam_xclk_base_clk_wiz_0_0      {0.000 20.833}       41.665          24.001          
  camif_xclk_base_clk_wiz_0_0    {0.000 5.208}        10.416          96.004          
  clkfbout_base_clk_wiz_0_0      {0.000 4.167}        8.333           120.005         
  isp_pclk_base_clk_wiz_0_0      {0.000 4.167}        8.333           120.005         
  lcd_clk_base_clk_wiz_0_0       {0.000 14.999}       29.999          33.335          
base_i/clk_wiz_1/inst/clk_in1    {0.000 4.167}        8.333           120.005         
  clkfbout_base_clk_wiz_1_0_1    {0.000 16.666}       33.332          30.001          
  dvi_clk_base_clk_wiz_1_0_1     {0.000 6.734}        13.467          74.253          
  dvi_clk_x5_base_clk_wiz_1_0_1  {0.000 1.347}        2.693           371.265         
cam_pclk                         {0.000 5.208}        10.416          96.006          
clk_fpga_0                       {0.000 4.167}        8.333           120.005         
clk_fpga_1                       {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
base_i/clk_wiz_0/inst/clk_in1                                                                                                                                                      2.167        0.000                       0                     1  
  cam_xclk_base_clk_wiz_0_0                                                                                                                                                       40.073        0.000                       0                     2  
  camif_xclk_base_clk_wiz_0_0          3.867        0.000                      0                  543        0.129        0.000                      0                  543        4.708        0.000                       0                   297  
  clkfbout_base_clk_wiz_0_0                                                                                                                                                        6.741        0.000                       0                     3  
  isp_pclk_base_clk_wiz_0_0            0.486        0.000                      0                20781        0.053        0.000                      0                20781        3.312        0.000                       0                 16486  
  lcd_clk_base_clk_wiz_0_0            23.640        0.000                      0                  760        0.120        0.000                      0                  760       14.499        0.000                       0                   390  
base_i/clk_wiz_1/inst/clk_in1                                                                                                                                                      2.167        0.000                       0                     1  
  clkfbout_base_clk_wiz_1_0_1                                                                                                                                                     31.740        0.000                       0                     3  
  dvi_clk_base_clk_wiz_1_0_1           8.507        0.000                      0                  986        0.060        0.000                      0                  986        6.234        0.000                       0                   555  
  dvi_clk_x5_base_clk_wiz_1_0_1                                                                                                                                                    1.101        0.000                       0                    10  
cam_pclk                               3.899        0.000                      0                  496        0.287        0.000                      0                  496        4.708        0.000                       0                   269  
clk_fpga_0                             1.877        0.000                      0                55861        0.059        0.000                      0                55861        3.036        0.000                       0                 20055  
clk_fpga_1                             7.040        0.000                      0                 7904        0.080        0.000                      0                 7904        9.146        0.000                       0                  3489  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                  lcd_clk_base_clk_wiz_0_0          7.133        0.000                      0                   21                                                                        
clk_fpga_0                  dvi_clk_base_clk_wiz_1_0_1        7.047        0.000                      0                   23                                                                        
lcd_clk_base_clk_wiz_0_0    clk_fpga_0                       28.927        0.000                      0                   10                                                                        
dvi_clk_base_clk_wiz_1_0_1  clk_fpga_0                       12.421        0.000                      0                   11                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           dvi_clk_base_clk_wiz_1_0_1  dvi_clk_base_clk_wiz_1_0_1       10.036        0.000                      0                   44        0.309        0.000                      0                   44  
**async_default**           isp_pclk_base_clk_wiz_0_0   isp_pclk_base_clk_wiz_0_0         1.631        0.000                      0                14062        0.244        0.000                      0                14062  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  base_i/clk_wiz_0/inst/clk_in1
  To Clock:  base_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  cam_xclk_base_clk_wiz_0_0
  To Clock:  cam_xclk_base_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_xclk_base_clk_wiz_0_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.665
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         41.665      40.073     BUFGCTRL_X0Y3    base_i/clk_wiz_0/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         41.665      40.416     MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       41.665      171.695    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  camif_xclk_base_clk_wiz_0_0
  To Clock:  camif_xclk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.715ns (12.034%)  route 5.227ns (87.966%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 14.374 - 10.416 ) 
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.975     1.977    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.105     2.082 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.127     4.209    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.379     4.588 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          2.248     6.836    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.105     6.941 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.588     7.528    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X41Y0          LUT4 (Prop_lut4_I3_O)        0.105     7.633 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.353     8.986    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.126     9.112 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          1.038    10.150    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB18_X1Y2          RAMB18E1                                     r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.720    12.139    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.084    12.223 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.151    14.374    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y2          RAMB18E1                                     r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism              0.276    14.649    
                         clock uncertainty           -0.067    14.582    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.565    14.017    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.017    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 0.715ns (12.206%)  route 5.143ns (87.794%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 14.430 - 10.416 ) 
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.975     1.977    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.105     2.082 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.127     4.209    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.379     4.588 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          2.248     6.836    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.105     6.941 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.588     7.528    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X41Y0          LUT4 (Prop_lut4_I3_O)        0.105     7.633 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.353     8.986    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.126     9.112 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          0.955    10.066    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y0          RAMB36E1                                     r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.720    12.139    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.084    12.223 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.208    14.430    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y0          RAMB36E1                                     r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.276    14.706    
                         clock uncertainty           -0.067    14.639    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.565    14.074    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 0.715ns (12.623%)  route 4.949ns (87.377%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 14.087 - 10.416 ) 
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.975     1.977    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.105     2.082 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.127     4.209    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.379     4.588 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          2.248     6.836    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.105     6.941 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.588     7.528    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X41Y0          LUT4 (Prop_lut4_I3_O)        0.105     7.633 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.353     8.986    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.126     9.112 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          0.761     9.873    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X27Y4          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.720    12.139    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.084    12.223 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.865    14.087    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X27Y4          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
                         clock pessimism              0.276    14.363    
                         clock uncertainty           -0.067    14.296    
    SLICE_X27Y4          FDRE (Setup_fdre_C_CE)      -0.346    13.950    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                         13.950    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 0.715ns (12.623%)  route 4.949ns (87.377%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 14.087 - 10.416 ) 
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.975     1.977    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.105     2.082 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.127     4.209    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.379     4.588 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          2.248     6.836    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.105     6.941 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.588     7.528    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X41Y0          LUT4 (Prop_lut4_I3_O)        0.105     7.633 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.353     8.986    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.126     9.112 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          0.761     9.873    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X27Y4          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.720    12.139    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.084    12.223 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.865    14.087    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X27Y4          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/C
                         clock pessimism              0.276    14.363    
                         clock uncertainty           -0.067    14.296    
    SLICE_X27Y4          FDRE (Setup_fdre_C_CE)      -0.346    13.950    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]
  -------------------------------------------------------------------
                         required time                         13.950    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 0.715ns (12.623%)  route 4.949ns (87.377%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 14.087 - 10.416 ) 
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.975     1.977    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.105     2.082 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.127     4.209    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.379     4.588 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          2.248     6.836    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.105     6.941 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.588     7.528    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X41Y0          LUT4 (Prop_lut4_I3_O)        0.105     7.633 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.353     8.986    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.126     9.112 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          0.761     9.873    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X27Y4          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.720    12.139    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.084    12.223 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.865    14.087    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X27Y4          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
                         clock pessimism              0.276    14.363    
                         clock uncertainty           -0.067    14.296    
    SLICE_X27Y4          FDRE (Setup_fdre_C_CE)      -0.346    13.950    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         13.950    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 0.715ns (12.623%)  route 4.949ns (87.377%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 14.087 - 10.416 ) 
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.975     1.977    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.105     2.082 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.127     4.209    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.379     4.588 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          2.248     6.836    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.105     6.941 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.588     7.528    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X41Y0          LUT4 (Prop_lut4_I3_O)        0.105     7.633 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.353     8.986    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.126     9.112 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          0.761     9.873    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X27Y4          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.720    12.139    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.084    12.223 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.865    14.087    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X27Y4          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.276    14.363    
                         clock uncertainty           -0.067    14.296    
    SLICE_X27Y4          FDRE (Setup_fdre_C_CE)      -0.346    13.950    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         13.950    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.715ns (12.940%)  route 4.811ns (87.060%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns = ( 14.198 - 10.416 ) 
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.975     1.977    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.105     2.082 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.127     4.209    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.379     4.588 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          2.248     6.836    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.105     6.941 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.588     7.528    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X41Y0          LUT4 (Prop_lut4_I3_O)        0.105     7.633 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.353     8.986    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.126     9.112 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          0.622     9.734    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X27Y2          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.720    12.139    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.084    12.223 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.975    14.198    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X27Y2          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                         clock pessimism              0.276    14.474    
                         clock uncertainty           -0.067    14.406    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.346    14.060    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.060    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.715ns (12.940%)  route 4.811ns (87.060%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns = ( 14.198 - 10.416 ) 
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.975     1.977    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.105     2.082 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.127     4.209    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.379     4.588 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          2.248     6.836    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.105     6.941 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.588     7.528    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X41Y0          LUT4 (Prop_lut4_I3_O)        0.105     7.633 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.353     8.986    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.126     9.112 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          0.622     9.734    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X27Y2          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.720    12.139    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.084    12.223 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.975    14.198    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X27Y2          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                         clock pessimism              0.276    14.474    
                         clock uncertainty           -0.067    14.406    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.346    14.060    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.060    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.715ns (12.940%)  route 4.811ns (87.060%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns = ( 14.198 - 10.416 ) 
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.975     1.977    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.105     2.082 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.127     4.209    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.379     4.588 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          2.248     6.836    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.105     6.941 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.588     7.528    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X41Y0          LUT4 (Prop_lut4_I3_O)        0.105     7.633 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.353     8.986    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.126     9.112 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          0.622     9.734    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X27Y2          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.720    12.139    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.084    12.223 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.975    14.198    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X27Y2          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                         clock pessimism              0.276    14.474    
                         clock uncertainty           -0.067    14.406    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.346    14.060    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.060    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.715ns (12.940%)  route 4.811ns (87.060%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns = ( 14.198 - 10.416 ) 
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.975     1.977    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.105     2.082 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.127     4.209    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.379     4.588 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          2.248     6.836    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.105     6.941 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.588     7.528    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X41Y0          LUT4 (Prop_lut4_I3_O)        0.105     7.633 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.353     8.986    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.126     9.112 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          0.622     9.734    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X27Y2          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.720    12.139    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.084    12.223 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.975    14.198    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X27Y2          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                         clock pessimism              0.276    14.474    
                         clock uncertainty           -0.067    14.406    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.346    14.060    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.060    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  4.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.187ns (10.306%)  route 1.627ns (89.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.584     0.586    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X61Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/Q
                         net (fo=1, routed)           1.627     2.354    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_vsync
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.046     2.400 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_vsync_i_1/O
                         net (fo=1, routed)           0.000     2.400    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_0
    SLICE_X61Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.111     1.113    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.056     1.169 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.995     2.164    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X61Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                         clock pessimism              0.000     2.164    
    SLICE_X61Y8          FDCE (Hold_fdce_C_D)         0.107     2.271    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.209ns (10.861%)  route 1.715ns (89.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.584     0.586    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X66Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y1          FDCE (Prop_fdce_C_Q)         0.164     0.750 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/Q
                         net (fo=8, routed)           1.715     2.465    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data[7]
    SLICE_X61Y3          LUT4 (Prop_lut4_I1_O)        0.045     2.510 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[3]_i_1/O
                         net (fo=1, routed)           0.000     2.510    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_6
    SLICE_X61Y3          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.111     1.113    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.056     1.169 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.094     2.264    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X61Y3          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]/C
                         clock pessimism              0.000     2.264    
    SLICE_X61Y3          FDCE (Hold_fdce_C_D)         0.107     2.371    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.209ns (10.861%)  route 1.715ns (89.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.584     0.586    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X66Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y1          FDCE (Prop_fdce_C_Q)         0.164     0.750 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/Q
                         net (fo=8, routed)           1.715     2.465    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data[7]
    SLICE_X61Y3          LUT4 (Prop_lut4_I1_O)        0.045     2.510 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[2]_i_1/O
                         net (fo=1, routed)           0.000     2.510    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_7
    SLICE_X61Y3          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.111     1.113    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.056     1.169 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.094     2.264    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X61Y3          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]/C
                         clock pessimism              0.000     2.264    
    SLICE_X61Y3          FDCE (Hold_fdce_C_D)         0.092     2.356    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.185ns (9.511%)  route 1.760ns (90.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.584     0.586    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X61Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.760     2.487    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X61Y3          LUT4 (Prop_lut4_I0_O)        0.044     2.531 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[7]_i_1/O
                         net (fo=1, routed)           0.000     2.531    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_2
    SLICE_X61Y3          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.111     1.113    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.056     1.169 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.094     2.264    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X61Y3          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]/C
                         clock pessimism              0.000     2.264    
    SLICE_X61Y3          FDCE (Hold_fdce_C_D)         0.107     2.371    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.186ns (9.558%)  route 1.760ns (90.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.584     0.586    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X61Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.760     2.487    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X61Y3          LUT4 (Prop_lut4_I0_O)        0.045     2.532 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[6]_i_1/O
                         net (fo=1, routed)           0.000     2.532    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_3
    SLICE_X61Y3          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.111     1.113    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.056     1.169 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.094     2.264    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X61Y3          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[6]/C
                         clock pessimism              0.000     2.264    
    SLICE_X61Y3          FDCE (Hold_fdce_C_D)         0.092     2.356    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.183ns (9.313%)  route 1.782ns (90.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.584     0.586    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X61Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.782     2.509    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X61Y3          LUT4 (Prop_lut4_I0_O)        0.042     2.551 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[5]_i_1/O
                         net (fo=1, routed)           0.000     2.551    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_4
    SLICE_X61Y3          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.111     1.113    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.056     1.169 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.094     2.264    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X61Y3          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]/C
                         clock pessimism              0.000     2.264    
    SLICE_X61Y3          FDCE (Hold_fdce_C_D)         0.107     2.371    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.208ns (10.572%)  route 1.759ns (89.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.584     0.586    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X66Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y1          FDCE (Prop_fdce_C_Q)         0.164     0.750 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/Q
                         net (fo=8, routed)           1.759     2.509    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data[7]
    SLICE_X61Y3          LUT4 (Prop_lut4_I1_O)        0.044     2.553 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[1]_i_1/O
                         net (fo=1, routed)           0.000     2.553    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_8
    SLICE_X61Y3          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.111     1.113    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.056     1.169 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.094     2.264    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X61Y3          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[1]/C
                         clock pessimism              0.000     2.264    
    SLICE_X61Y3          FDCE (Hold_fdce_C_D)         0.107     2.371    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.189%)  route 0.125ns (39.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.584     0.586    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X61Y0          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[1]/Q
                         net (fo=8, routed)           0.125     0.852    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg_n_0_[1]
    SLICE_X60Y0          LUT5 (Prop_lut5_I3_O)        0.048     0.900 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.900    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt[3]_i_1_n_0
    SLICE_X60Y0          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.852     0.854    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X60Y0          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[3]/C
                         clock pessimism             -0.255     0.599    
    SLICE_X60Y0          FDCE (Hold_fdce_C_D)         0.107     0.706    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.186ns (9.451%)  route 1.782ns (90.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.584     0.586    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X61Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.782     2.509    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X61Y3          LUT4 (Prop_lut4_I0_O)        0.045     2.554 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[4]_i_1/O
                         net (fo=1, routed)           0.000     2.554    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_5
    SLICE_X61Y3          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.111     1.113    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.056     1.169 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.094     2.264    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X61Y3          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[4]/C
                         clock pessimism              0.000     2.264    
    SLICE_X61Y3          FDCE (Hold_fdce_C_D)         0.092     2.356    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.209ns (10.617%)  route 1.759ns (89.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.584     0.586    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X66Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y1          FDCE (Prop_fdce_C_Q)         0.164     0.750 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/Q
                         net (fo=8, routed)           1.759     2.509    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data[7]
    SLICE_X61Y3          LUT4 (Prop_lut4_I1_O)        0.045     2.554 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[0]_i_1/O
                         net (fo=1, routed)           0.000     2.554    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_9
    SLICE_X61Y3          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.111     1.113    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.056     1.169 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.094     2.264    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X61Y3          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]/C
                         clock pessimism              0.000     2.264    
    SLICE_X61Y3          FDCE (Hold_fdce_C_D)         0.091     2.355    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         camif_xclk_base_clk_wiz_0_0
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.416
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB36_X1Y0      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB18_X1Y2      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.416      8.824      BUFGCTRL_X0Y7    base_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.416      9.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.416      9.416      SLICE_X30Y2      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X30Y0      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X26Y1      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X30Y3      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X25Y2      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X27Y1      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.416      202.944    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.208       4.708      SLICE_X30Y2      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.208       4.708      SLICE_X30Y2      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X30Y0      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X30Y0      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X26Y1      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X26Y1      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X30Y3      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X30Y3      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X25Y2      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X25Y2      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.208       4.708      SLICE_X30Y2      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.208       4.708      SLICE_X30Y2      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X30Y0      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X30Y0      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X26Y1      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X26Y1      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X30Y3      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X30Y3      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X25Y2      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X25Y2      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_clk_wiz_0_0
  To Clock:  clkfbout_base_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.741ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         8.333       6.741      BUFGCTRL_X0Y8    base_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  isp_pclk_base_clk_wiz_0_0
  To Clock:  isp_pclk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 3.930ns (56.788%)  route 2.991ns (43.212%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 10.511 - 8.333 ) 
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.923     1.925    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pclk
    SLICE_X41Y84         LUT3 (Prop_lut3_I2_O)        0.118     2.043 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.601     2.644    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y32         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.288     4.932 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.717     5.649    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/ping_rdata[0]
    SLICE_X41Y81         LUT5 (Prop_lut5_I4_O)        0.105     5.754 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_1__2/O
                         net (fo=1, routed)           0.608     6.363    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_32
    SLICE_X39Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.843 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.941    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.039    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.137    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.235 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.235    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.333 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.333    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.431 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.431    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.631 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__6/O[2]
                         net (fo=3, routed)           0.959     8.590    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/O[2]
    SLICE_X34Y87         LUT3 (Prop_lut3_I0_O)        0.269     8.859 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_35__6/O
                         net (fo=1, routed)           0.706     9.565    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_35__6_n_0
    RAMB18_X2Y34         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.692    10.027    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X32Y87         LUT3 (Prop_lut3_I0_O)        0.084    10.111 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.400    10.511    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y34         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.511    
                         clock uncertainty           -0.065    10.446    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.395    10.051    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.051    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 3.909ns (54.274%)  route 3.293ns (45.726%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.227ns = ( 10.560 - 8.333 ) 
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.981     1.983    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X55Y83         LUT3 (Prop_lut3_I0_O)        0.119     2.102 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__6/O
                         net (fo=2, routed)           0.441     2.543    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X3Y33         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y33         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.294     4.837 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.950     5.787    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOADO[0]
    SLICE_X52Y81         LUT5 (Prop_lut5_I2_O)        0.105     5.892 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           0.735     6.627    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X54Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     7.121 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.121    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.221 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.221    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.321 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.321    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.421 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.421    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.521 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.521    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.621 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.621    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.721 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.721    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__5_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.899 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__6/O[0]
                         net (fo=3, routed)           0.696     8.595    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/O[0]
    SLICE_X55Y83         LUT3 (Prop_lut3_I0_O)        0.238     8.833 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_37__2/O
                         net (fo=1, routed)           0.913     9.745    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_37__2_n_0
    RAMB18_X3Y32         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.664     9.999    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X53Y81         LUT3 (Prop_lut3_I2_O)        0.084    10.083 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__7/O
                         net (fo=2, routed)           0.477    10.560    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X3Y32         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.560    
                         clock uncertainty           -0.065    10.495    
    RAMB18_X3Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.214    10.281    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.281    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.877ns  (logic 3.806ns (55.340%)  route 3.071ns (44.660%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 10.511 - 8.333 ) 
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.923     1.925    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pclk
    SLICE_X41Y84         LUT3 (Prop_lut3_I2_O)        0.118     2.043 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.601     2.644    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y32         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.288     4.932 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.717     5.649    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/ping_rdata[0]
    SLICE_X41Y81         LUT5 (Prop_lut5_I4_O)        0.105     5.754 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_1__2/O
                         net (fo=1, routed)           0.608     6.363    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_32
    SLICE_X39Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.843 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.941    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.039    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.137    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.235 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.235    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.333 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.333    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.513 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5/O[0]
                         net (fo=3, routed)           0.920     8.433    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_3[0]
    SLICE_X41Y86         LUT3 (Prop_lut3_I0_O)        0.263     8.696 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_41__6/O
                         net (fo=1, routed)           0.826     9.522    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_41__6_n_0
    RAMB18_X2Y34         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.692    10.027    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X32Y87         LUT3 (Prop_lut3_I0_O)        0.084    10.111 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.400    10.511    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y34         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.511    
                         clock uncertainty           -0.065    10.446    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.383    10.063    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.063    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 3.881ns (56.611%)  route 2.975ns (43.389%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 10.511 - 8.333 ) 
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.923     1.925    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pclk
    SLICE_X41Y84         LUT3 (Prop_lut3_I2_O)        0.118     2.043 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.601     2.644    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y32         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.288     4.932 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.717     5.649    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/ping_rdata[0]
    SLICE_X41Y81         LUT5 (Prop_lut5_I4_O)        0.105     5.754 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_1__2/O
                         net (fo=1, routed)           0.608     6.363    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_32
    SLICE_X39Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.843 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.941    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.039    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.137    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.235 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.235    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.333 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.333    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.598 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5/O[1]
                         net (fo=3, routed)           0.696     8.293    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_3[1]
    SLICE_X40Y87         LUT3 (Prop_lut3_I0_O)        0.253     8.546 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_40__6/O
                         net (fo=1, routed)           0.953     9.500    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_40__6_n_0
    RAMB18_X2Y34         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.692    10.027    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X32Y87         LUT3 (Prop_lut3_I0_O)        0.084    10.111 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.400    10.511    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y34         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.511    
                         clock uncertainty           -0.065    10.446    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.384    10.062    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.062    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 3.893ns (56.971%)  route 2.940ns (43.029%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 10.511 - 8.333 ) 
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.923     1.925    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pclk
    SLICE_X41Y84         LUT3 (Prop_lut3_I2_O)        0.118     2.043 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.601     2.644    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y32         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.288     4.932 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.717     5.649    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/ping_rdata[0]
    SLICE_X41Y81         LUT5 (Prop_lut5_I4_O)        0.105     5.754 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_1__2/O
                         net (fo=1, routed)           0.608     6.363    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_32
    SLICE_X39Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.843 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.941    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.039    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.137    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.235 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.235    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.333 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.333    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.431 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.431    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.611 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__6/O[0]
                         net (fo=3, routed)           0.924     8.535    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/O[0]
    SLICE_X34Y86         LUT3 (Prop_lut3_I0_O)        0.252     8.787 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_37__6/O
                         net (fo=1, routed)           0.691     9.477    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_37__6_n_0
    RAMB18_X2Y34         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.692    10.027    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X32Y87         LUT3 (Prop_lut3_I0_O)        0.084    10.111 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.400    10.511    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y34         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.511    
                         clock uncertainty           -0.065    10.446    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.395    10.051    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.051    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 3.751ns (50.833%)  route 3.628ns (49.167%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.396ns = ( 10.729 - 8.333 ) 
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.950     1.952    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X32Y87         LUT3 (Prop_lut3_I0_O)        0.105     2.057 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.543     2.599    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y34         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.724 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.915     5.639    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_rdata[0]
    SLICE_X41Y81         LUT5 (Prop_lut5_I2_O)        0.105     5.744 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_1__2/O
                         net (fo=1, routed)           0.608     6.353    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_32
    SLICE_X39Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.833 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.833    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.931 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.931    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.029 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.029    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.127 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.127    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.225 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.225    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.323 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.323    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.421 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.421    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.621 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__6/O[2]
                         net (fo=3, routed)           0.959     8.580    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/O[2]
    SLICE_X34Y87         LUT3 (Prop_lut3_I0_O)        0.253     8.833 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_35__3/O
                         net (fo=1, routed)           1.145     9.978    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_35__3_n_0
    RAMB18_X2Y32         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.668    10.003    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pclk
    SLICE_X41Y84         LUT3 (Prop_lut3_I2_O)        0.094    10.097 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.631    10.729    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y32         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.729    
                         clock uncertainty           -0.065    10.663    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.083    10.580    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.798ns  (logic 3.718ns (54.695%)  route 3.080ns (45.305%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 10.477 - 8.333 ) 
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.940     1.942    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X33Y91         LUT3 (Prop_lut3_I2_O)        0.105     2.047 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.584     2.631    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X2Y36         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.756 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.802     5.558    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X29Y86         LUT5 (Prop_lut5_I4_O)        0.105     5.663 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.630     6.293    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_34
    SLICE_X31Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.773 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.773    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.871 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.871    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.969 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.969    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.067 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.067    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.165 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.165    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.263 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.263    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.523 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5/O[3]
                         net (fo=3, routed)           0.576     8.099    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_1[3]
    SLICE_X30Y91         LUT3 (Prop_lut3_I0_O)        0.258     8.357 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_38__4/O
                         net (fo=1, routed)           1.072     9.429    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_38__4_n_0
    RAMB18_X2Y35         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.598     9.933    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X32Y87         LUT3 (Prop_lut3_I0_O)        0.084    10.017 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.460    10.477    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X2Y35         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.477    
                         clock uncertainty           -0.065    10.412    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.377    10.035    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.814ns  (logic 3.981ns (58.421%)  route 2.833ns (41.579%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 10.511 - 8.333 ) 
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.923     1.925    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pclk
    SLICE_X41Y84         LUT3 (Prop_lut3_I2_O)        0.118     2.043 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.601     2.644    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y32         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.288     4.932 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.717     5.649    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/ping_rdata[0]
    SLICE_X41Y81         LUT5 (Prop_lut5_I4_O)        0.105     5.754 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_1__2/O
                         net (fo=1, routed)           0.608     6.363    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_32
    SLICE_X39Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.843 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.941    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.039    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.137    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.235 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.235    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.333 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.333    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.431 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.431    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.696 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__6/O[1]
                         net (fo=3, routed)           0.594     8.290    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/O[1]
    SLICE_X40Y87         LUT3 (Prop_lut3_I0_O)        0.255     8.545 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_36__6/O
                         net (fo=1, routed)           0.914     9.459    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_36__6_n_0
    RAMB18_X2Y34         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.692    10.027    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X32Y87         LUT3 (Prop_lut3_I0_O)        0.084    10.111 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.400    10.511    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y34         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.511    
                         clock uncertainty           -0.065    10.446    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.377    10.069    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.069    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 3.883ns (57.235%)  route 2.901ns (42.765%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 10.511 - 8.333 ) 
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.923     1.925    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pclk
    SLICE_X41Y84         LUT3 (Prop_lut3_I2_O)        0.118     2.043 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.601     2.644    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y32         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.288     4.932 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.717     5.649    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/ping_rdata[0]
    SLICE_X41Y81         LUT5 (Prop_lut5_I4_O)        0.105     5.754 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_1__2/O
                         net (fo=1, routed)           0.608     6.363    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_32
    SLICE_X39Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.843 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.941    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.039    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.137    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.235 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.235    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.333 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.333    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.593 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5/O[3]
                         net (fo=3, routed)           0.717     8.309    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_3[3]
    SLICE_X35Y87         LUT3 (Prop_lut3_I0_O)        0.260     8.569 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_38__6/O
                         net (fo=1, routed)           0.859     9.428    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_38__6_n_0
    RAMB18_X2Y34         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.692    10.027    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X32Y87         LUT3 (Prop_lut3_I0_O)        0.084    10.111 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.400    10.511    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y34         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.511    
                         clock uncertainty           -0.065    10.446    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.384    10.062    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.062    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.780ns  (logic 3.817ns (56.298%)  route 2.963ns (43.702%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 10.511 - 8.333 ) 
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.923     1.925    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pclk
    SLICE_X41Y84         LUT3 (Prop_lut3_I2_O)        0.118     2.043 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.601     2.644    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y32         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.288     4.932 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.717     5.649    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/ping_rdata[0]
    SLICE_X41Y81         LUT5 (Prop_lut5_I4_O)        0.105     5.754 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_1__2/O
                         net (fo=1, routed)           0.608     6.363    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_32
    SLICE_X39Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.843 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.941    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.039    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.137    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.235 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.235    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.333 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.333    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.533 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5/O[2]
                         net (fo=3, routed)           0.861     8.394    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_3[2]
    SLICE_X34Y84         LUT3 (Prop_lut3_I0_O)        0.254     8.648 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_39__6/O
                         net (fo=1, routed)           0.776     9.424    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_39__6_n_0
    RAMB18_X2Y34         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.692    10.027    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X32Y87         LUT3 (Prop_lut3_I0_O)        0.084    10.111 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.400    10.511    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y34         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.511    
                         clock uncertainty           -0.065    10.446    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.377    10.069    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.069    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                  0.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 base_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.148ns (39.892%)  route 0.223ns (60.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.778     0.780    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.825 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.257     1.082    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.108 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=573, routed)         0.610     1.718    base_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X92Y3          FDRE                                         r  base_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y3          FDRE (Prop_fdre_C_Q)         0.148     1.866 r  base_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[16]/Q
                         net (fo=1, routed)           0.223     2.089    base_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[16]
    RAMB36_X4Y0          RAMB36E1                                     r  base_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.096     1.098    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.154 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.291     1.446    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.475 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=573, routed)         0.918     2.392    base_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y0          RAMB36E1                                     r  base_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.600     1.793    
    RAMB36_X4Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.243     2.036    base_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.604     0.606    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/pclk
    SLICE_X90Y85         FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDRE (Prop_fdre_C_Q)         0.164     0.770 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/in_r_reg[2]/Q
                         net (fo=1, routed)           0.103     0.873    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[0].u_ram/Q[2]
    RAMB36_X4Y17         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.915     0.917    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[0].u_ram/pclk
    RAMB36_X4Y17         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.254     0.662    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.817    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.604     0.606    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/pclk
    SLICE_X90Y85         FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDRE (Prop_fdre_C_Q)         0.164     0.770 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/in_r_reg[4]/Q
                         net (fo=1, routed)           0.103     0.873    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[0].u_ram/Q[4]
    RAMB36_X4Y17         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.915     0.917    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[0].u_ram/pclk
    RAMB36_X4Y17         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.254     0.662    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     0.817    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_rgb_bg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.347ns (11.037%)  route 2.797ns (88.963%))
  Logic Levels:           0  
  Clock Path Skew:        2.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.245ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350     1.350    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.501 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426    -0.075    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.360     1.362    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X96Y13         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_rgb_bg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y13         FDRE (Prop_fdre_C_Q)         0.347     1.709 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_rgb_bg_reg[9]/Q
                         net (fo=1, routed)           2.797     4.506    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[23]_0[9]
    SLICE_X96Y12         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.938     1.940    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y46         LUT3 (Prop_lut3_I2_O)        0.105     2.045 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.596     2.642    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     2.727 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=573, routed)         1.518     4.245    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X96Y12         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[9]/C
                         clock pessimism              0.000     4.245    
    SLICE_X96Y12         FDCE (Hold_fdce_C_D)         0.204     4.449    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.449    
                         arrival time                           4.506    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/data_r_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.388ns (12.045%)  route 2.833ns (87.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.250ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350     1.350    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.501 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426    -0.075    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.364     1.366    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X101Y6         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/data_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y6         FDCE (Prop_fdce_C_Q)         0.304     1.670 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/data_r_reg[20]/Q
                         net (fo=1, routed)           2.833     4.503    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/data_r[20]
    SLICE_X100Y6         LUT4 (Prop_lut4_I1_O)        0.084     4.587 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/data_reg[20]_i_1__3/O
                         net (fo=1, routed)           0.000     4.587    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/D[20]
    SLICE_X100Y6         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.938     1.940    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y45         LUT3 (Prop_lut3_I2_O)        0.105     2.045 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.598     2.643    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     2.728 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=583, routed)         1.522     4.250    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/CLK
    SLICE_X100Y6         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[20]/C
                         clock pessimism              0.000     4.250    
    SLICE_X100Y6         FDCE (Hold_fdce_C_D)         0.275     4.525    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.525    
                         arrival time                           4.587    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[10][15]/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[11][16]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.086%)  route 0.261ns (64.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.589     0.591    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X88Y49         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[10][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[10][15]/Q
                         net (fo=3, routed)           0.261     0.992    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg_n_0_[10][15]
    SLICE_X89Y53         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[11][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.855     0.857    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X89Y53         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[11][16]/C
                         clock pessimism              0.000     0.857    
    SLICE_X89Y53         FDCE (Hold_fdce_C_D)         0.066     0.923    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[11][16]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[7]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.328%)  route 0.128ns (47.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.778     0.780    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.825 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.257     1.082    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.108 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=573, routed)         0.611     1.719    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/CLK
    SLICE_X101Y8         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y8         FDCE (Prop_fdce_C_Q)         0.141     1.860 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[7]/Q
                         net (fo=2, routed)           0.128     1.988    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/Q[7]
    SLICE_X100Y10        SRL16E                                       r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[7]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.096     1.098    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.154 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.291     1.446    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.475 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=573, routed)         0.879     2.354    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X100Y10        SRL16E                                       r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[7]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
                         clock pessimism             -0.620     1.734    
    SLICE_X100Y10        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.917    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[7]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.355ns (67.306%)  route 0.172ns (32.694%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.559     0.561    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X44Y99         FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[3]/Q
                         net (fo=2, routed)           0.172     0.873    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/D[3]
    SLICE_X44Y99         LUT3 (Prop_lut3_I2_O)        0.045     0.918 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/tmp_cnt[0]_i_9/O
                         net (fo=1, routed)           0.000     0.918    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/tmp_cnt[0]_i_9_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.033 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/tmp_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.034    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/tmp_cnt_reg[0]_i_2_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.088 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/tmp_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.088    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw_n_23
    SLICE_X44Y100        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.913     0.915    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X44Y100        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[4]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.105     1.015    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_addr_3_reg_c_16/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_addr_3_reg_c_17/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.516%)  route 0.241ns (59.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.611     0.613    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/pclk
    SLICE_X104Y50        FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_addr_3_reg_c_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y50        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_addr_3_reg_c_16/Q
                         net (fo=1, routed)           0.241     1.017    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_addr_3_reg_c_16_n_0
    SLICE_X102Y45        FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_addr_3_reg_c_17/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.882     0.884    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/pclk
    SLICE_X102Y45        FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_addr_3_reg_c_17/C
                         clock pessimism              0.000     0.884    
    SLICE_X102Y45        FDCE (Hold_fdce_C_D)         0.060     0.944    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_addr_3_reg_c_17
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/g_now_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_demosaic_i0/data_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.922%)  route 0.332ns (64.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.585     0.587    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X84Y96         FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/g_now_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/g_now_reg[4]/Q
                         net (fo=1, routed)           0.332     1.059    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/g_now[4]
    SLICE_X63Y101        LUT4 (Prop_lut4_I1_O)        0.045     1.104 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/data_reg[13]_i_1__3/O
                         net (fo=1, routed)           0.000     1.104    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_demosaic_i0/data_reg_reg[26]_1[13]
    SLICE_X63Y101        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_demosaic_i0/data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.937     0.939    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_demosaic_i0/pclk
    SLICE_X63Y101        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_demosaic_i0/data_reg_reg[13]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X63Y101        FDCE (Hold_fdce_C_D)         0.092     1.026    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_demosaic_i0/data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         isp_pclk_base_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X3Y17     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X3Y18     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y32     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y32     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y34     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y34     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X3Y32     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X3Y32     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X3Y33     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X3Y33     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X82Y82     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_57/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X82Y82     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_57/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X66Y81     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X66Y81     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X66Y101    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X66Y101    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X66Y101    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X66Y101    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X66Y96     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_44/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X66Y96     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_44/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X82Y82     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_57/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X82Y82     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_57/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X66Y81     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X66Y81     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X66Y101    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X66Y101    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X66Y101    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X66Y101    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X66Y96     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_44/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X66Y96     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_44/CLK



---------------------------------------------------------------------------------------------------
From Clock:  lcd_clk_base_clk_wiz_0_0
  To Clock:  lcd_clk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       23.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.640ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 1.154ns (18.658%)  route 5.031ns (81.342%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 31.303 - 29.999 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.441     1.443    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.734     2.177 f  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          2.942     5.118    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X90Y19         LUT5 (Prop_lut5_I4_O)        0.105     5.223 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_20/O
                         net (fo=1, routed)           0.872     6.095    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_20_n_0
    SLICE_X86Y18         LUT6 (Prop_lut6_I0_O)        0.105     6.200 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_12/O
                         net (fo=2, routed)           0.671     6.872    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_12_n_0
    SLICE_X88Y19         LUT6 (Prop_lut6_I0_O)        0.105     6.977 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.546     7.523    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_5_n_0
    SLICE_X88Y19         LUT5 (Prop_lut5_I4_O)        0.105     7.628 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.628    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_1_n_0
    SLICE_X88Y19         FDSE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.302    31.303    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X88Y19         FDSE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.012    31.315    
                         clock uncertainty           -0.079    31.235    
    SLICE_X88Y19         FDSE (Setup_fdse_C_D)        0.032    31.267    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         31.267    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                 23.640    

Slack (MET) :             23.727ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 1.154ns (18.933%)  route 4.941ns (81.067%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 31.302 - 29.999 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.441     1.443    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.734     2.177 f  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          2.942     5.118    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X90Y19         LUT5 (Prop_lut5_I4_O)        0.105     5.223 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_20/O
                         net (fo=1, routed)           0.872     6.095    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_20_n_0
    SLICE_X86Y18         LUT6 (Prop_lut6_I0_O)        0.105     6.200 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_12/O
                         net (fo=2, routed)           0.478     6.679    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_12_n_0
    SLICE_X89Y19         LUT6 (Prop_lut6_I2_O)        0.105     6.784 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.649     7.433    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_6_n_0
    SLICE_X89Y20         LUT6 (Prop_lut6_I4_O)        0.105     7.538 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     7.538    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_1_n_0
    SLICE_X89Y20         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.301    31.302    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X89Y20         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.012    31.314    
                         clock uncertainty           -0.079    31.234    
    SLICE_X89Y20         FDRE (Setup_fdre_C_D)        0.030    31.264    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         31.264    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                 23.727    

Slack (MET) :             24.628ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.839ns (17.447%)  route 3.970ns (82.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 31.299 - 29.999 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.441     1.443    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.734     2.177 f  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          3.097     5.273    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X87Y20         LUT3 (Prop_lut3_I1_O)        0.105     5.378 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1/O
                         net (fo=13, routed)          0.873     6.252    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0
    SLICE_X81Y21         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.298    31.299    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X81Y21         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[10]/C
                         clock pessimism              0.012    31.311    
                         clock uncertainty           -0.079    31.231    
    SLICE_X81Y21         FDRE (Setup_fdre_C_R)       -0.352    30.879    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         30.879    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                 24.628    

Slack (MET) :             24.628ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.839ns (17.447%)  route 3.970ns (82.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 31.299 - 29.999 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.441     1.443    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.734     2.177 f  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          3.097     5.273    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X87Y20         LUT3 (Prop_lut3_I1_O)        0.105     5.378 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1/O
                         net (fo=13, routed)          0.873     6.252    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0
    SLICE_X81Y21         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.298    31.299    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X81Y21         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[11]/C
                         clock pessimism              0.012    31.311    
                         clock uncertainty           -0.079    31.231    
    SLICE_X81Y21         FDRE (Setup_fdre_C_R)       -0.352    30.879    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         30.879    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                 24.628    

Slack (MET) :             24.628ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.839ns (17.447%)  route 3.970ns (82.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 31.299 - 29.999 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.441     1.443    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.734     2.177 f  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          3.097     5.273    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X87Y20         LUT3 (Prop_lut3_I1_O)        0.105     5.378 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1/O
                         net (fo=13, routed)          0.873     6.252    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0
    SLICE_X81Y21         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.298    31.299    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X81Y21         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[8]/C
                         clock pessimism              0.012    31.311    
                         clock uncertainty           -0.079    31.231    
    SLICE_X81Y21         FDRE (Setup_fdre_C_R)       -0.352    30.879    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         30.879    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                 24.628    

Slack (MET) :             24.628ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.839ns (17.447%)  route 3.970ns (82.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 31.299 - 29.999 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.441     1.443    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.734     2.177 f  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          3.097     5.273    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X87Y20         LUT3 (Prop_lut3_I1_O)        0.105     5.378 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1/O
                         net (fo=13, routed)          0.873     6.252    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0
    SLICE_X81Y21         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.298    31.299    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X81Y21         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[9]/C
                         clock pessimism              0.012    31.311    
                         clock uncertainty           -0.079    31.231    
    SLICE_X81Y21         FDRE (Setup_fdre_C_R)       -0.352    30.879    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         30.879    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                 24.628    

Slack (MET) :             24.796ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.049ns (20.874%)  route 3.976ns (79.126%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 31.302 - 29.999 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.441     1.443    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.734     2.177 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          2.606     4.782    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X90Y19         LUT6 (Prop_lut6_I1_O)        0.105     4.887 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.857     5.745    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[1]_i_6_n_0
    SLICE_X89Y19         LUT6 (Prop_lut6_I2_O)        0.105     5.850 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.513     6.363    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[1]_i_2_n_0
    SLICE_X88Y20         LUT5 (Prop_lut5_I0_O)        0.105     6.468 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.468    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[1]_i_1_n_0
    SLICE_X88Y20         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.301    31.302    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X88Y20         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.012    31.314    
                         clock uncertainty           -0.079    31.234    
    SLICE_X88Y20         FDRE (Setup_fdre_C_D)        0.030    31.264    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         31.264    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                 24.796    

Slack (MET) :             24.823ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 0.839ns (18.183%)  route 3.775ns (81.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 31.299 - 29.999 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.441     1.443    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.734     2.177 f  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          3.097     5.273    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X87Y20         LUT3 (Prop_lut3_I1_O)        0.105     5.378 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1/O
                         net (fo=13, routed)          0.679     6.057    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0
    SLICE_X81Y22         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.298    31.299    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X81Y22         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[12]/C
                         clock pessimism              0.012    31.311    
                         clock uncertainty           -0.079    31.231    
    SLICE_X81Y22         FDRE (Setup_fdre_C_R)       -0.352    30.879    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         30.879    
                         arrival time                          -6.057    
  -------------------------------------------------------------------
                         slack                                 24.823    

Slack (MET) :             24.850ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 0.839ns (18.280%)  route 3.751ns (81.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 31.302 - 29.999 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.441     1.443    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.734     2.177 f  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          3.097     5.273    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X87Y20         LUT3 (Prop_lut3_I1_O)        0.105     5.378 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1/O
                         net (fo=13, routed)          0.654     6.032    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0
    SLICE_X81Y19         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.301    31.302    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X81Y19         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[0]/C
                         clock pessimism              0.012    31.314    
                         clock uncertainty           -0.079    31.234    
    SLICE_X81Y19         FDRE (Setup_fdre_C_R)       -0.352    30.882    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         30.882    
                         arrival time                          -6.032    
  -------------------------------------------------------------------
                         slack                                 24.850    

Slack (MET) :             24.850ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 0.839ns (18.280%)  route 3.751ns (81.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 31.302 - 29.999 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.441     1.443    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.734     2.177 f  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          3.097     5.273    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X87Y20         LUT3 (Prop_lut3_I1_O)        0.105     5.378 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1/O
                         net (fo=13, routed)          0.654     6.032    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0
    SLICE_X81Y19         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.301    31.302    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X81Y19         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[1]/C
                         clock pessimism              0.012    31.314    
                         clock uncertainty           -0.079    31.234    
    SLICE_X81Y19         FDRE (Setup_fdre_C_R)       -0.352    30.882    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         30.882    
                         arrival time                          -6.032    
  -------------------------------------------------------------------
                         slack                                 24.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.553     0.555    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y37         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     0.751    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X53Y37         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.819     0.821    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y37         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X53Y37         FDRE (Hold_fdre_C_D)         0.076     0.631    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.555     0.557    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y36         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     0.753    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X49Y36         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.822     0.824    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y36         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.267     0.557    
    SLICE_X49Y36         FDRE (Hold_fdre_C_D)         0.076     0.633    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.557     0.559    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y37         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     0.755    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X47Y37         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.823     0.825    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y37         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.266     0.559    
    SLICE_X47Y37         FDRE (Hold_fdre_C_D)         0.076     0.635    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.553     0.555    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y37         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     0.751    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X53Y37         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.819     0.821    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y37         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X53Y37         FDRE (Hold_fdre_C_D)         0.075     0.630    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.576     0.578    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X55Y35         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     0.774    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][3]
    SLICE_X55Y35         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.843     0.845    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X55Y35         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.267     0.578    
    SLICE_X55Y35         FDRE (Hold_fdre_C_D)         0.075     0.653    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.552     0.554    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X53Y36         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     0.750    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][4]
    SLICE_X53Y36         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.818     0.820    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X53Y36         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.266     0.554    
    SLICE_X53Y36         FDRE (Hold_fdre_C_D)         0.075     0.629    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.554     0.556    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X51Y39         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     0.752    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][5]
    SLICE_X51Y39         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.821     0.823    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X51Y39         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X51Y39         FDRE (Hold_fdre_C_D)         0.075     0.631    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.556     0.558    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X47Y36         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     0.754    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][6]
    SLICE_X47Y36         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.822     0.824    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X47Y36         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.266     0.558    
    SLICE_X47Y36         FDRE (Hold_fdre_C_D)         0.075     0.633    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.555     0.557    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X49Y35         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     0.753    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][7]
    SLICE_X49Y35         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.822     0.824    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X49Y35         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.267     0.557    
    SLICE_X49Y35         FDRE (Hold_fdre_C_D)         0.075     0.632    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.554     0.556    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X51Y38         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     0.752    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][8]
    SLICE_X51Y38         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.821     0.823    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X51Y38         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X51Y38         FDRE (Hold_fdre_C_D)         0.075     0.631    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lcd_clk_base_clk_wiz_0_0
Waveform(ns):       { 0.000 14.999 }
Period(ns):         29.999
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         29.999      27.829     RAMB36_X2Y7      base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         29.999      28.406     BUFGCTRL_X0Y1    base_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         29.999      28.750     MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X57Y37     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X57Y37     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         29.999      28.999     SLICE_X57Y37     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X56Y36     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X56Y34     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X56Y34     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X56Y35     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       29.999      183.361    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X57Y37     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X57Y37     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X57Y37     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X57Y37     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         14.999      14.499     SLICE_X57Y37     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         14.999      14.499     SLICE_X57Y37     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X56Y36     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X56Y36     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X56Y34     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X56Y34     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X57Y37     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X57Y37     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X57Y37     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X57Y37     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         14.999      14.499     SLICE_X57Y37     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         14.999      14.499     SLICE_X57Y37     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X56Y36     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X56Y36     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X56Y34     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X56Y34     base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  base_i/clk_wiz_1/inst/clk_in1
  To Clock:  base_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.333       7.084      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.333       91.667     MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_clk_wiz_1_0_1
  To Clock:  clkfbout_base_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.740ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_clk_wiz_1_0_1
Waveform(ns):       { 0.000 16.666 }
Period(ns):         33.332
Sources:            { base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         33.332      31.740     BUFGCTRL_X0Y9    base_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         33.332      32.083     MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         33.332      32.083     MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       33.332      66.668     MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       33.332      180.028    MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dvi_clk_base_clk_wiz_1_0_1
  To Clock:  dvi_clk_base_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.507ns  (required time - arrival time)
  Source:                 base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.589ns (14.290%)  route 3.533ns (85.710%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns = ( 14.850 - 13.467 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.744     1.746    base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X107Y106       FDRE                                         r  base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDRE (Prop_fdre_C_Q)         0.379     2.125 r  base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=11, routed)          1.053     3.178    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/vtg_active_video
    SLICE_X110Y103       LUT5 (Prop_lut5_I1_O)        0.105     3.283 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.076     4.359    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X105Y100       LUT4 (Prop_lut4_I2_O)        0.105     4.464 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          1.404     5.868    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X4Y19         RAMB36E1                                     r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.380    14.850    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X4Y19         RAMB36E1                                     r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.012    14.862    
                         clock uncertainty           -0.100    14.762    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    14.375    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                  8.507    

Slack (MET) :             8.614ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/encoder_g/din_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/n0q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 0.883ns (18.277%)  route 3.948ns (81.723%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 15.041 - 13.467 ) 
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.578     1.580    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X111Y99        FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/din_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.379     1.959 r  base_i/DVI_Transmitter_0/inst/encoder_g/din_q_reg[2]/Q
                         net (fo=6, routed)           1.297     3.256    base_i/DVI_Transmitter_0/inst/encoder_g/p_0_in4_in
    SLICE_X112Y101       LUT3 (Prop_lut3_I1_O)        0.116     3.372 r  base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg[2]_i_1__0/O
                         net (fo=4, routed)           0.939     4.311    base_i/DVI_Transmitter_0/inst/encoder_g/q_m_2
    SLICE_X112Y100       LUT6 (Prop_lut6_I2_O)        0.283     4.594 r  base_i/DVI_Transmitter_0/inst/encoder_g/n1q_m[3]_i_3__0/O
                         net (fo=6, routed)           1.712     6.306    base_i/DVI_Transmitter_0/inst/encoder_g/n1q_m[3]_i_3__0_n_0
    SLICE_X112Y105       LUT6 (Prop_lut6_I0_O)        0.105     6.411 r  base_i/DVI_Transmitter_0/inst/encoder_g/n0q_m[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.411    base_i/DVI_Transmitter_0/inst/encoder_g/n0q_m[1]_i_1__0_n_0
    SLICE_X112Y105       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/n0q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.572    15.041    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y105       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/n0q_m_reg[1]/C
                         clock pessimism              0.012    15.053    
                         clock uncertainty           -0.100    14.953    
    SLICE_X112Y105       FDRE (Setup_fdre_C_D)        0.072    15.025    base_i/DVI_Transmitter_0/inst/encoder_g/n0q_m_reg[1]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                  8.614    

Slack (MET) :             8.729ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/encoder_g/din_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/n1q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.883ns (18.705%)  route 3.838ns (81.295%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 15.041 - 13.467 ) 
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.578     1.580    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X111Y99        FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/din_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.379     1.959 r  base_i/DVI_Transmitter_0/inst/encoder_g/din_q_reg[2]/Q
                         net (fo=6, routed)           1.297     3.256    base_i/DVI_Transmitter_0/inst/encoder_g/p_0_in4_in
    SLICE_X112Y101       LUT3 (Prop_lut3_I1_O)        0.116     3.372 r  base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg[2]_i_1__0/O
                         net (fo=4, routed)           0.939     4.311    base_i/DVI_Transmitter_0/inst/encoder_g/q_m_2
    SLICE_X112Y100       LUT6 (Prop_lut6_I2_O)        0.283     4.594 r  base_i/DVI_Transmitter_0/inst/encoder_g/n1q_m[3]_i_3__0/O
                         net (fo=6, routed)           1.601     6.196    base_i/DVI_Transmitter_0/inst/encoder_g/n1q_m[3]_i_3__0_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I4_O)        0.105     6.301 r  base_i/DVI_Transmitter_0/inst/encoder_g/n1q_m[2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.301    base_i/DVI_Transmitter_0/inst/encoder_g/n1q_m[2]_i_1__0_n_0
    SLICE_X112Y102       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/n1q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.572    15.041    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y102       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/n1q_m_reg[2]/C
                         clock pessimism              0.012    15.053    
                         clock uncertainty           -0.100    14.953    
    SLICE_X112Y102       FDRE (Setup_fdre_C_D)        0.076    15.029    base_i/DVI_Transmitter_0/inst/encoder_g/n1q_m_reg[2]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -6.301    
  -------------------------------------------------------------------
                         slack                                  8.729    

Slack (MET) :             8.811ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/encoder_g/din_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/n0q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 0.883ns (19.038%)  route 3.755ns (80.962%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 15.041 - 13.467 ) 
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.578     1.580    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X111Y99        FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/din_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.379     1.959 r  base_i/DVI_Transmitter_0/inst/encoder_g/din_q_reg[2]/Q
                         net (fo=6, routed)           1.297     3.256    base_i/DVI_Transmitter_0/inst/encoder_g/p_0_in4_in
    SLICE_X112Y101       LUT3 (Prop_lut3_I1_O)        0.116     3.372 r  base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg[2]_i_1__0/O
                         net (fo=4, routed)           0.939     4.311    base_i/DVI_Transmitter_0/inst/encoder_g/q_m_2
    SLICE_X112Y100       LUT6 (Prop_lut6_I2_O)        0.283     4.594 r  base_i/DVI_Transmitter_0/inst/encoder_g/n1q_m[3]_i_3__0/O
                         net (fo=6, routed)           1.519     6.113    base_i/DVI_Transmitter_0/inst/encoder_g/n1q_m[3]_i_3__0_n_0
    SLICE_X112Y105       LUT6 (Prop_lut6_I5_O)        0.105     6.218 r  base_i/DVI_Transmitter_0/inst/encoder_g/n0q_m[2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.218    base_i/DVI_Transmitter_0/inst/encoder_g/n0q_m[2]_i_1__0_n_0
    SLICE_X112Y105       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/n0q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.572    15.041    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y105       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/n0q_m_reg[2]/C
                         clock pessimism              0.012    15.053    
                         clock uncertainty           -0.100    14.953    
    SLICE_X112Y105       FDRE (Setup_fdre_C_D)        0.076    15.029    base_i/DVI_Transmitter_0/inst/encoder_g/n0q_m_reg[2]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                  8.811    

Slack (MET) :             9.179ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/encoder_g/din_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/n0q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.883ns (20.696%)  route 3.384ns (79.304%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 15.041 - 13.467 ) 
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.578     1.580    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X111Y99        FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/din_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.379     1.959 r  base_i/DVI_Transmitter_0/inst/encoder_g/din_q_reg[2]/Q
                         net (fo=6, routed)           1.687     3.646    base_i/DVI_Transmitter_0/inst/encoder_g/p_0_in4_in
    SLICE_X112Y100       LUT5 (Prop_lut5_I1_O)        0.116     3.762 r  base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg[7]_i_3__0/O
                         net (fo=2, routed)           0.563     4.325    base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg[7]_i_3__0_n_0
    SLICE_X112Y100       LUT5 (Prop_lut5_I1_O)        0.283     4.608 r  base_i/DVI_Transmitter_0/inst/encoder_g/n1q_m[3]_i_5__0/O
                         net (fo=6, routed)           1.134     5.742    base_i/DVI_Transmitter_0/inst/encoder_g/n1q_m[3]_i_5__0_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I4_O)        0.105     5.847 r  base_i/DVI_Transmitter_0/inst/encoder_g/n0q_m[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.847    base_i/DVI_Transmitter_0/inst/encoder_g/n0q_m[3]_i_1__0_n_0
    SLICE_X112Y102       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/n0q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.572    15.041    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y102       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/n0q_m_reg[3]/C
                         clock pessimism              0.012    15.053    
                         clock uncertainty           -0.100    14.953    
    SLICE_X112Y102       FDRE (Setup_fdre_C_D)        0.072    15.025    base_i/DVI_Transmitter_0/inst/encoder_g/n0q_m_reg[3]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                  9.179    

Slack (MET) :             9.194ns  (required time - arrival time)
  Source:                 base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.589ns (15.970%)  route 3.099ns (84.030%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 15.004 - 13.467 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.744     1.746    base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X107Y106       FDRE                                         r  base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDRE (Prop_fdre_C_Q)         0.379     2.125 r  base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=11, routed)          1.053     3.178    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/vtg_active_video
    SLICE_X110Y103       LUT5 (Prop_lut5_I1_O)        0.105     3.283 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.076     4.359    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X105Y100       LUT4 (Prop_lut4_I2_O)        0.105     4.464 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          0.970     5.434    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X4Y40         RAMB18E1                                     r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.535    15.004    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X4Y40         RAMB18E1                                     r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.111    15.116    
                         clock uncertainty           -0.100    15.016    
    RAMB18_X4Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    14.629    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -5.434    
  -------------------------------------------------------------------
                         slack                                  9.194    

Slack (MET) :             9.199ns  (required time - arrival time)
  Source:                 base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.611ns (18.148%)  route 2.756ns (81.852%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns = ( 14.850 - 13.467 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.744     1.746    base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X107Y106       FDRE                                         r  base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDRE (Prop_fdre_C_Q)         0.379     2.125 r  base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=11, routed)          1.053     3.178    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/vtg_active_video
    SLICE_X110Y103       LUT5 (Prop_lut5_I1_O)        0.105     3.283 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          0.824     4.107    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X105Y103       LUT3 (Prop_lut3_I2_O)        0.127     4.234 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=2, routed)           0.878     5.113    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB36_X4Y19         RAMB36E1                                     r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.380    14.850    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X4Y19         RAMB36E1                                     r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.012    14.862    
                         clock uncertainty           -0.100    14.762    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.450    14.312    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                          -5.113    
  -------------------------------------------------------------------
                         slack                                  9.199    

Slack (MET) :             9.232ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/encoder_g/n0q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.748ns (18.069%)  route 3.392ns (81.931%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 15.041 - 13.467 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.748     1.750    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y105       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/n0q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.433     2.183 r  base_i/DVI_Transmitter_0/inst/encoder_g/n0q_m_reg[2]/Q
                         net (fo=11, routed)          1.373     3.556    base_i/DVI_Transmitter_0/inst/encoder_g/n0q_m_reg_n_0_[2]
    SLICE_X110Y112       LUT6 (Prop_lut6_I5_O)        0.105     3.661 r  base_i/DVI_Transmitter_0/inst/encoder_g/cnt[4]_i_21__0/O
                         net (fo=1, routed)           0.457     4.118    base_i/DVI_Transmitter_0/inst/encoder_g/cnt[4]_i_21__0_n_0
    SLICE_X110Y113       LUT5 (Prop_lut5_I0_O)        0.105     4.223 r  base_i/DVI_Transmitter_0/inst/encoder_g/cnt[4]_i_5__0/O
                         net (fo=13, routed)          1.562     5.785    base_i/DVI_Transmitter_0/inst/encoder_g/cnt[4]_i_5__0_n_0
    SLICE_X111Y104       LUT5 (Prop_lut5_I2_O)        0.105     5.890 r  base_i/DVI_Transmitter_0/inst/encoder_g/dout[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.890    base_i/DVI_Transmitter_0/inst/encoder_g/dout[2]_i_1__0_n_0
    SLICE_X111Y104       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.572    15.041    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X111Y104       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]/C
                         clock pessimism              0.148    15.189    
                         clock uncertainty           -0.100    15.089    
    SLICE_X111Y104       FDCE (Setup_fdce_C_D)        0.032    15.121    base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                  9.232    

Slack (MET) :             9.236ns  (required time - arrival time)
  Source:                 base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.791ns (22.368%)  route 2.745ns (77.632%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 15.039 - 13.467 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.746     1.748    base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X113Y108       FDRE                                         r  base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.379     2.127 f  base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=1, routed)           0.395     2.522    base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X113Y108       LUT2 (Prop_lut2_I1_O)        0.124     2.646 r  base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=70, routed)          1.554     4.200    base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X108Y105       LUT5 (Prop_lut5_I1_O)        0.288     4.488 r  base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.796     5.284    base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X107Y103       FDRE                                         r  base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.570    15.039    base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X107Y103       FDRE                                         r  base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/C
                         clock pessimism              0.111    15.150    
                         clock uncertainty           -0.100    15.050    
    SLICE_X107Y103       FDRE (Setup_fdre_C_R)       -0.530    14.520    base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -5.284    
  -------------------------------------------------------------------
                         slack                                  9.236    

Slack (MET) :             9.236ns  (required time - arrival time)
  Source:                 base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.791ns (22.368%)  route 2.745ns (77.632%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 15.039 - 13.467 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.746     1.748    base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X113Y108       FDRE                                         r  base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.379     2.127 f  base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=1, routed)           0.395     2.522    base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X113Y108       LUT2 (Prop_lut2_I1_O)        0.124     2.646 r  base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=70, routed)          1.554     4.200    base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X108Y105       LUT5 (Prop_lut5_I1_O)        0.288     4.488 r  base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.796     5.284    base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X107Y103       FDRE                                         r  base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.570    15.039    base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X107Y103       FDRE                                         r  base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/C
                         clock pessimism              0.111    15.150    
                         clock uncertainty           -0.100    15.050    
    SLICE_X107Y103       FDRE (Setup_fdre_C_R)       -0.530    14.520    base_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -5.284    
  -------------------------------------------------------------------
                         slack                                  9.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/encoder_g/din_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.440%)  route 0.149ns (44.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.721     0.723    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X111Y100       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/din_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDRE (Prop_fdre_C_Q)         0.141     0.864 r  base_i/DVI_Transmitter_0/inst/encoder_g/din_q_reg[1]/Q
                         net (fo=8, routed)           0.149     1.014    base_i/DVI_Transmitter_0/inst/encoder_g/p_0_in5_in
    SLICE_X110Y99        LUT6 (Prop_lut6_I4_O)        0.045     1.059 r  base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.059    base_i/DVI_Transmitter_0/inst/encoder_g/q_m_1
    SLICE_X110Y99        FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.911     0.913    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X110Y99        FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[1]/C
                         clock pessimism             -0.005     0.908    
    SLICE_X110Y99        FDRE (Hold_fdre_C_D)         0.091     0.999    base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.692     0.694    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X105Y104       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDRE (Prop_fdre_C_Q)         0.141     0.835 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     0.890    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X105Y104       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.967     0.969    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X105Y104       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.275     0.694    
    SLICE_X105Y104       FDRE (Hold_fdre_C_D)         0.076     0.770    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.692     0.694    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X105Y105       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_fdre_C_Q)         0.141     0.835 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     0.890    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X105Y105       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.967     0.969    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X105Y105       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.275     0.694    
    SLICE_X105Y105       FDRE (Hold_fdre_C_D)         0.076     0.770    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.692     0.694    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y103       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDRE (Prop_fdre_C_Q)         0.141     0.835 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     0.890    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][0]
    SLICE_X101Y103       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.966     0.968    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y103       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.274     0.694    
    SLICE_X101Y103       FDRE (Hold_fdre_C_D)         0.075     0.769    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.692     0.694    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y105       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y105       FDRE (Prop_fdre_C_Q)         0.141     0.835 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     0.890    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][2]
    SLICE_X101Y105       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.966     0.968    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y105       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.274     0.694    
    SLICE_X101Y105       FDRE (Hold_fdre_C_D)         0.075     0.769    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.692     0.694    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X99Y104        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y104        FDRE (Prop_fdre_C_Q)         0.141     0.835 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     0.890    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][3]
    SLICE_X99Y104        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.966     0.968    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X99Y104        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.274     0.694    
    SLICE_X99Y104        FDRE (Hold_fdre_C_D)         0.075     0.769    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.692     0.694    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X105Y104       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDRE (Prop_fdre_C_Q)         0.141     0.835 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     0.890    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X105Y104       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.967     0.969    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X105Y104       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.275     0.694    
    SLICE_X105Y104       FDRE (Hold_fdre_C_D)         0.075     0.769    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.692     0.694    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X105Y105       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_fdre_C_Q)         0.141     0.835 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     0.890    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X105Y105       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.967     0.969    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X105Y105       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.275     0.694    
    SLICE_X105Y105       FDRE (Hold_fdre_C_D)         0.075     0.769    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.691     0.693    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X105Y108       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y108       FDRE (Prop_fdre_C_Q)         0.141     0.834 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.055     0.889    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][11]
    SLICE_X105Y108       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.966     0.968    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X105Y108       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.275     0.693    
    SLICE_X105Y108       FDRE (Hold_fdre_C_D)         0.075     0.768    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.691     0.693    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X103Y107       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.141     0.834 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     0.889    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][6]
    SLICE_X103Y107       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.965     0.967    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X103Y107       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.274     0.693    
    SLICE_X103Y107       FDRE (Hold_fdre_C_D)         0.075     0.768    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dvi_clk_base_clk_wiz_1_0_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.467
Sources:            { base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         13.467      11.297     RAMB36_X4Y19     base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         13.467      11.297     RAMB18_X4Y40     base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         13.467      11.875     BUFGCTRL_X0Y0    base_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y130    base_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y129    base_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y106    base_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y105    base_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y104    base_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y103    base_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y128    base_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.467      199.893    MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y111   base_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y111   base_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y111   base_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y111   base_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y111   base_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y111   base_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y111   base_i/DVI_Transmitter_0/inst/encoder_b/c1_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y111   base_i/DVI_Transmitter_0/inst/encoder_b/c1_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X110Y110   base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X110Y110   base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y111   base_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y111   base_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y111   base_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y111   base_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y111   base_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y111   base_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y111   base_i/DVI_Transmitter_0/inst/encoder_b/c1_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y111   base_i/DVI_Transmitter_0/inst/encoder_b/c1_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X110Y110   base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X110Y110   base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  dvi_clk_x5_base_clk_wiz_1_0_1
  To Clock:  dvi_clk_x5_base_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dvi_clk_x5_base_clk_wiz_1_0_1
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.693
Sources:            { base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.693       1.101      BUFGCTRL_X0Y2    base_i/clk_wiz_1/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y130    base_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y129    base_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y106    base_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y105    base_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y104    base_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y103    base_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y128    base_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y127    base_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.693       1.444      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.693       210.666    MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk
  To Clock:  cam_pclk

Setup :            0  Failing Endpoints,  Worst Slack        3.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.715ns (12.034%)  route 5.227ns (87.966%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 16.293 - 10.416 ) 
    Source Clock Delay      (SCD):    6.312ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.626     4.080    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.105     4.185 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.127     6.312    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.379     6.691 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          2.248     8.939    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.105     9.044 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.588     9.632    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X41Y0          LUT4 (Prop_lut4_I3_O)        0.105     9.737 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.353    11.089    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.126    11.215 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          1.038    12.254    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB18_X1Y2          RAMB18E1                                     r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.254    14.058    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.084    14.142 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.151    16.293    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y2          RAMB18E1                                     r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism              0.459    16.752    
                         clock uncertainty           -0.035    16.717    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.565    16.152    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         16.152    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             4.039ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 0.715ns (12.206%)  route 5.143ns (87.794%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.934ns = ( 16.350 - 10.416 ) 
    Source Clock Delay      (SCD):    6.312ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.626     4.080    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.105     4.185 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.127     6.312    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.379     6.691 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          2.248     8.939    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.105     9.044 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.588     9.632    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X41Y0          LUT4 (Prop_lut4_I3_O)        0.105     9.737 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.353    11.089    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.126    11.215 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          0.955    12.170    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y0          RAMB36E1                                     r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.254    14.058    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.084    14.142 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.208    16.350    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y0          RAMB36E1                                     r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.459    16.809    
                         clock uncertainty           -0.035    16.774    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.565    16.209    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         16.209    
                         arrival time                         -12.170    
  -------------------------------------------------------------------
                         slack                                  4.039    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 0.715ns (12.623%)  route 4.949ns (87.377%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.591ns = ( 16.007 - 10.416 ) 
    Source Clock Delay      (SCD):    6.312ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.626     4.080    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.105     4.185 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.127     6.312    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.379     6.691 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          2.248     8.939    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.105     9.044 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.588     9.632    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X41Y0          LUT4 (Prop_lut4_I3_O)        0.105     9.737 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.353    11.089    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.126    11.215 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          0.761    11.976    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X27Y4          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.254    14.058    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.084    14.142 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.865    16.007    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X27Y4          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
                         clock pessimism              0.459    16.466    
                         clock uncertainty           -0.035    16.431    
    SLICE_X27Y4          FDRE (Setup_fdre_C_CE)      -0.346    16.085    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                         16.085    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 0.715ns (12.623%)  route 4.949ns (87.377%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.591ns = ( 16.007 - 10.416 ) 
    Source Clock Delay      (SCD):    6.312ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.626     4.080    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.105     4.185 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.127     6.312    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.379     6.691 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          2.248     8.939    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.105     9.044 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.588     9.632    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X41Y0          LUT4 (Prop_lut4_I3_O)        0.105     9.737 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.353    11.089    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.126    11.215 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          0.761    11.976    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X27Y4          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.254    14.058    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.084    14.142 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.865    16.007    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X27Y4          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/C
                         clock pessimism              0.459    16.466    
                         clock uncertainty           -0.035    16.431    
    SLICE_X27Y4          FDRE (Setup_fdre_C_CE)      -0.346    16.085    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]
  -------------------------------------------------------------------
                         required time                         16.085    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 0.715ns (12.623%)  route 4.949ns (87.377%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.591ns = ( 16.007 - 10.416 ) 
    Source Clock Delay      (SCD):    6.312ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.626     4.080    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.105     4.185 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.127     6.312    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.379     6.691 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          2.248     8.939    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.105     9.044 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.588     9.632    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X41Y0          LUT4 (Prop_lut4_I3_O)        0.105     9.737 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.353    11.089    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.126    11.215 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          0.761    11.976    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X27Y4          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.254    14.058    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.084    14.142 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.865    16.007    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X27Y4          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
                         clock pessimism              0.459    16.466    
                         clock uncertainty           -0.035    16.431    
    SLICE_X27Y4          FDRE (Setup_fdre_C_CE)      -0.346    16.085    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         16.085    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 0.715ns (12.623%)  route 4.949ns (87.377%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.591ns = ( 16.007 - 10.416 ) 
    Source Clock Delay      (SCD):    6.312ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.626     4.080    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.105     4.185 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.127     6.312    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.379     6.691 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          2.248     8.939    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.105     9.044 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.588     9.632    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X41Y0          LUT4 (Prop_lut4_I3_O)        0.105     9.737 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.353    11.089    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.126    11.215 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          0.761    11.976    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X27Y4          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.254    14.058    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.084    14.142 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.865    16.007    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X27Y4          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.459    16.466    
                         clock uncertainty           -0.035    16.431    
    SLICE_X27Y4          FDRE (Setup_fdre_C_CE)      -0.346    16.085    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         16.085    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.715ns (12.940%)  route 4.811ns (87.060%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.701ns = ( 16.117 - 10.416 ) 
    Source Clock Delay      (SCD):    6.312ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.626     4.080    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.105     4.185 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.127     6.312    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.379     6.691 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          2.248     8.939    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.105     9.044 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.588     9.632    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X41Y0          LUT4 (Prop_lut4_I3_O)        0.105     9.737 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.353    11.089    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.126    11.215 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          0.622    11.838    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X27Y2          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.254    14.058    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.084    14.142 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.975    16.117    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X27Y2          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                         clock pessimism              0.459    16.577    
                         clock uncertainty           -0.035    16.541    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.346    16.195    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         16.195    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.715ns (12.940%)  route 4.811ns (87.060%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.701ns = ( 16.117 - 10.416 ) 
    Source Clock Delay      (SCD):    6.312ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.626     4.080    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.105     4.185 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.127     6.312    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.379     6.691 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          2.248     8.939    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.105     9.044 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.588     9.632    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X41Y0          LUT4 (Prop_lut4_I3_O)        0.105     9.737 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.353    11.089    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.126    11.215 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          0.622    11.838    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X27Y2          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.254    14.058    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.084    14.142 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.975    16.117    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X27Y2          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                         clock pessimism              0.459    16.577    
                         clock uncertainty           -0.035    16.541    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.346    16.195    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         16.195    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.715ns (12.940%)  route 4.811ns (87.060%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.701ns = ( 16.117 - 10.416 ) 
    Source Clock Delay      (SCD):    6.312ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.626     4.080    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.105     4.185 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.127     6.312    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.379     6.691 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          2.248     8.939    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.105     9.044 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.588     9.632    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X41Y0          LUT4 (Prop_lut4_I3_O)        0.105     9.737 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.353    11.089    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.126    11.215 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          0.622    11.838    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X27Y2          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.254    14.058    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.084    14.142 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.975    16.117    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X27Y2          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                         clock pessimism              0.459    16.577    
                         clock uncertainty           -0.035    16.541    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.346    16.195    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]
  -------------------------------------------------------------------
                         required time                         16.195    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.715ns (12.940%)  route 4.811ns (87.060%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.701ns = ( 16.117 - 10.416 ) 
    Source Clock Delay      (SCD):    6.312ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.626     4.080    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.105     4.185 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.127     6.312    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.379     6.691 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          2.248     8.939    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.105     9.044 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.588     9.632    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X41Y0          LUT4 (Prop_lut4_I3_O)        0.105     9.737 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.353    11.089    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.126    11.215 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          0.622    11.838    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X27Y2          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.254    14.058    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.084    14.142 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.975    16.117    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X27Y2          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                         clock pessimism              0.459    16.577    
                         clock uncertainty           -0.035    16.541    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.346    16.195    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         16.195    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                  4.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.901%)  route 0.347ns (71.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.432     1.723    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.045     1.768 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.596     2.364    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X44Y69         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDCE (Prop_fdce_C_Q)         0.141     2.505 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[6]/Q
                         net (fo=2, routed)           0.347     2.852    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[6]
    SLICE_X47Y68         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.633     2.112    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.056     2.168 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.722     2.890    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X47Y68         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[6]/C
                         clock pessimism             -0.400     2.489    
    SLICE_X47Y68         FDCE (Hold_fdce_C_D)         0.076     2.565    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.340%)  route 0.357ns (71.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.432     1.723    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.045     1.768 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.596     2.364    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X44Y69         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDCE (Prop_fdce_C_Q)         0.141     2.505 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[5]/Q
                         net (fo=2, routed)           0.357     2.862    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[5]
    SLICE_X46Y68         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.633     2.112    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.056     2.168 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.722     2.890    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X46Y68         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[5]/C
                         clock pessimism             -0.400     2.489    
    SLICE_X46Y68         FDCE (Hold_fdce_C_D)         0.064     2.553    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.553    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.237%)  route 0.341ns (70.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.432     1.723    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.045     1.768 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.596     2.364    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X45Y69         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDCE (Prop_fdce_C_Q)         0.141     2.505 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[7]/Q
                         net (fo=2, routed)           0.341     2.847    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[7]
    SLICE_X47Y68         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.633     2.112    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.056     2.168 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.722     2.890    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X47Y68         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[7]/C
                         clock pessimism             -0.400     2.489    
    SLICE_X47Y68         FDCE (Hold_fdce_C_D)         0.047     2.536    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.847    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.585%)  route 0.174ns (38.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.432     1.723    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.045     1.768 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.546     2.314    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X46Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     2.478 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]/Q
                         net (fo=2, routed)           0.174     2.652    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]
    SLICE_X46Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.767 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.767    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]_i_1_n_7
    SLICE_X46Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.633     2.112    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.056     2.168 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.609     2.777    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X46Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]/C
                         clock pessimism             -0.463     2.314    
    SLICE_X46Y72         FDCE (Hold_fdce_C_D)         0.134     2.448    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.574%)  route 0.174ns (38.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.778ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.432     1.723    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.045     1.768 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.542     2.310    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X46Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDCE (Prop_fdce_C_Q)         0.164     2.474 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]/Q
                         net (fo=2, routed)           0.174     2.648    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]
    SLICE_X46Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.763 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.763    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]_i_1_n_7
    SLICE_X46Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.633     2.112    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.056     2.168 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.610     2.778    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X46Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]/C
                         clock pessimism             -0.468     2.310    
    SLICE_X46Y70         FDCE (Hold_fdce_C_D)         0.134     2.444    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.141ns (26.371%)  route 0.394ns (73.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.432     1.723    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.045     1.768 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.578     2.345    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X44Y68         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.141     2.486 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[0]/Q
                         net (fo=3, routed)           0.394     2.880    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[0]
    SLICE_X47Y68         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.633     2.112    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.056     2.168 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.722     2.890    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X47Y68         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[0]/C
                         clock pessimism             -0.400     2.489    
    SLICE_X47Y68         FDCE (Hold_fdce_C_D)         0.071     2.560    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.706%)  route 0.387ns (73.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.432     1.723    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.045     1.768 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.578     2.345    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X45Y68         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.141     2.486 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]/Q
                         net (fo=3, routed)           0.387     2.873    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]
    SLICE_X46Y68         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.633     2.112    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.056     2.168 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.722     2.890    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X46Y68         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[0]/C
                         clock pessimism             -0.400     2.489    
    SLICE_X46Y68         FDCE (Hold_fdce_C_D)         0.060     2.549    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.141ns (25.711%)  route 0.407ns (74.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.432     1.723    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.045     1.768 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.578     2.345    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X45Y68         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.141     2.486 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[2]/Q
                         net (fo=2, routed)           0.407     2.894    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[2]
    SLICE_X47Y68         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.633     2.112    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.056     2.168 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.722     2.890    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X47Y68         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[2]/C
                         clock pessimism             -0.400     2.489    
    SLICE_X47Y68         FDCE (Hold_fdce_C_D)         0.070     2.559    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.559    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.407ns (70.048%)  route 0.174ns (29.952%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.432     1.723    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.045     1.768 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.546     2.314    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X46Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     2.478 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]/Q
                         net (fo=2, routed)           0.174     2.652    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]
    SLICE_X46Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     2.842 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.842    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.895 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.895    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[20]_i_1_n_7
    SLICE_X46Y73         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.633     2.112    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.056     2.168 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.644     2.812    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X46Y73         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[20]/C
                         clock pessimism             -0.400     2.412    
    SLICE_X46Y73         FDCE (Hold_fdce_C_D)         0.134     2.546    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.314ns (64.340%)  route 0.174ns (35.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.432     1.723    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.045     1.768 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.546     2.314    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X46Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     2.478 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]/Q
                         net (fo=2, routed)           0.174     2.652    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]
    SLICE_X46Y72         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     2.802 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.802    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]_i_1_n_6
    SLICE_X46Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.633     2.112    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.056     2.168 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.609     2.777    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X46Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[17]/C
                         clock pessimism             -0.463     2.314    
    SLICE_X46Y72         FDCE (Hold_fdce_C_D)         0.134     2.448    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.354    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_pclk
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.416
Sources:            { cam_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB36_X1Y0  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB18_X1Y2  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     FDSE/C              n/a            1.000         10.416      9.416      SLICE_X30Y2  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X30Y0  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X26Y1  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X30Y3  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X25Y2  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X27Y1  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X27Y0  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X26Y1  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.208       4.708      SLICE_X30Y2  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.208       4.708      SLICE_X30Y2  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X30Y0  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X30Y0  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X26Y1  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X26Y1  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X30Y3  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X30Y3  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X25Y2  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X25Y2  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.208       4.708      SLICE_X30Y2  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.208       4.708      SLICE_X30Y2  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X30Y0  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X30Y0  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X26Y1  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X26Y1  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X30Y3  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X30Y3  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X25Y2  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X25Y2  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 0.879ns (16.078%)  route 4.588ns (83.922%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.272ns = ( 10.605 - 8.333 ) 
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.592     2.671    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y116        FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y116        FDRE (Prop_fdre_C_Q)         0.379     3.050 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          2.627     5.677    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/aresetn
    SLICE_X57Y37         LUT3 (Prop_lut3_I1_O)        0.107     5.784 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=12, routed)          0.268     6.052    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready
    SLICE_X59Y36         LUT5 (Prop_lut5_I4_O)        0.274     6.326 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_2/O
                         net (fo=5, routed)           0.569     6.895    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X59Y36         LUT4 (Prop_lut4_I0_O)        0.119     7.014 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          1.124     8.138    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y7          RAMB36E1                                     r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.289    10.605    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.097    10.701    
                         clock uncertainty           -0.130    10.572    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.557    10.015    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         10.015    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 0.697ns (12.970%)  route 4.677ns (87.030%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.272ns = ( 10.605 - 8.333 ) 
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.592     2.671    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y116        FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y116        FDRE (Prop_fdre_C_Q)         0.379     3.050 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          1.954     5.004    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/aresetn
    SLICE_X97Y103        LUT3 (Prop_lut3_I1_O)        0.105     5.109 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=12, routed)          1.849     6.958    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X65Y56         LUT6 (Prop_lut6_I5_O)        0.105     7.063 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3/O
                         net (fo=1, routed)           0.372     7.435    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3_n_0
    SLICE_X65Y56         LUT5 (Prop_lut5_I1_O)        0.108     7.543 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1/O
                         net (fo=4, routed)           0.502     8.045    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r
    SLICE_X66Y55         FDSE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.289    10.605    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X66Y55         FDSE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]/C
                         clock pessimism              0.109    10.713    
                         clock uncertainty           -0.130    10.583    
    SLICE_X66Y55         FDSE (Setup_fdse_C_S)       -0.593     9.990    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 0.697ns (12.970%)  route 4.677ns (87.030%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.272ns = ( 10.605 - 8.333 ) 
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.592     2.671    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y116        FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y116        FDRE (Prop_fdre_C_Q)         0.379     3.050 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          1.954     5.004    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/aresetn
    SLICE_X97Y103        LUT3 (Prop_lut3_I1_O)        0.105     5.109 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=12, routed)          1.849     6.958    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X65Y56         LUT6 (Prop_lut6_I5_O)        0.105     7.063 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3/O
                         net (fo=1, routed)           0.372     7.435    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3_n_0
    SLICE_X65Y56         LUT5 (Prop_lut5_I1_O)        0.108     7.543 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1/O
                         net (fo=4, routed)           0.502     8.045    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r
    SLICE_X66Y55         FDRE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.289    10.605    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X66Y55         FDRE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/C
                         clock pessimism              0.109    10.713    
                         clock uncertainty           -0.130    10.583    
    SLICE_X66Y55         FDRE (Setup_fdre_C_R)       -0.593     9.990    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 0.697ns (12.970%)  route 4.677ns (87.030%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.272ns = ( 10.605 - 8.333 ) 
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.592     2.671    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y116        FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y116        FDRE (Prop_fdre_C_Q)         0.379     3.050 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          1.954     5.004    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/aresetn
    SLICE_X97Y103        LUT3 (Prop_lut3_I1_O)        0.105     5.109 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=12, routed)          1.849     6.958    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X65Y56         LUT6 (Prop_lut6_I5_O)        0.105     7.063 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3/O
                         net (fo=1, routed)           0.372     7.435    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3_n_0
    SLICE_X65Y56         LUT5 (Prop_lut5_I1_O)        0.108     7.543 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1/O
                         net (fo=4, routed)           0.502     8.045    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r
    SLICE_X66Y55         FDRE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.289    10.605    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X66Y55         FDRE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                         clock pessimism              0.109    10.713    
                         clock uncertainty           -0.130    10.583    
    SLICE_X66Y55         FDRE (Setup_fdre_C_R)       -0.593     9.990    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 0.594ns (11.043%)  route 4.785ns (88.957%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.257ns = ( 10.590 - 8.333 ) 
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.485     2.564    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X13Y47         FDSE                                         r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDSE (Prop_fdse_C_Q)         0.379     2.943 f  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=7, routed)           1.768     4.711    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/full
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.105     4.816 r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_2/O
                         net (fo=3, routed)           1.484     6.299    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y47         LUT4 (Prop_lut4_I0_O)        0.110     6.409 r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=33, routed)          1.534     7.943    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB18_X2Y20         RAMB18E1                                     r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.275    10.590    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y20         RAMB18E1                                     r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.097    10.687    
                         clock uncertainty           -0.130    10.557    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.639     9.918    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.594ns (11.193%)  route 4.713ns (88.807%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.257ns = ( 10.590 - 8.333 ) 
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.485     2.564    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X13Y47         FDSE                                         r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDSE (Prop_fdse_C_Q)         0.379     2.943 f  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=7, routed)           1.768     4.711    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/full
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.105     4.816 r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_2/O
                         net (fo=3, routed)           1.484     6.299    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y47         LUT4 (Prop_lut4_I0_O)        0.110     6.409 r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=33, routed)          1.461     7.871    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB18_X2Y20         RAMB18E1                                     r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.275    10.590    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y20         RAMB18E1                                     r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.097    10.687    
                         clock uncertainty           -0.130    10.557    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.639     9.918    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.072ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 0.594ns (11.059%)  route 4.777ns (88.941%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.257ns = ( 10.590 - 8.333 ) 
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.485     2.564    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X13Y47         FDSE                                         r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDSE (Prop_fdse_C_Q)         0.379     2.943 f  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=7, routed)           1.768     4.711    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/full
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.105     4.816 r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_2/O
                         net (fo=3, routed)           1.484     6.299    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y47         LUT4 (Prop_lut4_I0_O)        0.110     6.409 r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=33, routed)          1.526     7.935    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB18_X2Y20         RAMB18E1                                     r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.275    10.590    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y20         RAMB18E1                                     r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.097    10.687    
                         clock uncertainty           -0.130    10.557    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.550    10.007    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         10.007    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  2.072    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 0.594ns (11.014%)  route 4.799ns (88.986%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 10.608 - 8.333 ) 
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.485     2.564    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X13Y47         FDSE                                         r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDSE (Prop_fdse_C_Q)         0.379     2.943 f  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=7, routed)           1.768     4.711    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/full
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.105     4.816 r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_2/O
                         net (fo=3, routed)           1.484     6.299    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y47         LUT4 (Prop_lut4_I0_O)        0.110     6.409 r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=33, routed)          1.548     7.957    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y9          RAMB36E1                                     r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.292    10.608    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y9          RAMB36E1                                     r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.193    10.801    
                         clock uncertainty           -0.130    10.671    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.639    10.032    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         10.032    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.594ns (11.366%)  route 4.632ns (88.634%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.257ns = ( 10.590 - 8.333 ) 
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.485     2.564    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X13Y47         FDSE                                         r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDSE (Prop_fdse_C_Q)         0.379     2.943 f  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=7, routed)           1.768     4.711    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/full
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.105     4.816 r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_2/O
                         net (fo=3, routed)           1.484     6.299    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y47         LUT4 (Prop_lut4_I0_O)        0.110     6.409 r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=33, routed)          1.381     7.790    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB18_X2Y20         RAMB18E1                                     r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.275    10.590    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y20         RAMB18E1                                     r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.097    10.687    
                         clock uncertainty           -0.130    10.557    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.639     9.918    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 0.594ns (11.135%)  route 4.740ns (88.865%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 10.608 - 8.333 ) 
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.485     2.564    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X13Y47         FDSE                                         r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDSE (Prop_fdse_C_Q)         0.379     2.943 f  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=7, routed)           1.768     4.711    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/full
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.105     4.816 r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_2/O
                         net (fo=3, routed)           1.484     6.299    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y47         LUT4 (Prop_lut4_I0_O)        0.110     6.409 r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=33, routed)          1.489     7.898    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y9          RAMB36E1                                     r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.292    10.608    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y9          RAMB36E1                                     r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.193    10.801    
                         clock uncertainty           -0.130    10.671    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.639    10.032    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         10.032    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  2.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.561     0.897    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X47Y40         FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[32]/Q
                         net (fo=1, routed)           0.114     1.151    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[17]
    SLICE_X46Y40         SRL16E                                       r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.828     1.194    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X46Y40         SRL16E                                       r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4/CLK
                         clock pessimism             -0.284     0.910    
    SLICE_X46Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.093    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.585     0.921    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X67Y46         FDRE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y46         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[40]/Q
                         net (fo=1, routed)           0.114     1.175    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[25]
    SLICE_X66Y46         SRL16E                                       r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.853     1.219    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X66Y46         SRL16E                                       r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4/CLK
                         clock pessimism             -0.285     0.934    
    SLICE_X66Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.117    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.110%)  route 0.245ns (59.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.596     0.932    base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/aclk
    SLICE_X22Y48         FDRE                                         r  base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.164     1.096 r  base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1102]/Q
                         net (fo=1, routed)           0.245     1.340    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[43]
    RAMB36_X1Y8          RAMB36E1                                     r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.902     1.268    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y8          RAMB36E1                                     r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
                         clock pessimism             -0.282     0.985    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.281    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.788%)  route 0.251ns (66.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.563     0.899    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X41Y1          FDRE                                         r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.128     1.027 r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][16]/Q
                         net (fo=1, routed)           0.251     1.277    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[48]
    RAMB36_X2Y0          RAMB36E1                                     r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.870     1.236    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y0          RAMB36E1                                     r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.263     0.972    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.243     1.215    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.711%)  route 0.214ns (60.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.624     0.960    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X3Y9           FDRE                                         r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.101 r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=13, routed)          0.214     1.315    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD2
    SLICE_X4Y8           RAMD32                                       r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.893     1.259    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X4Y8           RAMD32                                       r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.263     0.996    
    SLICE_X4Y8           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.250    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.711%)  route 0.214ns (60.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.624     0.960    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X3Y9           FDRE                                         r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.101 r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=13, routed)          0.214     1.315    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD2
    SLICE_X4Y8           RAMD32                                       r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.893     1.259    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X4Y8           RAMD32                                       r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.263     0.996    
    SLICE_X4Y8           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.250    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.711%)  route 0.214ns (60.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.624     0.960    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X3Y9           FDRE                                         r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.101 r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=13, routed)          0.214     1.315    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD2
    SLICE_X4Y8           RAMD32                                       r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.893     1.259    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X4Y8           RAMD32                                       r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.263     0.996    
    SLICE_X4Y8           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.250    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.711%)  route 0.214ns (60.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.624     0.960    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X3Y9           FDRE                                         r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.101 r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=13, routed)          0.214     1.315    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD2
    SLICE_X4Y8           RAMD32                                       r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.893     1.259    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X4Y8           RAMD32                                       r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.263     0.996    
    SLICE_X4Y8           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.250    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.711%)  route 0.214ns (60.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.624     0.960    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X3Y9           FDRE                                         r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.101 r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=13, routed)          0.214     1.315    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD2
    SLICE_X4Y8           RAMD32                                       r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.893     1.259    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X4Y8           RAMD32                                       r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.263     0.996    
    SLICE_X4Y8           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.250    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.711%)  route 0.214ns (60.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.624     0.960    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X3Y9           FDRE                                         r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.101 r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=13, routed)          0.214     1.315    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD2
    SLICE_X4Y8           RAMD32                                       r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.893     1.259    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X4Y8           RAMD32                                       r  base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.263     0.996    
    SLICE_X4Y8           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.250    base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X0Y7   base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X0Y12  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X1Y2   base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y8   base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X1Y14  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X3Y0   base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X3Y2   base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X3Y11  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X3Y10  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X3Y18  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y69  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y69  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y69  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y69  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y69  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y69  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y69  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y69  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y69  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y69  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y69  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y69  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y69  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y69  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y69  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y69  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y69  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y69  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y69  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y69  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        7.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.040ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[43]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 0.538ns (4.364%)  route 11.789ns (95.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 22.414 - 20.000 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.423     2.502    base_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X30Y84         FDRE                                         r  base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.433     2.935 f  base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.911     6.846    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X80Y80         LUT1 (Prop_lut1_I0_O)        0.105     6.951 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=667, routed)         7.878    14.829    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X65Y121        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[43]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.432    22.414    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y121        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[43]/C
                         clock pessimism              0.109    22.523    
                         clock uncertainty           -0.302    22.221    
    SLICE_X65Y121        FDRE (Setup_fdre_C_R)       -0.352    21.869    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[43]
  -------------------------------------------------------------------
                         required time                         21.869    
                         arrival time                         -14.829    
  -------------------------------------------------------------------
                         slack                                  7.040    

Slack (MET) :             7.068ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[70]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.298ns  (logic 0.538ns (4.375%)  route 11.760ns (95.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 22.414 - 20.000 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.423     2.502    base_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X30Y84         FDRE                                         r  base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.433     2.935 f  base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.911     6.846    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X80Y80         LUT1 (Prop_lut1_I0_O)        0.105     6.951 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=667, routed)         7.849    14.800    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X64Y122        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[70]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.432    22.414    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y122        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[70]/C
                         clock pessimism              0.109    22.523    
                         clock uncertainty           -0.302    22.221    
    SLICE_X64Y122        FDRE (Setup_fdre_C_R)       -0.352    21.869    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[70]
  -------------------------------------------------------------------
                         required time                         21.869    
                         arrival time                         -14.800    
  -------------------------------------------------------------------
                         slack                                  7.068    

Slack (MET) :             7.134ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[242]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.156ns  (logic 0.538ns (4.426%)  route 11.618ns (95.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.408ns = ( 22.408 - 20.000 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.423     2.502    base_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X30Y84         FDRE                                         r  base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.433     2.935 f  base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.911     6.846    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X80Y80         LUT1 (Prop_lut1_I0_O)        0.105     6.951 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=667, routed)         7.706    14.658    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X58Y126        FDSE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[242]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.426    22.408    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y126        FDSE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[242]/C
                         clock pessimism              0.109    22.517    
                         clock uncertainty           -0.302    22.215    
    SLICE_X58Y126        FDSE (Setup_fdse_C_S)       -0.423    21.792    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[242]
  -------------------------------------------------------------------
                         required time                         21.792    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  7.134    

Slack (MET) :             7.134ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[244]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.156ns  (logic 0.538ns (4.426%)  route 11.618ns (95.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.408ns = ( 22.408 - 20.000 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.423     2.502    base_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X30Y84         FDRE                                         r  base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.433     2.935 f  base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.911     6.846    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X80Y80         LUT1 (Prop_lut1_I0_O)        0.105     6.951 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=667, routed)         7.706    14.658    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X58Y126        FDSE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[244]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.426    22.408    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y126        FDSE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[244]/C
                         clock pessimism              0.109    22.517    
                         clock uncertainty           -0.302    22.215    
    SLICE_X58Y126        FDSE (Setup_fdse_C_S)       -0.423    21.792    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[244]
  -------------------------------------------------------------------
                         required time                         21.792    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  7.134    

Slack (MET) :             7.186ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[158]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.178ns  (logic 0.538ns (4.418%)  route 11.640ns (95.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 22.411 - 20.000 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.423     2.502    base_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X30Y84         FDRE                                         r  base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.433     2.935 f  base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.911     6.846    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X80Y80         LUT1 (Prop_lut1_I0_O)        0.105     6.951 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=667, routed)         7.728    14.680    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X64Y124        FDSE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[158]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.429    22.411    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y124        FDSE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[158]/C
                         clock pessimism              0.109    22.520    
                         clock uncertainty           -0.302    22.218    
    SLICE_X64Y124        FDSE (Setup_fdse_C_S)       -0.352    21.866    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[158]
  -------------------------------------------------------------------
                         required time                         21.866    
                         arrival time                         -14.680    
  -------------------------------------------------------------------
                         slack                                  7.186    

Slack (MET) :             7.190ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[188]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.174ns  (logic 0.538ns (4.419%)  route 11.636ns (95.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 22.411 - 20.000 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.423     2.502    base_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X30Y84         FDRE                                         r  base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.433     2.935 f  base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.911     6.846    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X80Y80         LUT1 (Prop_lut1_I0_O)        0.105     6.951 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=667, routed)         7.725    14.676    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X65Y124        FDSE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[188]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.429    22.411    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y124        FDSE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[188]/C
                         clock pessimism              0.109    22.520    
                         clock uncertainty           -0.302    22.218    
    SLICE_X65Y124        FDSE (Setup_fdse_C_S)       -0.352    21.866    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[188]
  -------------------------------------------------------------------
                         required time                         21.866    
                         arrival time                         -14.676    
  -------------------------------------------------------------------
                         slack                                  7.190    

Slack (MET) :             7.205ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[100]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.156ns  (logic 0.538ns (4.426%)  route 11.618ns (95.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.408ns = ( 22.408 - 20.000 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.423     2.502    base_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X30Y84         FDRE                                         r  base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.433     2.935 f  base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.911     6.846    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X80Y80         LUT1 (Prop_lut1_I0_O)        0.105     6.951 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=667, routed)         7.706    14.658    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X59Y126        FDSE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[100]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.426    22.408    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y126        FDSE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[100]/C
                         clock pessimism              0.109    22.517    
                         clock uncertainty           -0.302    22.215    
    SLICE_X59Y126        FDSE (Setup_fdse_C_S)       -0.352    21.863    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[100]
  -------------------------------------------------------------------
                         required time                         21.863    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  7.205    

Slack (MET) :             7.205ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[104]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.156ns  (logic 0.538ns (4.426%)  route 11.618ns (95.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.408ns = ( 22.408 - 20.000 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.423     2.502    base_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X30Y84         FDRE                                         r  base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.433     2.935 f  base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.911     6.846    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X80Y80         LUT1 (Prop_lut1_I0_O)        0.105     6.951 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=667, routed)         7.706    14.658    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X59Y126        FDSE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[104]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.426    22.408    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y126        FDSE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[104]/C
                         clock pessimism              0.109    22.517    
                         clock uncertainty           -0.302    22.215    
    SLICE_X59Y126        FDSE (Setup_fdse_C_S)       -0.352    21.863    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[104]
  -------------------------------------------------------------------
                         required time                         21.863    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  7.205    

Slack (MET) :             7.264ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.099ns  (logic 0.538ns (4.447%)  route 11.561ns (95.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 22.411 - 20.000 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.423     2.502    base_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X30Y84         FDRE                                         r  base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.433     2.935 f  base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.911     6.846    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X80Y80         LUT1 (Prop_lut1_I0_O)        0.105     6.951 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=667, routed)         7.650    14.601    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X60Y121        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.429    22.411    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y121        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[34]/C
                         clock pessimism              0.109    22.520    
                         clock uncertainty           -0.302    22.218    
    SLICE_X60Y121        FDRE (Setup_fdre_C_R)       -0.352    21.866    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[34]
  -------------------------------------------------------------------
                         required time                         21.866    
                         arrival time                         -14.601    
  -------------------------------------------------------------------
                         slack                                  7.264    

Slack (MET) :             7.455ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[240]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.909ns  (logic 0.538ns (4.518%)  route 11.371ns (95.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 22.411 - 20.000 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.423     2.502    base_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X30Y84         FDRE                                         r  base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.433     2.935 f  base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.911     6.846    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X80Y80         LUT1 (Prop_lut1_I0_O)        0.105     6.951 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=667, routed)         7.460    14.411    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X61Y127        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[240]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.429    22.411    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y127        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[240]/C
                         clock pessimism              0.109    22.520    
                         clock uncertainty           -0.302    22.218    
    SLICE_X61Y127        FDRE (Setup_fdre_C_R)       -0.352    21.866    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[240]
  -------------------------------------------------------------------
                         required time                         21.866    
                         arrival time                         -14.411    
  -------------------------------------------------------------------
                         slack                                  7.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.754%)  route 0.270ns (59.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.544     0.880    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X45Y76         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 f  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=145, routed)         0.270     1.291    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X50Y76         LUT5 (Prop_lut5_I2_O)        0.045     1.336 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[0]_i_1/O
                         net (fo=2, routed)           0.000     1.336    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[0]
    SLICE_X50Y76         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.805     1.171    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X50Y76         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[0]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.120     1.256    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.242%)  route 0.117ns (47.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.571     0.907    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y88         FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.128     1.035 r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.117     1.152    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y90         SRLC32E                                      r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.842     1.208    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.924    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.054    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.189ns (48.439%)  route 0.201ns (51.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.656     0.992    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/Q
                         net (fo=1, routed)           0.201     1.334    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[3]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.048     1.382 r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.382    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[3]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.844     1.210    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.107     1.282    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.566%)  route 0.117ns (45.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.659     0.995    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y102        FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.117     1.253    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y101        SRL16E                                       r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.930     1.296    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.137    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.657     0.993    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y107        FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.100     1.234    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X30Y107        SRL16E                                       r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.929     1.295    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y107        SRL16E                                       r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.286     1.009    
    SLICE_X30Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.117    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.586     0.922    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X69Y7          FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y7          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/Q
                         net (fo=1, routed)           0.055     1.118    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/srst_d4
    SLICE_X69Y7          FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.853     1.219    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X69Y7          FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                         clock pessimism             -0.297     0.922    
    SLICE_X69Y7          FDRE (Hold_fdre_C_D)         0.078     1.000    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.247ns (41.686%)  route 0.346ns (58.314%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.574     0.910    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y98         FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.346     1.403    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[30]
    SLICE_X30Y100        LUT4 (Prop_lut4_I0_O)        0.099     1.502 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[31]_i_1/O
                         net (fo=1, routed)           0.000     1.502    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[31]
    SLICE_X30Y100        FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.931     1.297    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y100        FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.121     1.383    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.550     0.886    base_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X49Y83         FDRE                                         r  base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.082    base_i/axi_intc_0/U0/INTC_CORE_I/intr_ff__0[0]
    SLICE_X49Y83         FDRE                                         r  base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.817     1.183    base_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X49Y83         FDRE                                         r  base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[1]/C
                         clock pessimism             -0.297     0.886    
    SLICE_X49Y83         FDRE (Hold_fdre_C_D)         0.075     0.961    base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[2].ASYNC_GEN.intr_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[2].ASYNC_GEN.intr_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.588     0.924    base_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X83Y40         FDRE                                         r  base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[2].ASYNC_GEN.intr_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y40         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[2].ASYNC_GEN.intr_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.120    base_i/axi_intc_0/U0/INTC_CORE_I/intr_ff__1[0]
    SLICE_X83Y40         FDRE                                         r  base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[2].ASYNC_GEN.intr_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.857     1.223    base_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X83Y40         FDRE                                         r  base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[2].ASYNC_GEN.intr_ff_reg[1]/C
                         clock pessimism             -0.299     0.924    
    SLICE_X83Y40         FDRE (Hold_fdre_C_D)         0.075     0.999    base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[2].ASYNC_GEN.intr_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.559     0.895    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/s_axi_lite_aclk
    SLICE_X51Y48         FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     1.091    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/s_level_out_d1_cdc_to
    SLICE_X51Y48         FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.826     1.192    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/s_axi_lite_aclk
    SLICE_X51Y48         FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.895    
    SLICE_X51Y48         FDRE (Hold_fdre_C_D)         0.075     0.970    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X4Y36  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/table_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X3Y17  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X3Y18  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y32  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y32  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y34  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y34  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X3Y32  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X3Y32  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X3Y33  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y65  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y65  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y65  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y65  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y65  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y65  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y65  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y65  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y65  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y65  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y65  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y65  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y65  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y65  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y65  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y65  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y65  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y65  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y65  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y65  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  lcd_clk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.133ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.133ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.990ns  (logic 0.348ns (35.146%)  route 0.642ns (64.854%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.642     0.990    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X53Y37         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X53Y37         FDRE (Setup_fdre_C_D)       -0.210     8.123    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                  7.133    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.968ns  (logic 0.348ns (35.967%)  route 0.620ns (64.033%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.620     0.968    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X49Y35         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X49Y35         FDRE (Setup_fdre_C_D)       -0.212     8.121    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -0.968    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.249ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        1.009ns  (logic 0.379ns (37.558%)  route 0.630ns (62.442%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.630     1.009    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X52Y36         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X52Y36         FDRE (Setup_fdre_C_D)       -0.075     8.258    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  7.249    

Slack (MET) :             7.300ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.825ns  (logic 0.348ns (42.174%)  route 0.477ns (57.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.477     0.825    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X47Y37         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X47Y37         FDRE (Setup_fdre_C_D)       -0.208     8.125    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.125    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                  7.300    

Slack (MET) :             7.309ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.815ns  (logic 0.348ns (42.697%)  route 0.467ns (57.303%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.467     0.815    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X49Y37         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X49Y37         FDRE (Setup_fdre_C_D)       -0.209     8.124    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  7.309    

Slack (MET) :             7.324ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.800ns  (logic 0.348ns (43.515%)  route 0.452ns (56.485%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.452     0.800    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X55Y35         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X55Y35         FDRE (Setup_fdre_C_D)       -0.209     8.124    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                  7.324    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.906ns  (logic 0.379ns (41.849%)  route 0.527ns (58.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.527     0.906    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[10]
    SLICE_X52Y39         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X52Y39         FDRE (Setup_fdre_C_D)       -0.075     8.258    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -0.906    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.379ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.879ns  (logic 0.379ns (43.132%)  route 0.500ns (56.868%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.500     0.879    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X51Y40         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X51Y40         FDRE (Setup_fdre_C_D)       -0.075     8.258    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                  7.379    

Slack (MET) :             7.417ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.704ns  (logic 0.348ns (49.436%)  route 0.356ns (50.564%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.356     0.704    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X53Y39         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X53Y39         FDRE (Setup_fdre_C_D)       -0.212     8.121    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  7.417    

Slack (MET) :             7.422ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.699ns  (logic 0.348ns (49.789%)  route 0.351ns (50.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.351     0.699    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X51Y39         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X51Y39         FDRE (Setup_fdre_C_D)       -0.212     8.121    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                  7.422    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dvi_clk_base_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.047ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.047ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        1.084ns  (logic 0.398ns (36.710%)  route 0.686ns (63.290%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103                                    0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.398     0.398 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.686     1.084    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X105Y107       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X105Y107       FDRE (Setup_fdre_C_D)       -0.202     8.131    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                  7.047    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.832ns  (logic 0.348ns (41.813%)  route 0.484ns (58.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100                                    0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.484     0.832    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X105Y104       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)       -0.210     8.123    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.294ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        1.006ns  (logic 0.433ns (43.036%)  route 0.573ns (56.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103                                    0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.433     0.433 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.573     1.006    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X104Y105       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X104Y105       FDRE (Setup_fdre_C_D)       -0.033     8.300    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.300    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  7.294    

Slack (MET) :             7.340ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.918ns  (logic 0.433ns (47.153%)  route 0.485ns (52.847%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103                                    0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.433     0.433 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.485     0.918    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X103Y107       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X103Y107       FDRE (Setup_fdre_C_D)       -0.075     8.258    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  7.340    

Slack (MET) :             7.350ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.817ns  (logic 0.348ns (42.617%)  route 0.469ns (57.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104                                    0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.469     0.817    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X100Y104       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X100Y104       FDRE (Setup_fdre_C_D)       -0.166     8.167    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.167    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  7.350    

Slack (MET) :             7.350ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.817ns  (logic 0.348ns (42.617%)  route 0.469ns (57.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100                                    0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.469     0.817    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X102Y100       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X102Y100       FDRE (Setup_fdre_C_D)       -0.166     8.167    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.167    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  7.350    

Slack (MET) :             7.370ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.800ns  (logic 0.398ns (49.747%)  route 0.402ns (50.253%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103                                    0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.398     0.398 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.402     0.800    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X102Y107       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X102Y107       FDRE (Setup_fdre_C_D)       -0.163     8.170    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                  7.370    

Slack (MET) :             7.379ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.752ns  (logic 0.398ns (52.919%)  route 0.354ns (47.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103                                    0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.398     0.398 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.354     0.752    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X105Y105       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X105Y105       FDRE (Setup_fdre_C_D)       -0.202     8.131    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                  7.379    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.762ns  (logic 0.398ns (52.211%)  route 0.364ns (47.789%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103                                    0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.398     0.398 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.364     0.762    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X102Y102       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X102Y102       FDRE (Setup_fdre_C_D)       -0.160     8.173    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.888ns  (logic 0.379ns (42.677%)  route 0.509ns (57.323%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100                                    0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.379     0.379 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.509     0.888    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X102Y100       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X102Y100       FDRE (Setup_fdre_C_D)       -0.033     8.300    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.300    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  7.412    





---------------------------------------------------------------------------------------------------
From Clock:  lcd_clk_base_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       28.927ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.927ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.997ns  (logic 0.379ns (38.005%)  route 0.618ns (61.995%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.618     0.997    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X60Y37         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X60Y37         FDRE (Setup_fdre_C_D)       -0.075    29.924    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         29.924    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                 28.927    

Slack (MET) :             28.972ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.859ns  (logic 0.348ns (40.496%)  route 0.511ns (59.504%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.511     0.859    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X58Y36         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X58Y36         FDRE (Setup_fdre_C_D)       -0.168    29.831    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         29.831    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                 28.972    

Slack (MET) :             29.012ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.817ns  (logic 0.348ns (42.605%)  route 0.469ns (57.395%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.469     0.817    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X58Y34         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X58Y34         FDRE (Setup_fdre_C_D)       -0.170    29.829    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         29.829    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 29.012    

Slack (MET) :             29.054ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.735ns  (logic 0.348ns (47.375%)  route 0.387ns (52.625%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.387     0.735    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X60Y35         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X60Y35         FDRE (Setup_fdre_C_D)       -0.210    29.789    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         29.789    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                 29.054    

Slack (MET) :             29.079ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.889ns  (logic 0.379ns (42.649%)  route 0.510ns (57.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.510     0.889    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X58Y35         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X58Y35         FDRE (Setup_fdre_C_D)       -0.031    29.968    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         29.968    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                 29.079    

Slack (MET) :             29.081ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.711ns  (logic 0.348ns (48.934%)  route 0.363ns (51.066%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.363     0.711    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X60Y37         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X60Y37         FDRE (Setup_fdre_C_D)       -0.207    29.792    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         29.792    
                         arrival time                          -0.711    
  -------------------------------------------------------------------
                         slack                                 29.081    

Slack (MET) :             29.129ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.839ns  (logic 0.379ns (45.195%)  route 0.460ns (54.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.460     0.839    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X58Y34         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X58Y34         FDRE (Setup_fdre_C_D)       -0.031    29.968    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         29.968    
                         arrival time                          -0.839    
  -------------------------------------------------------------------
                         slack                                 29.129    

Slack (MET) :             29.131ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.701ns  (logic 0.348ns (49.666%)  route 0.353ns (50.334%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.353     0.701    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X58Y35         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X58Y35         FDRE (Setup_fdre_C_D)       -0.167    29.832    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         29.832    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                 29.131    

Slack (MET) :             29.206ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.718ns  (logic 0.379ns (52.755%)  route 0.339ns (47.245%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.339     0.718    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X59Y34         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X59Y34         FDRE (Setup_fdre_C_D)       -0.075    29.924    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         29.924    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                 29.206    

Slack (MET) :             29.240ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.726ns  (logic 0.379ns (52.174%)  route 0.347ns (47.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.347     0.726    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X58Y36         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X58Y36         FDRE (Setup_fdre_C_D)       -0.033    29.966    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         29.966    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                 29.240    





---------------------------------------------------------------------------------------------------
From Clock:  dvi_clk_base_clk_wiz_1_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.421ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.421ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.888ns  (logic 0.398ns (44.812%)  route 0.490ns (55.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y104                                     0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X96Y104        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.490     0.888    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X96Y105        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X96Y105        FDRE (Setup_fdre_C_D)       -0.158    13.309    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.309    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                 12.421    

Slack (MET) :             12.533ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.722ns  (logic 0.348ns (48.222%)  route 0.374ns (51.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107                                    0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.374     0.722    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X103Y108       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X103Y108       FDRE (Setup_fdre_C_D)       -0.212    13.255    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         13.255    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                 12.533    

Slack (MET) :             12.556ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.743ns  (logic 0.348ns (46.826%)  route 0.395ns (53.174%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y104                                     0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X97Y104        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.395     0.743    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X98Y104        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X98Y104        FDRE (Setup_fdre_C_D)       -0.168    13.299    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.299    
                         arrival time                          -0.743    
  -------------------------------------------------------------------
                         slack                                 12.556    

Slack (MET) :             12.576ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.723ns  (logic 0.348ns (48.122%)  route 0.375ns (51.878%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y105                                    0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X101Y105       FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.375     0.723    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X100Y105       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X100Y105       FDRE (Setup_fdre_C_D)       -0.168    13.299    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.299    
                         arrival time                          -0.723    
  -------------------------------------------------------------------
                         slack                                 12.576    

Slack (MET) :             12.599ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.698ns  (logic 0.348ns (49.833%)  route 0.350ns (50.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y104                                     0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X99Y104        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.350     0.698    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X100Y105       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X100Y105       FDRE (Setup_fdre_C_D)       -0.170    13.297    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.297    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                 12.599    

Slack (MET) :             12.620ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.814ns  (logic 0.433ns (53.178%)  route 0.381ns (46.822%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y104                                     0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X96Y104        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.381     0.814    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X96Y105        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X96Y105        FDRE (Setup_fdre_C_D)       -0.033    13.434    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.434    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                 12.620    

Slack (MET) :             12.631ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.761ns  (logic 0.379ns (49.777%)  route 0.382ns (50.223%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y104                                     0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X99Y104        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.382     0.761    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X99Y105        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X99Y105        FDRE (Setup_fdre_C_D)       -0.075    13.392    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         13.392    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                 12.631    

Slack (MET) :             12.679ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.715ns  (logic 0.379ns (52.976%)  route 0.336ns (47.024%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y105                                    0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X101Y105       FDRE (Prop_fdre_C_Q)         0.379     0.379 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.336     0.715    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X99Y105        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X99Y105        FDRE (Setup_fdre_C_D)       -0.073    13.394    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.394    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                 12.679    

Slack (MET) :             12.691ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.745ns  (logic 0.379ns (50.864%)  route 0.366ns (49.136%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107                                    0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.379     0.379 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.366     0.745    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X100Y107       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X100Y107       FDRE (Setup_fdre_C_D)       -0.031    13.436    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                 12.691    

Slack (MET) :             12.694ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.740ns  (logic 0.379ns (51.215%)  route 0.361ns (48.785%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y104                                     0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X97Y104        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.361     0.740    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X98Y104        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X98Y104        FDRE (Setup_fdre_C_D)       -0.033    13.434    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.434    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                 12.694    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dvi_clk_base_clk_wiz_1_0_1
  To Clock:  dvi_clk_base_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.379ns (12.810%)  route 2.580ns (87.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 15.027 - 13.467 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.748     1.750    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X110Y104       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDPE (Prop_fdpe_C_Q)         0.379     2.129 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.580     4.709    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X111Y123       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.558    15.027    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X111Y123       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]/C
                         clock pessimism              0.148    15.175    
                         clock uncertainty           -0.100    15.075    
    SLICE_X111Y123       FDCE (Recov_fdce_C_CLR)     -0.331    14.744    base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -4.709    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.379ns (12.810%)  route 2.580ns (87.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 15.027 - 13.467 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.748     1.750    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X110Y104       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDPE (Prop_fdpe_C_Q)         0.379     2.129 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.580     4.709    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X111Y123       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.558    15.027    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X111Y123       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]/C
                         clock pessimism              0.148    15.175    
                         clock uncertainty           -0.100    15.075    
    SLICE_X111Y123       FDCE (Recov_fdce_C_CLR)     -0.331    14.744    base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -4.709    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[8]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.379ns (12.810%)  route 2.580ns (87.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 15.027 - 13.467 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.748     1.750    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X110Y104       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDPE (Prop_fdpe_C_Q)         0.379     2.129 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.580     4.709    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X111Y123       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.558    15.027    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X111Y123       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[8]/C
                         clock pessimism              0.148    15.175    
                         clock uncertainty           -0.100    15.075    
    SLICE_X111Y123       FDCE (Recov_fdce_C_CLR)     -0.331    14.744    base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -4.709    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[9]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.379ns (12.810%)  route 2.580ns (87.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 15.027 - 13.467 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.748     1.750    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X110Y104       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDPE (Prop_fdpe_C_Q)         0.379     2.129 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.580     4.709    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X111Y123       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.558    15.027    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X111Y123       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[9]/C
                         clock pessimism              0.148    15.175    
                         clock uncertainty           -0.100    15.075    
    SLICE_X111Y123       FDCE (Recov_fdce_C_CLR)     -0.331    14.744    base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -4.709    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.420ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.379ns (14.670%)  route 2.204ns (85.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 15.036 - 13.467 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.748     1.750    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X110Y104       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDPE (Prop_fdpe_C_Q)         0.379     2.129 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.204     4.333    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X111Y114       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.567    15.036    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X111Y114       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[2]/C
                         clock pessimism              0.148    15.184    
                         clock uncertainty           -0.100    15.084    
    SLICE_X111Y114       FDCE (Recov_fdce_C_CLR)     -0.331    14.753    base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                 10.420    

Slack (MET) :             10.420ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.379ns (14.670%)  route 2.204ns (85.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 15.036 - 13.467 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.748     1.750    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X110Y104       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDPE (Prop_fdpe_C_Q)         0.379     2.129 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.204     4.333    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X111Y114       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.567    15.036    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X111Y114       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/C
                         clock pessimism              0.148    15.184    
                         clock uncertainty           -0.100    15.084    
    SLICE_X111Y114       FDCE (Recov_fdce_C_CLR)     -0.331    14.753    base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                 10.420    

Slack (MET) :             10.439ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.379ns (14.407%)  route 2.252ns (85.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.748     1.750    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X110Y104       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDPE (Prop_fdpe_C_Q)         0.379     2.129 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.252     4.381    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X112Y121       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.560    15.029    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X112Y121       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]/C
                         clock pessimism              0.148    15.177    
                         clock uncertainty           -0.100    15.077    
    SLICE_X112Y121       FDCE (Recov_fdce_C_CLR)     -0.258    14.819    base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                 10.439    

Slack (MET) :             10.439ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[3]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.379ns (14.407%)  route 2.252ns (85.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.748     1.750    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X110Y104       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDPE (Prop_fdpe_C_Q)         0.379     2.129 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.252     4.381    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X112Y121       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.560    15.029    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X112Y121       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[3]/C
                         clock pessimism              0.148    15.177    
                         clock uncertainty           -0.100    15.077    
    SLICE_X112Y121       FDCE (Recov_fdce_C_CLR)     -0.258    14.819    base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                 10.439    

Slack (MET) :             10.439ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.379ns (14.407%)  route 2.252ns (85.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.748     1.750    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X110Y104       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDPE (Prop_fdpe_C_Q)         0.379     2.129 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.252     4.381    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X112Y121       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.560    15.029    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X112Y121       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]/C
                         clock pessimism              0.148    15.177    
                         clock uncertainty           -0.100    15.077    
    SLICE_X112Y121       FDCE (Recov_fdce_C_CLR)     -0.258    14.819    base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                 10.439    

Slack (MET) :             10.484ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.379ns (15.060%)  route 2.138ns (84.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 15.033 - 13.467 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.748     1.750    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X110Y104       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDPE (Prop_fdpe_C_Q)         0.379     2.129 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.138     4.267    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X110Y118       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         1.564    15.033    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X110Y118       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[2]/C
                         clock pessimism              0.148    15.181    
                         clock uncertainty           -0.100    15.081    
    SLICE_X110Y118       FDCE (Recov_fdce_C_CLR)     -0.331    14.750    base_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 10.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[0]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.561%)  route 0.117ns (45.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.720     0.722    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X110Y104       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDPE (Prop_fdpe_C_Q)         0.141     0.863 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.117     0.981    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X112Y104       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.996     0.998    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y104       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[0]/C
                         clock pessimism             -0.260     0.738    
    SLICE_X112Y104       FDCE (Remov_fdce_C_CLR)     -0.067     0.671    base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[4]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.561%)  route 0.117ns (45.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.720     0.722    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X110Y104       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDPE (Prop_fdpe_C_Q)         0.141     0.863 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.117     0.981    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X112Y104       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.996     0.998    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y104       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[4]/C
                         clock pessimism             -0.260     0.738    
    SLICE_X112Y104       FDCE (Remov_fdce_C_CLR)     -0.067     0.671    base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[5]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.561%)  route 0.117ns (45.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.720     0.722    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X110Y104       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDPE (Prop_fdpe_C_Q)         0.141     0.863 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.117     0.981    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X112Y104       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.996     0.998    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y104       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[5]/C
                         clock pessimism             -0.260     0.738    
    SLICE_X112Y104       FDCE (Remov_fdce_C_CLR)     -0.067     0.671    base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[6]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.561%)  route 0.117ns (45.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.720     0.722    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X110Y104       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDPE (Prop_fdpe_C_Q)         0.141     0.863 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.117     0.981    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X112Y104       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.996     0.998    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y104       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[6]/C
                         clock pessimism             -0.260     0.738    
    SLICE_X112Y104       FDCE (Remov_fdce_C_CLR)     -0.067     0.671    base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[9]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.561%)  route 0.117ns (45.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.720     0.722    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X110Y104       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDPE (Prop_fdpe_C_Q)         0.141     0.863 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.117     0.981    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X112Y104       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.996     0.998    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y104       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[9]/C
                         clock pessimism             -0.260     0.738    
    SLICE_X112Y104       FDCE (Remov_fdce_C_CLR)     -0.067     0.671    base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[1]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.943%)  route 0.251ns (64.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.720     0.722    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X110Y104       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDPE (Prop_fdpe_C_Q)         0.141     0.863 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.251     1.114    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X111Y104       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.996     0.998    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X111Y104       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[1]/C
                         clock pessimism             -0.263     0.735    
    SLICE_X111Y104       FDCE (Remov_fdce_C_CLR)     -0.092     0.643    base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.943%)  route 0.251ns (64.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.720     0.722    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X110Y104       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDPE (Prop_fdpe_C_Q)         0.141     0.863 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.251     1.114    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X111Y104       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.996     0.998    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X111Y104       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]/C
                         clock pessimism             -0.263     0.735    
    SLICE_X111Y104       FDCE (Remov_fdce_C_CLR)     -0.092     0.643    base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[7]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.943%)  route 0.251ns (64.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.720     0.722    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X110Y104       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDPE (Prop_fdpe_C_Q)         0.141     0.863 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.251     1.114    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X111Y104       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.996     0.998    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X111Y104       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[7]/C
                         clock pessimism             -0.263     0.735    
    SLICE_X111Y104       FDCE (Remov_fdce_C_CLR)     -0.092     0.643    base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[8]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.943%)  route 0.251ns (64.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.720     0.722    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X110Y104       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDPE (Prop_fdpe_C_Q)         0.141     0.863 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.251     1.114    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X111Y104       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.996     0.998    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X111Y104       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[8]/C
                         clock pessimism             -0.263     0.735    
    SLICE_X111Y104       FDCE (Remov_fdce_C_CLR)     -0.092     0.643    base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/reset_syn/reset_1_reg/PRE
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.226ns (30.762%)  route 0.509ns (69.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.721     0.723    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/vid_io_out_clk
    SLICE_X110Y100       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDRE (Prop_fdre_C_Q)         0.128     0.851 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/locked_reg/Q
                         net (fo=4, routed)           0.221     1.072    base_i/DVI_Transmitter_0/inst/reset_syn/reset_n
    SLICE_X109Y100       LUT1 (Prop_lut1_I0_O)        0.098     1.170 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_1_i_1/O
                         net (fo=2, routed)           0.288     1.458    base_i/DVI_Transmitter_0/inst/reset_syn/reset_1_i_1_n_0
    SLICE_X110Y104       FDPE                                         f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=553, routed)         0.996     0.998    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X110Y104       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_1_reg/C
                         clock pessimism             -0.260     0.738    
    SLICE_X110Y104       FDPE (Remov_fdpe_C_PRE)     -0.095     0.643    base_i/DVI_Transmitter_0/inst/reset_syn/reset_1_reg
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.815    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  isp_pclk_base_clk_wiz_0_0
  To Clock:  isp_pclk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[29][40]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 0.484ns (7.902%)  route 5.641ns (92.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 9.616 - 8.333 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.462     1.464    base_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X69Y46         FDRE                                         r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y46         FDRE (Prop_fdre_C_Q)         0.379     1.843 r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=34, routed)          2.521     4.364    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/rst_n
    SLICE_X106Y15        LUT3 (Prop_lut3_I1_O)        0.105     4.469 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp[0][31]_i_2/O
                         net (fo=2143, routed)        3.120     7.589    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/s_hist_equ_en_reg
    SLICE_X85Y75         FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[29][40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.281     9.616    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X85Y75         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[29][40]/C
                         clock pessimism              0.000     9.616    
                         clock uncertainty           -0.065     9.551    
    SLICE_X85Y75         FDCE (Recov_fdce_C_CLR)     -0.331     9.220    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[29][40]
  -------------------------------------------------------------------
                         required time                          9.220    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[29][44]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 0.484ns (7.902%)  route 5.641ns (92.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 9.616 - 8.333 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.462     1.464    base_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X69Y46         FDRE                                         r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y46         FDRE (Prop_fdre_C_Q)         0.379     1.843 r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=34, routed)          2.521     4.364    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/rst_n
    SLICE_X106Y15        LUT3 (Prop_lut3_I1_O)        0.105     4.469 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp[0][31]_i_2/O
                         net (fo=2143, routed)        3.120     7.589    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/s_hist_equ_en_reg
    SLICE_X85Y75         FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[29][44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.281     9.616    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X85Y75         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[29][44]/C
                         clock pessimism              0.000     9.616    
                         clock uncertainty           -0.065     9.551    
    SLICE_X85Y75         FDCE (Recov_fdce_C_CLR)     -0.331     9.220    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[29][44]
  -------------------------------------------------------------------
                         required time                          9.220    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[29][45]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 0.484ns (7.902%)  route 5.641ns (92.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 9.616 - 8.333 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.462     1.464    base_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X69Y46         FDRE                                         r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y46         FDRE (Prop_fdre_C_Q)         0.379     1.843 r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=34, routed)          2.521     4.364    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/rst_n
    SLICE_X106Y15        LUT3 (Prop_lut3_I1_O)        0.105     4.469 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp[0][31]_i_2/O
                         net (fo=2143, routed)        3.120     7.589    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/s_hist_equ_en_reg
    SLICE_X85Y75         FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[29][45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.281     9.616    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X85Y75         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[29][45]/C
                         clock pessimism              0.000     9.616    
                         clock uncertainty           -0.065     9.551    
    SLICE_X85Y75         FDCE (Recov_fdce_C_CLR)     -0.331     9.220    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[29][45]
  -------------------------------------------------------------------
                         required time                          9.220    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[29][46]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 0.484ns (7.902%)  route 5.641ns (92.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 9.616 - 8.333 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.462     1.464    base_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X69Y46         FDRE                                         r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y46         FDRE (Prop_fdre_C_Q)         0.379     1.843 r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=34, routed)          2.521     4.364    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/rst_n
    SLICE_X106Y15        LUT3 (Prop_lut3_I1_O)        0.105     4.469 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp[0][31]_i_2/O
                         net (fo=2143, routed)        3.120     7.589    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/s_hist_equ_en_reg
    SLICE_X85Y75         FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[29][46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.281     9.616    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X85Y75         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[29][46]/C
                         clock pessimism              0.000     9.616    
                         clock uncertainty           -0.065     9.551    
    SLICE_X85Y75         FDCE (Recov_fdce_C_CLR)     -0.331     9.220    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[29][46]
  -------------------------------------------------------------------
                         required time                          9.220    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[29][5]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 0.484ns (7.900%)  route 5.642ns (92.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 9.621 - 8.333 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.462     1.464    base_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X69Y46         FDRE                                         r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y46         FDRE (Prop_fdre_C_Q)         0.379     1.843 r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=34, routed)          2.521     4.364    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/rst_n
    SLICE_X106Y15        LUT3 (Prop_lut3_I1_O)        0.105     4.469 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp[0][31]_i_2/O
                         net (fo=2143, routed)        3.122     7.590    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/s_hist_equ_en_reg
    SLICE_X84Y70         FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[29][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.286     9.621    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X84Y70         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[29][5]/C
                         clock pessimism              0.000     9.621    
                         clock uncertainty           -0.065     9.556    
    SLICE_X84Y70         FDCE (Recov_fdce_C_CLR)     -0.331     9.225    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[29][5]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg[7][29]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 0.552ns (8.912%)  route 5.642ns (91.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 9.838 - 8.333 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.550     1.552    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X50Y101        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.433     1.985 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/Q
                         net (fo=29, routed)          2.018     4.003    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/s_2dnr_en
    SLICE_X67Y73         LUT3 (Prop_lut3_I2_O)        0.119     4.122 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/p_t1[9][8]_i_1/O
                         net (fo=3796, routed)        3.624     7.746    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/rst_n_0
    SLICE_X95Y142        FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg[7][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.503     9.838    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/pclk
    SLICE_X95Y142        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg[7][29]/C
                         clock pessimism              0.111     9.949    
                         clock uncertainty           -0.065     9.884    
    SLICE_X95Y142        FDCE (Recov_fdce_C_CLR)     -0.500     9.384    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg[7][29]
  -------------------------------------------------------------------
                         required time                          9.384    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg[7][30]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 0.552ns (8.912%)  route 5.642ns (91.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 9.838 - 8.333 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.550     1.552    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X50Y101        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.433     1.985 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/Q
                         net (fo=29, routed)          2.018     4.003    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/s_2dnr_en
    SLICE_X67Y73         LUT3 (Prop_lut3_I2_O)        0.119     4.122 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/p_t1[9][8]_i_1/O
                         net (fo=3796, routed)        3.624     7.746    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/rst_n_0
    SLICE_X95Y142        FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg[7][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.503     9.838    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/pclk
    SLICE_X95Y142        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg[7][30]/C
                         clock pessimism              0.111     9.949    
                         clock uncertainty           -0.065     9.884    
    SLICE_X95Y142        FDCE (Recov_fdce_C_CLR)     -0.500     9.384    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg[7][30]
  -------------------------------------------------------------------
                         required time                          9.384    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg[7][32]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 0.552ns (8.912%)  route 5.642ns (91.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 9.838 - 8.333 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.550     1.552    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X50Y101        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.433     1.985 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/Q
                         net (fo=29, routed)          2.018     4.003    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/s_2dnr_en
    SLICE_X67Y73         LUT3 (Prop_lut3_I2_O)        0.119     4.122 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/p_t1[9][8]_i_1/O
                         net (fo=3796, routed)        3.624     7.746    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/rst_n_0
    SLICE_X95Y142        FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg[7][32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.503     9.838    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/pclk
    SLICE_X95Y142        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg[7][32]/C
                         clock pessimism              0.111     9.949    
                         clock uncertainty           -0.065     9.884    
    SLICE_X95Y142        FDCE (Recov_fdce_C_CLR)     -0.500     9.384    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg[7][32]
  -------------------------------------------------------------------
                         required time                          9.384    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg[8][25]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 0.552ns (8.912%)  route 5.642ns (91.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 9.838 - 8.333 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.550     1.552    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X50Y101        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.433     1.985 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/Q
                         net (fo=29, routed)          2.018     4.003    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/s_2dnr_en
    SLICE_X67Y73         LUT3 (Prop_lut3_I2_O)        0.119     4.122 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/p_t1[9][8]_i_1/O
                         net (fo=3796, routed)        3.624     7.746    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/rst_n_0
    SLICE_X95Y142        FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg[8][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.503     9.838    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/pclk
    SLICE_X95Y142        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg[8][25]/C
                         clock pessimism              0.111     9.949    
                         clock uncertainty           -0.065     9.884    
    SLICE_X95Y142        FDCE (Recov_fdce_C_CLR)     -0.500     9.384    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg[8][25]
  -------------------------------------------------------------------
                         required time                          9.384    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[16][55]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 0.484ns (7.905%)  route 5.639ns (92.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 9.621 - 8.333 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.462     1.464    base_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X69Y46         FDRE                                         r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y46         FDRE (Prop_fdre_C_Q)         0.379     1.843 r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=34, routed)          2.521     4.364    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/rst_n
    SLICE_X106Y15        LUT3 (Prop_lut3_I1_O)        0.105     4.469 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp[0][31]_i_2/O
                         net (fo=2143, routed)        3.118     7.587    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/s_hist_equ_en_reg
    SLICE_X85Y70         FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[16][55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.286     9.621    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X85Y70         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[16][55]/C
                         clock pessimism              0.000     9.621    
                         clock uncertainty           -0.065     9.556    
    SLICE_X85Y70         FDCE (Recov_fdce_C_CLR)     -0.331     9.225    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[16][55]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  1.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[1]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.250ns (13.666%)  route 1.579ns (86.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.608     0.610    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X98Y13         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13         FDRE (Prop_fdre_C_Q)         0.148     0.758 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/Q
                         net (fo=27, routed)          0.274     1.031    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/s_yuv444to422_en
    SLICE_X98Y14         LUT3 (Prop_lut3_I0_O)        0.102     1.133 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6/O
                         net (fo=19, routed)          1.306     2.439    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6_n_0
    SLICE_X95Y7          FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.096     1.098    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.154 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.291     1.446    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.475 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=573, routed)         0.880     2.355    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/CLK
    SLICE_X95Y7          FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[1]/C
                         clock pessimism              0.000     2.355    
    SLICE_X95Y7          FDCE (Remov_fdce_C_CLR)     -0.160     2.195    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[2]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.250ns (13.666%)  route 1.579ns (86.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.608     0.610    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X98Y13         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13         FDRE (Prop_fdre_C_Q)         0.148     0.758 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/Q
                         net (fo=27, routed)          0.274     1.031    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/s_yuv444to422_en
    SLICE_X98Y14         LUT3 (Prop_lut3_I0_O)        0.102     1.133 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6/O
                         net (fo=19, routed)          1.306     2.439    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6_n_0
    SLICE_X95Y7          FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.096     1.098    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.154 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.291     1.446    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.475 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=573, routed)         0.880     2.355    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/CLK
    SLICE_X95Y7          FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[2]/C
                         clock pessimism              0.000     2.355    
    SLICE_X95Y7          FDCE (Remov_fdce_C_CLR)     -0.160     2.195    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[4]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.250ns (13.666%)  route 1.579ns (86.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.608     0.610    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X98Y13         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13         FDRE (Prop_fdre_C_Q)         0.148     0.758 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/Q
                         net (fo=27, routed)          0.274     1.031    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/s_yuv444to422_en
    SLICE_X98Y14         LUT3 (Prop_lut3_I0_O)        0.102     1.133 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6/O
                         net (fo=19, routed)          1.306     2.439    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6_n_0
    SLICE_X95Y7          FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.096     1.098    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.154 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.291     1.446    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.475 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=573, routed)         0.880     2.355    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/CLK
    SLICE_X95Y7          FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[4]/C
                         clock pessimism              0.000     2.355    
    SLICE_X95Y7          FDCE (Remov_fdce_C_CLR)     -0.160     2.195    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[5]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.250ns (13.666%)  route 1.579ns (86.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.608     0.610    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X98Y13         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13         FDRE (Prop_fdre_C_Q)         0.148     0.758 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/Q
                         net (fo=27, routed)          0.274     1.031    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/s_yuv444to422_en
    SLICE_X98Y14         LUT3 (Prop_lut3_I0_O)        0.102     1.133 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6/O
                         net (fo=19, routed)          1.306     2.439    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6_n_0
    SLICE_X95Y7          FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.096     1.098    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.154 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.291     1.446    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.475 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=573, routed)         0.880     2.355    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/CLK
    SLICE_X95Y7          FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[5]/C
                         clock pessimism              0.000     2.355    
    SLICE_X95Y7          FDCE (Remov_fdce_C_CLR)     -0.160     2.195    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_reg/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.250ns (13.666%)  route 1.579ns (86.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.608     0.610    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X98Y13         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13         FDRE (Prop_fdre_C_Q)         0.148     0.758 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/Q
                         net (fo=27, routed)          0.274     1.031    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/s_yuv444to422_en
    SLICE_X98Y14         LUT3 (Prop_lut3_I0_O)        0.102     1.133 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6/O
                         net (fo=19, routed)          1.306     2.439    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6_n_0
    SLICE_X95Y7          FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.096     1.098    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.154 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.291     1.446    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.475 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=573, routed)         0.880     2.355    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/CLK
    SLICE_X95Y7          FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_reg/C
                         clock pessimism              0.000     2.355    
    SLICE_X95Y7          FDCE (Remov_fdce_C_CLR)     -0.160     2.195    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/vsync_reg_reg/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.250ns (13.666%)  route 1.579ns (86.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.608     0.610    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X98Y13         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13         FDRE (Prop_fdre_C_Q)         0.148     0.758 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/Q
                         net (fo=27, routed)          0.274     1.031    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/s_yuv444to422_en
    SLICE_X98Y14         LUT3 (Prop_lut3_I0_O)        0.102     1.133 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6/O
                         net (fo=19, routed)          1.306     2.439    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6_n_0
    SLICE_X95Y7          FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.096     1.098    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.154 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.291     1.446    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.475 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=573, routed)         0.880     2.355    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/CLK
    SLICE_X95Y7          FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/vsync_reg_reg/C
                         clock pessimism              0.000     2.355    
    SLICE_X95Y7          FDCE (Remov_fdce_C_CLR)     -0.160     2.195    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[0]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.250ns (13.512%)  route 1.600ns (86.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.608     0.610    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X98Y13         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13         FDRE (Prop_fdre_C_Q)         0.148     0.758 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/Q
                         net (fo=27, routed)          0.274     1.031    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/s_yuv444to422_en
    SLICE_X98Y14         LUT3 (Prop_lut3_I0_O)        0.102     1.133 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6/O
                         net (fo=19, routed)          1.326     2.460    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6_n_0
    SLICE_X95Y8          FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.096     1.098    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.154 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.291     1.446    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.475 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=573, routed)         0.880     2.355    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/CLK
    SLICE_X95Y8          FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[0]/C
                         clock pessimism              0.000     2.355    
    SLICE_X95Y8          FDCE (Remov_fdce_C_CLR)     -0.160     2.195    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[3]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.250ns (13.512%)  route 1.600ns (86.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.608     0.610    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X98Y13         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13         FDRE (Prop_fdre_C_Q)         0.148     0.758 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/Q
                         net (fo=27, routed)          0.274     1.031    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/s_yuv444to422_en
    SLICE_X98Y14         LUT3 (Prop_lut3_I0_O)        0.102     1.133 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6/O
                         net (fo=19, routed)          1.326     2.460    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6_n_0
    SLICE_X95Y8          FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.096     1.098    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.154 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.291     1.446    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.475 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=573, routed)         0.880     2.355    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/CLK
    SLICE_X95Y8          FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[3]/C
                         clock pessimism              0.000     2.355    
    SLICE_X95Y8          FDCE (Remov_fdce_C_CLR)     -0.160     2.195    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[6]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.250ns (13.512%)  route 1.600ns (86.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.608     0.610    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X98Y13         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13         FDRE (Prop_fdre_C_Q)         0.148     0.758 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/Q
                         net (fo=27, routed)          0.274     1.031    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/s_yuv444to422_en
    SLICE_X98Y14         LUT3 (Prop_lut3_I0_O)        0.102     1.133 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6/O
                         net (fo=19, routed)          1.326     2.460    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6_n_0
    SLICE_X95Y8          FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.096     1.098    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.154 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.291     1.446    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.475 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=573, routed)         0.880     2.355    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/CLK
    SLICE_X95Y8          FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[6]/C
                         clock pessimism              0.000     2.355    
    SLICE_X95Y8          FDCE (Remov_fdce_C_CLR)     -0.160     2.195    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[7]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.250ns (13.512%)  route 1.600ns (86.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       0.608     0.610    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X98Y13         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13         FDRE (Prop_fdre_C_Q)         0.148     0.758 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/Q
                         net (fo=27, routed)          0.274     1.031    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/s_yuv444to422_en
    SLICE_X98Y14         LUT3 (Prop_lut3_I0_O)        0.102     1.133 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6/O
                         net (fo=19, routed)          1.326     2.460    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6_n_0
    SLICE_X95Y8          FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20057, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15320, routed)       1.096     1.098    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.154 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.291     1.446    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.475 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=573, routed)         0.880     2.355    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/CLK
    SLICE_X95Y8          FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[7]/C
                         clock pessimism              0.000     2.355    
    SLICE_X95Y8          FDCE (Remov_fdce_C_CLR)     -0.160     2.195    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.265    





