library ieee;
use ieee.std_logic_1164.all;

entity fulladder is
port (cin, a, b: in std_logic;
		cout, sum: out std_logic);
end entity;

architecture bhv of fulladder is
begin
	sum <= (a xor b) xor cin;
	cout <= (a and b) or ((a xor b) and cin);
end architecture;
