# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../intelight.srcs/sources_1/new/register_file.v" \
"../../../../intelight.srcs/sources_1/new/enable_file.v" \
"../../../../intelight.ip_user_files/bd/action_ram/ip/action_ram_Action_RAM_0_0/sim/action_ram_Action_RAM_0_0.v" \
"../../../../intelight.ip_user_files/bd/action_ram/ip/action_ram_cnst_0_4bit_0/sim/action_ram_cnst_0_4bit_0.v" \
"../../../../intelight.ip_user_files/bd/action_ram/ip/action_ram_reg_2bit_0_0/sim/action_ram_reg_2bit_0_0.v" \
"../../../../intelight.ip_user_files/bd/action_ram/ip/action_ram_Action_RAM_2_0/sim/action_ram_Action_RAM_2_0.v" \
"../../../../intelight.ip_user_files/bd/action_ram/ip/action_ram_reg_32bit_0_0/sim/action_ram_reg_32bit_0_0.v" \
"../../../../intelight.ip_user_files/bd/action_ram/ip/action_ram_Action_RAM_3_0/sim/action_ram_Action_RAM_3_0.v" \
"../../../../intelight.ip_user_files/bd/action_ram/ip/action_ram_decoder_0_0/sim/action_ram_decoder_0_0.v" \
"../../../../intelight.ip_user_files/bd/action_ram/ip/action_ram_cnst_1_1bit_0/sim/action_ram_cnst_1_1bit_0.v" \
"../../../../intelight.ip_user_files/bd/action_ram/ip/action_ram_Action_RAM_1_0/sim/action_ram_Action_RAM_1_0.v" \
"../../../../intelight.ip_user_files/bd/action_ram/ip/action_ram_reg_32bit_0_1/sim/action_ram_reg_32bit_0_1.v" \
"../../../../intelight.ip_user_files/bd/action_ram/sim/action_ram.v" \
"../../../../intelight.gen/sources_1/bd/action_ram/hdl/action_ram_wrapper.v" \
"../../../../intelight.srcs/sim_1/new/action_ram_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
