// Seed: 1620887390
module module_0;
  wor id_1 = 1 | 1'h0;
  supply0 id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    module_1,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = 1 == 1;
  assign id_4[1'b0] = id_3;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  initial begin
    id_1 <= 1;
    wait (1);
    assert (1);
  end
  nor (id_1, id_2, id_3, id_4);
  module_0();
endmodule
