Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.22-s017_1, built Sun Apr 01 2018
Options: 
Date:    Thu Nov 08 10:53:21 2018
Host:    sx4 (x86_64 w/Linux 2.6.18-417.el5) (4cores*16cpus*2physical cpus*Intel(R) Xeon(R) CPU X5560 @ 2.80GHz 8192KB) (41174424KB)
OS:      CentOS release 5.11 (Final)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (11 seconds elapsed).

WARNING: This version of the tool is 221 days old.
@genus:root: 1> source synthesize_single_run_mmmc.tcl
Sourcing './synthesize_single_run_mmmc.tcl' (Thu Nov 08 10:53:39 CET 2018)...
#@ Begin verbose source synthesize_single_run_mmmc.tcl
@file(synthesize_single_run_mmmc.tcl) 4: set DESIGN_PATH { /Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/src}
@file(synthesize_single_run_mmmc.tcl) 6: set DESIGN_FILES { raifes_dtm.v }
@file(synthesize_single_run_mmmc.tcl) 8: set LIB_PATH /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout/
@file(synthesize_single_run_mmmc.tcl) 9: set LEF_FILE L035dc.lef
@file(synthesize_single_run_mmmc.tcl) 11: set RESULT_DIR {results}
@file(synthesize_single_run_mmmc.tcl) 12: set REPORT_DIR {reports}
@file(synthesize_single_run_mmmc.tcl) 13: set TOP_CELL_NAME raifes_dtm
@file(synthesize_single_run_mmmc.tcl) 15: set_db / .information_level 8
  Setting attribute of root '/': 'information_level' = 8
@file(synthesize_single_run_mmmc.tcl) 20: read_mmmc ./MMMC.tcl
Sourcing './MMMC.tcl' (Thu Nov 08 10:53:39 CET 2018)...
#@ Begin verbose source MMMC.tcl
@file(MMMC.tcl) 8: create_library_set -name slow_ss_lib \
    -timing { /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib }
@file(MMMC.tcl) 12: create_timing_condition -name slow_ss_timing \
    -opcond c4 \
	-opcond_library l035_db \
    -library_sets { slow_ss_lib }
@file(MMMC.tcl) 16: create_timing_condition -name fast_ff_timing \
    -opcond c1 \
    -opcond_library l035_db \
    -library_sets { slow_ss_lib }
@file(MMMC.tcl) 20: create_timing_condition -name typical_timing \
    -opcond c0 \
	-opcond_library l035_db \
    -library_sets { slow_ss_lib }
@file(MMMC.tcl) 25: 	
@file(MMMC.tcl) 27: create_rc_corner -name rc_corner_slow \
	-temperature 150.0 \
    -cap_table /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap \
    -pre_route_res 1.0 \
    -pre_route_cap 1.0 \
    -pre_route_clock_res 0.0 \
    -pre_route_clock_cap 0.0 \
    -post_route_res {1.0 1.0 1.0} \
    -post_route_cap {1.0 1.0 1.0} \
    -post_route_cross_cap {1.0 1.0 1.0} \
    -post_route_clock_res {1.0 1.0 1.0} \
    -post_route_clock_cap {1.0 1.0 1.0}
@file(MMMC.tcl) 39: 	
@file(MMMC.tcl) 40: create_rc_corner -name rc_corner_typ \
	-temperature 25.0 \
    -cap_table /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap \
    -pre_route_res 1.0 \
    -pre_route_cap 1.0 \
    -pre_route_clock_res 0.0 \
    -pre_route_clock_cap 0.0 \
    -post_route_res {1.0 1.0 1.0} \
    -post_route_cap {1.0 1.0 1.0} \
    -post_route_cross_cap {1.0 1.0 1.0} \
    -post_route_clock_res {1.0 1.0 1.0} \
    -post_route_clock_cap {1.0 1.0 1.0}
@file(MMMC.tcl) 52: 	
@file(MMMC.tcl) 53: create_rc_corner -name rc_corner_fast \
	-temperature -40 \
    -cap_table /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap \
    -pre_route_res 1.0 \
    -pre_route_cap 1.0 \
    -pre_route_clock_res 0.0 \
    -pre_route_clock_cap 0.0 \
    -post_route_res {1.0 1.0 1.0} \
    -post_route_cap {1.0 1.0 1.0} \
    -post_route_cross_cap {1.0 1.0 1.0} \
    -post_route_clock_res {1.0 1.0 1.0} \
    -post_route_clock_cap {1.0 1.0 1.0}
@file(MMMC.tcl) 68: create_delay_corner -name slow_ss_delay \
    -early_timing_condition { slow_ss_timing } \
    -late_timing_condition { slow_ss_timing } \
    -early_rc_corner rc_corner_slow \
    -late_rc_corner rc_corner_slow
@file(MMMC.tcl) 73: create_delay_corner -name fast_ff_delay \
    -early_timing_condition { fast_ff_timing } \
    -late_timing_condition { fast_ff_timing } \
    -early_rc_corner rc_corner_fast \
    -late_rc_corner rc_corner_fast
@file(MMMC.tcl) 78: create_delay_corner -name typical_delay \
    -early_timing_condition { typical_timing } \
    -late_timing_condition { typical_timing } \
    -early_rc_corner rc_corner_typ \
    -late_rc_corner rc_corner_typ
@file(MMMC.tcl) 85: create_constraint_mode -name timing_constraints \
    -sdc_files { ./timing_constraints.tcl }
            Reading file '/Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/synGENUS/timing_constraints.tcl'
@file(MMMC.tcl) 89: create_analysis_view -name slow_ss \
    -constraint_mode timing_constraints \
    -delay_corner slow_ss_delay
@file(MMMC.tcl) 92: create_analysis_view -name fast_ff \
    -constraint_mode timing_constraints \
    -delay_corner fast_ff_delay
@file(MMMC.tcl) 95: create_analysis_view -name typical \
    -constraint_mode timing_constraints \
    -delay_corner typical_delay
@file(MMMC.tcl) 100: set_analysis_view -setup { slow_ss } \
                  -hold  { fast_ff }

Threads Configured:3
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib, Line 131)
        : Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'INVXL' is not defined in the library. (File /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'INV2' is not defined in the library. (File /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'INV' is not defined in the library. (File /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'INV3' is not defined in the library. (File /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'INV4' is not defined in the library. (File /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'INV5' is not defined in the library. (File /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'BF' is not defined in the library. (File /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'BF2' is not defined in the library. (File /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'BF3' is not defined in the library. (File /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'BF4' is not defined in the library. (File /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'BF5' is not defined in the library. (File /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'BF8' is not defined in the library. (File /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND2XL' is not defined in the library. (File /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND2' is not defined in the library. (File /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND22' is not defined in the library. (File /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND3XL' is not defined in the library. (File /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND3' is not defined in the library. (File /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND4XL' is not defined in the library. (File /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND4' is not defined in the library. (File /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND21OXL' is not defined in the library. (File /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'O' for the cell 'HOLD'. (File /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib, Line 49497)

  Message Summary for Library L035dc.lib:
  ***************************************
  Could not find an attribute in the library. [LBR-436]: 153
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  ***************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 3.300000, 25.000000) in library 'L035dc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'TLATX3'
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLD/O' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:slow_ss_timing'.
#@ End verbose source MMMC.tcl
@file(synthesize_single_run_mmmc.tcl) 21: read_physical -lef /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout/L035dc.lef

  According to lef_library, there are total 4 routing layers [ V(2) / H(2) ]

Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'MTL1' [line 53 in file /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout/L035dc.lef]
        : Check the wire parameter in LEF technology files.
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'MTL2' [line 74 in file /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout/L035dc.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'MTL3' [line 95 in file /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout/L035dc.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'MTL4' [line 116 in file /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout/L035dc.lef]
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'O' in libcell 'EXNORXL'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'O' in libcell 'EXNORXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'O' in libcell 'EXNOR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'O' in libcell 'EXNOR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'O' in libcell 'EXORXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'O' in libcell 'EXORXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'O' in libcell 'EXOR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'O' in libcell 'EXOR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SA' and 'O' in libcell 'MUX21XL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SA' and 'O' in libcell 'MUX21'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S2' and 'O' in libcell 'MUX41XL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'O' in libcell 'MUX41XL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S2' and 'O' in libcell 'MUX41'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'O' in libcell 'MUX41'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'HADD'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HADD'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FADD'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FADD'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FADD'.
  Library has 104 usable logic and 25 usable sequential lib-cells.
@file(synthesize_single_run_mmmc.tcl) 23: set_db / .max_cpus_per_server 8
  Setting attribute of root '/': 'max_cpus_per_server' = 8
@file(synthesize_single_run_mmmc.tcl) 24: set_db / .use_tiehilo_for_const duplicate
  Setting attribute of root '/': 'use_tiehilo_for_const' = duplicate
@file(synthesize_single_run_mmmc.tcl) 25: set_db / .remove_assigns true
  Setting attribute of root '/': 'remove_assigns' = true
@file(synthesize_single_run_mmmc.tcl) 26: set_db / .auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(synthesize_single_run_mmmc.tcl) 29: set_db / .syn_generic_effort high
  Setting attribute of root '/': 'syn_generic_effort' = high
@file(synthesize_single_run_mmmc.tcl) 30: set_db / .syn_map_effort high
  Setting attribute of root '/': 'syn_map_effort' = high
@file(synthesize_single_run_mmmc.tcl) 31: set_db / .syn_opt_effort high
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(synthesize_single_run_mmmc.tcl) 34: set_db / .dp_analytical_opt extreme
  Setting attribute of root '/': 'dp_analytical_opt' = extreme
@file(synthesize_single_run_mmmc.tcl) 37: set_db / .dp_analytical_opt standard
  Setting attribute of root '/': 'dp_analytical_opt' = standard
@file(synthesize_single_run_mmmc.tcl) 39: set_db / .ultra_global_mapping true
Info    : Enabling some advanced optimizations in global mapping. [MAP-128]
        : Setting the 'ultra_global_mapping' attribute to 'true'.
        : Enabling this attribute can potentially improve Qor and increase runtime.
  Setting attribute of root '/': 'ultra_global_mapping' = true
@file(synthesize_single_run_mmmc.tcl) 44: set_db / .hdl_language v2001
  Setting attribute of root '/': 'hdl_language' = v2001
@file(synthesize_single_run_mmmc.tcl) 45: set_db / .init_hdl_search_path $DESIGN_PATH 
  Setting attribute of root '/': 'init_hdl_search_path' =  /Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/src
@file(synthesize_single_run_mmmc.tcl) 46: read_hdl $DESIGN_FILES
            Reading Verilog file '/Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/src/raifes_dtm.v'
            Reading Verilog file '/Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/src/raifes_dmi_constants.vh'
@file(synthesize_single_run_mmmc.tcl) 52: set_db / .hdl_track_filename_row_col true
Info   : Enabled hdl_track_file_row_column attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
  Setting attribute of root '/': 'hdl_track_filename_row_col' = true
@file(synthesize_single_run_mmmc.tcl) 53: set_db / .hdl_preserve_unused_registers true
  Setting attribute of root '/': 'hdl_preserve_unused_registers' = true
@file(synthesize_single_run_mmmc.tcl) 58: elaborate
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'raifes_dtm' from file '/Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/src/raifes_dtm.v'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'dmi_dm_busy' is not used in module 'raifes_dtm' in file '/Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/src/raifes_dtm.v' on line 55.
        : The value of the input port is not used within the design.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 72 in the file '/Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/src/raifes_dtm.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 72 in the file '/Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/src/raifes_dtm.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 98 in the file '/Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/src/raifes_dtm.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 98 in the file '/Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/src/raifes_dtm.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 133 in the file '/Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/src/raifes_dtm.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 133 in the file '/Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/src/raifes_dtm.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 142 in the file '/Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/src/raifes_dtm.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 142 in the file '/Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/src/raifes_dtm.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 151 in the file '/Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/src/raifes_dtm.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 151 in the file '/Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/src/raifes_dtm.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=3 Z=1) at line 171 in the file '/Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/src/raifes_dtm.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=3 Z=1) at line 171 in the file '/Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/src/raifes_dtm.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'raifes_dtm'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
        Computing net loads.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            11             19                                      elaborate
@file(synthesize_single_run_mmmc.tcl) 59: write_hdl -generic > ./${RESULT_DIR}/elaborated_${TOP_CELL_NAME}.v
@file(synthesize_single_run_mmmc.tcl) 61: set_dont_use TLATX3 false
Warning : Relaxing an attribute value in the library. [LBR-39]
        : Overriding the avoid (ie. dont_use) attribute for library-cell 'TLATX3'.
        : Relaxing one of the library's attribute value (e.g. a library-cell's dont_use or dont_touch attribute) should be done with caution.
@file(synthesize_single_run_mmmc.tcl) 67: init_design 
Started checking and loading power intent for design raifes_dtm...
==================================================================
No power intent for design 'raifes_dtm'.
Completed checking and loading power intent for design raifes_dtm (runtime 0.00s).
==================================================================================
#
# Reading SDC ./timing_constraints.tcl for view:slow_ss (constraint_mode:timing_constraints)
#
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock|port|inst|hinst|pin|hpin' named 'TSTCLK' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '41' of the SDC file './timing_constraints.tcl': set_clock_uncertainty -setup $CLK_SETUP_UNCERT TSTCLK.
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock|port|inst|hinst|pin|hpin' named 'TSTCLK' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '42' of the SDC file './timing_constraints.tcl': set_clock_uncertainty -hold $CLK_HOLD_UNCERT TSTCLK.
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '45' of the SDC file './timing_constraints.tcl'  cannot find any ports named 'reset'
        : Use the 'vcd' and 'vls' commands to browse the virtual directories to find the object because the specified name and/or location does not exist.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|hpin|hnet' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '45' of the SDC file './timing_constraints.tcl': set_ideal_network [get_ports reset].
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "current_design"           - successful      2 , failed      0 (runtime  0.00)
 "get_clocks"               - successful     78 , failed      0 (runtime  0.00)
 "get_ports"                - successful     79 , failed      1 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      2 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_ideal_network"        - successful      0 , failed      1 (runtime  0.00)
 "set_input_delay"          - successful     36 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_max_capacitance"      - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful     42 , failed      0 (runtime  0.00)
 "set_units"                - successful      1 , failed      0 (runtime  0.00)
Warning : Total failed commands during read_sdc are 4
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
Total runtime 0

  According to cap_table_file, there are total 4 routing layers [ V(2) / H(2) ]


  According to cap_table_file, there are total 4 routing layers [ V(2) / H(2) ]


  According to cap_table_file, there are total 4 routing layers [ V(2) / H(2) ]


  According to cap_table_file, there are total 4 routing layers [ V(2) / H(2) ]

  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(synthesize_single_run_mmmc.tcl) 69: syn_generic
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'mux_dmi_en_98_11', 'mux_dmi_wen_98_11'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 10 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'mux_77_42', 'mux_78_40', 'mux_79_40', 'mux_81_40', 'mux_82_40', 
'mux_83_40', 'mux_84_40', 'mux_85_40', 'mux_86_41', 'mux_87_41'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 3.50 ohm (from cap_table_file)
Site size           : 14.64 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000236  
M2              V         1.00        0.000228  
M3              H         1.00        0.000244  
M4              V         1.00        0.000241  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.125000  
M2              V         1.00         0.125000  
M3              H         1.00         0.093750  
M4              V         1.00         0.025694  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
MTL1            H         0.00         0.480000  
MTL2            V         1.00         0.480000  
MTL3            H         1.00         0.640000  
MTL4            V         1.00         1.440000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'raifes_dtm' to generic gates using 'high' effort.
  Setting attribute of design 'raifes_dtm': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:41 (Nov08) |  212.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 3.50 ohm (from cap_table_file)
Site size           : 14.64 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000236  
M2              V         1.00        0.000228  
M3              H         1.00        0.000244  
M4              V         1.00        0.000241  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.125000  
M2              V         1.00         0.125000  
M3              H         1.00         0.093750  
M4              V         1.00         0.025694  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
MTL1            H         0.00         0.480000  
MTL2            V         1.00         0.480000  
MTL3            H         1.00         0.640000  
MTL4            V         1.00         1.440000  

Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'raifes_dtm'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'raifes_dtm'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'raifes_dtm'.
      Removing temporary intermediate hierarchies under raifes_dtm
              Optimizing muxes in design 'raifes_dtm'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 3.50 ohm (from cap_table_file)
Site size           : 14.64 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000236  
M2              V         1.00        0.000228  
M3              H         1.00        0.000244  
M4              V         1.00        0.000241  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.125000  
M2              V         1.00         0.125000  
M3              H         1.00         0.093750  
M4              V         1.00         0.025694  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
MTL1            H         0.00         0.480000  
MTL2            V         1.00         0.480000  
MTL3            H         1.00         0.640000  
MTL4            V         1.00         1.440000  

Mapper: Libraries have:
	domain slow_ss_timing: 104 combo usable cells and 25 sequential usable cells
      Mapping 'raifes_dtm'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) raifes_dtm...
            Starting partial collapsing (xors only) raifes_dtm
            Finished partial collapsing.
            Starting partial collapsing  raifes_dtm
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) raifes_dtm
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 16 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'SYSCLK' target slack:   513 ps
Target path end-point (Port: raifes_dtm/dmi_addr[0])

             Pin                        Type         Fanout  Load  Arrival   
                                       (Domain)              (fF)    (ps)    
-----------------------------------------------------------------------------
(clock SYSCLK)                 <<<  launch                           33000 F 
dmi_addr_reg[0]/clk                                                          
dmi_addr_reg[0]/q              (u)  unmapped_d_flop       3 1152.8           
dmi_addr[0]                    <<<  interconnect                             
                                    out port                                 
(timing_constraints.t_line_99)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock SYSCLK)                      capture                          66000 R 
                                    uncertainty                              
-----------------------------------------------------------------------------
Cost Group   : 'SYSCLK' (path_group 'SYSCLK')
Start-point  : dmi_addr_reg[0]/clk
End-point    : dmi_addr[0]
Analysis View: slow_ss

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 12644ps.
 
PBS_Generic_Opt-Post - Elapsed_Time 3, CPU_Time 3.6203079999999996
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:41 (Nov08) |  212.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:03(00:00:03) | 100.0(100.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:41 (Nov08) |  212.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:03(00:00:03) | 100.0(100.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       588    108828       212
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       792     90645       212
##>G:Misc                               3
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        3
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'raifes_dtm' to generic gates.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             4              4                                      syn_generic
@file(synthesize_single_run_mmmc.tcl) 70: write_hdl -generic > ./${RESULT_DIR}/${TOP_CELL_NAME}.generic
@file(synthesize_single_run_mmmc.tcl) 72: syn_map 
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 3.50 ohm (from cap_table_file)
Site size           : 14.64 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000236  
M2              V         1.00        0.000228  
M3              H         1.00        0.000244  
M4              V         1.00        0.000241  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.125000  
M2              V         1.00         0.125000  
M3              H         1.00         0.093750  
M4              V         1.00         0.025694  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
MTL1            H         0.00         0.480000  
MTL2            V         1.00         0.480000  
MTL3            H         1.00         0.640000  
MTL4            V         1.00         1.440000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'raifes_dtm' using 'high' effort.
Mapper: Libraries have:
	domain slow_ss_timing: 104 combo usable cells and 25 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:41 (Nov08) |  212.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:03(00:00:03) | 100.0(100.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:41 (Nov08) |  212.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:03(00:00:03) | 100.0(100.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 3.50 ohm (from cap_table_file)
Site size           : 14.64 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000236  
M2              V         1.00        0.000228  
M3              H         1.00        0.000244  
M4              V         1.00        0.000241  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.125000  
M2              V         1.00         0.125000  
M3              H         1.00         0.093750  
M4              V         1.00         0.025694  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
MTL1            H         0.00         0.480000  
MTL2            V         1.00         0.480000  
MTL3            H         1.00         0.640000  
MTL4            V         1.00         1.440000  

Mapper: Libraries have:
	domain slow_ss_timing: 104 combo usable cells and 25 sequential usable cells
      Mapping 'raifes_dtm'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) raifes_dtm...
          Done structuring (delay-based) raifes_dtm
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 16 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'SYSCLK' target slack:   513 ps
Target path end-point (Port: raifes_dtm/dmi_addr[0])

             Pin                        Type         Fanout  Load  Arrival   
                                       (Domain)              (fF)    (ps)    
-----------------------------------------------------------------------------
(clock SYSCLK)                 <<<  launch                           33000 F 
dmi_addr_reg[0]/clk                                                          
dmi_addr_reg[0]/q              (u)  unmapped_d_flop       3 1152.8           
dmi_addr[0]                    <<<  interconnect                             
                                    out port                                 
(timing_constraints.t_line_99)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock SYSCLK)                      capture                          66000 R 
                                    uncertainty                              
-----------------------------------------------------------------------------
Cost Group   : 'SYSCLK' (path_group 'SYSCLK')
Start-point  : dmi_addr_reg[0]/clk
End-point    : dmi_addr[0]
Analysis View: slow_ss

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 12644ps.
 
          Restructuring (delay-based) raifes_dtm...
          Done restructuring (delay-based) raifes_dtm
        Optimizing component raifes_dtm...
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 16 CPUs usable)
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 16 CPUs usable)
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
             Pin                      Type       Fanout Load Slew  Delay Arrival   
                                     (Domain)           (fF) (ps)  (ps)    (ps)    
-----------------------------------------------------------------------------------
(clock SYSCLK)                      launch                                     0 R 
(timing_constraints.t_line_51)      ext delay                     +10000   10000 F 
tdi                                 in port           1 35.5 2500     +0   10000 F 
g8250/A                                                               +0   10000   
g8250/O                             INV2(0)           2 52.6  733   +997   10997 R 
g7876/A                                                               +0   10997   
g7876/O                             OR222AXL(0)       1 25.0 1160   +627   11624 F 
tdo_r_reg/D1                   <<<  DFMH(0)                           +0   11624   
tdo_r_reg/C                         setup                       0  +1670   13294 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock SYSCLK)                      capture                                33000 F 
                                    uncertainty                    -5000   28000 F 
-----------------------------------------------------------------------------------
Cost Group   : 'SYSCLK' (path_group 'SYSCLK')
Timing slack :   14706ps 
Start-point  : tdi
End-point    : tdo_r_reg/D1
Analysis View: slow_ss

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map               151885        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        SYSCLK               513    14706             33000     (launch clock period: 66000)

 
Global incremental target info
==============================
Cost Group 'SYSCLK' target slack:   353 ps
Target path end-point (Port: raifes_dtm/dmi_addr[0])

             Pin                       Type       Fanout  Load  Arrival   
                                      (Domain)            (fF)    (ps)    
--------------------------------------------------------------------------
(clock SYSCLK)                 <<<  launch                        33000 F 
dmi_addr_reg[0]/C                                                         
dmi_addr_reg[0]/Q                   DFMH(0)            1   38.8           
g8247/A                                                                   
g8247/O                             BF5(0)             2 1135.4           
dmi_addr[0]                    <<<  interconnect                          
                                    out port                              
(timing_constraints.t_line_99)      ext delay                             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock SYSCLK)                      capture                       66000 R 
                                    uncertainty                           
--------------------------------------------------------------------------
Cost Group   : 'SYSCLK' (path_group 'SYSCLK')
Start-point  : dmi_addr_reg[0]/C
End-point    : dmi_addr[0]
Analysis View: slow_ss

The global mapper estimates a slack for this path of 12673ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
             Pin                      Type       Fanout Load Slew  Delay Arrival   
                                     (Domain)           (fF) (ps)  (ps)    (ps)    
-----------------------------------------------------------------------------------
(clock SYSCLK)                      launch                                     0 R 
(timing_constraints.t_line_51)      ext delay                     +10000   10000 F 
tdi                                 in port           1 27.7 2500     +0   10000 F 
g8250/A                                                               +0   10000   
g8250/O                             INV(0)            2 44.8 1010  +1108   11108 R 
g7876/C                                                               +0   11108   
g7876/O                             OR222AXL(0)       1 25.0 1110   +731   11839 F 
tdo_r_reg/D1                   <<<  DFMH(0)                           +0   11839   
tdo_r_reg/C                         setup                       0  +1654   13493 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock SYSCLK)                      capture                                33000 F 
                                    uncertainty                    -5000   28000 F 
-----------------------------------------------------------------------------------
Cost Group   : 'SYSCLK' (path_group 'SYSCLK')
Timing slack :   14507ps 
Start-point  : tdi
End-point    : tdo_r_reg/D1
Analysis View: slow_ss

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr              144662        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        SYSCLK               353    14507             33000     (launch clock period: 66000)


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
Info    : Relaxed some design requirements on sequential instances to run synthesis successfully. [MAP-32]
        : One or more of the following design requirements relaxed on 47 sequential instance(s): map_prefer_non_inverted_clock_line.
Synthesis requirements have been relaxed on the following sequential instance(s):
'tdo_r_reg (map_prefer_non_inverted_clock_line)', 
'IR_reg[2] (map_prefer_non_inverted_clock_line)', 
'IR_reg[1] (map_prefer_non_inverted_clock_line)', 
'IR_reg[3] (map_prefer_non_inverted_clock_line)', 
'IR_reg[4] (map_prefer_non_inverted_clock_line)', 
'IR_reg[0] (map_prefer_non_inverted_clock_line)', 
'dmi_en_reg (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[9] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[10] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[21] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[2] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[8] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[6] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[4] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[5] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[20] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[28] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[30] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[23] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[1] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[13] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[12] (map_prefer_non_inverted_clock_line)', 
'dmi_addr_reg[5] (map_prefer_non_inverted_clock_line)', 
'dmi_addr_reg[6] (map_prefer_non_inverted_clock_line)', 
'dmi_addr_reg[1] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[25] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[24] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[27] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[3] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[7] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[11] (map_prefer_non_inverted_clock_line)', 
'dmi_addr_reg[0] (map_prefer_non_inverted_clock_line)', 
'dmi_addr_reg[4] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[15] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[22] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[26] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[31] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[17] (map_prefer_non_inverted_clock_line)', 
'dmi_wen_reg (map_prefer_non_inverted_clock_line)', 
'dmi_addr_reg[3] (map_prefer_non_inverted_clock_line)', 
'dmi_addr_reg[2] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[29] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[0] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[14] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[19] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[18] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[16] (map_prefer_non_inverted_clock_line)' 
        : To see the list of relaxed sequential instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
PBS_Techmap-Global Mapping - Elapsed_Time 2, CPU_Time 1.8934979999999992
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:41 (Nov08) |  212.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:03(00:00:03) |  65.7( 60.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:01(00:00:02) |  34.3( 40.0) |   10:53:46 (Nov08) |  238.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/raifes_dtm/fv_map.fv.json' for netlist 'fv/raifes_dtm/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/raifes_dtm/rtl_to_fv_map.do'.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:41 (Nov08) |  212.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:03(00:00:03) |  55.6( 50.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:01(00:00:02) |  29.1( 33.3) |   10:53:46 (Nov08) |  238.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:17) |  00:00:01(00:00:01) |  15.4( 16.7) |   10:53:47 (Nov08) |  238.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:41 (Nov08) |  212.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:03(00:00:03) |  55.6( 50.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:01(00:00:02) |  29.1( 33.3) |   10:53:46 (Nov08) |  238.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:17) |  00:00:01(00:00:01) |  15.4( 16.7) |   10:53:47 (Nov08) |  238.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:47 (Nov08) |  238.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:raifes_dtm ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:41 (Nov08) |  212.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:03(00:00:03) |  55.6( 50.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:01(00:00:02) |  29.1( 33.3) |   10:53:46 (Nov08) |  238.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:17) |  00:00:01(00:00:01) |  15.4( 16.7) |   10:53:47 (Nov08) |  238.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:47 (Nov08) |  238.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:47 (Nov08) |  238.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                144662        0         0    152228      213

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               144662        0         0    152228      213

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_tns                 144662        0         0    152228      213

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:41 (Nov08) |  212.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:03(00:00:03) |  55.6( 50.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:01(00:00:02) |  29.1( 33.3) |   10:53:46 (Nov08) |  238.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:17) |  00:00:01(00:00:01) |  15.4( 16.7) |   10:53:47 (Nov08) |  238.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:47 (Nov08) |  238.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:47 (Nov08) |  238.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:47 (Nov08) |  238.6 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:41 (Nov08) |  212.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:03(00:00:03) |  55.6( 50.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:44 (Nov08) |  212.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:01(00:00:02) |  29.1( 33.3) |   10:53:46 (Nov08) |  238.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:17) |  00:00:01(00:00:01) |  15.4( 16.7) |   10:53:47 (Nov08) |  238.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:47 (Nov08) |  238.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:47 (Nov08) |  238.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:47 (Nov08) |  238.6 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:53:47 (Nov08) |  238.6 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       792     90645       212
##>M:Pre Cleanup                        0         -         -       792     90645       212
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       597     92397       238
##>M:Const Prop                         0     14507         0       597     92397       238
##>M:Cleanup                            0     14507         0       597     92397       238
##>M:MBCI                               0         -         -       597     92397       238
##>M:Misc                               2
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        3
##>========================================================================================
Info    : Relaxed some design requirements on sequential instances to run synthesis successfully. [MAP-32]
        : One or more of the following design requirements relaxed on 47 sequential instance(s): map_prefer_non_inverted_clock_line.
Synthesis requirements have been relaxed on the following sequential instance(s):
'tdo_r_reg (map_prefer_non_inverted_clock_line)', 
'IR_reg[2] (map_prefer_non_inverted_clock_line)', 
'IR_reg[1] (map_prefer_non_inverted_clock_line)', 
'IR_reg[3] (map_prefer_non_inverted_clock_line)', 
'IR_reg[4] (map_prefer_non_inverted_clock_line)', 
'IR_reg[0] (map_prefer_non_inverted_clock_line)', 
'dmi_en_reg (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[9] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[10] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[21] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[2] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[8] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[6] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[4] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[5] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[20] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[28] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[30] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[23] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[1] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[13] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[12] (map_prefer_non_inverted_clock_line)', 
'dmi_addr_reg[5] (map_prefer_non_inverted_clock_line)', 
'dmi_addr_reg[6] (map_prefer_non_inverted_clock_line)', 
'dmi_addr_reg[1] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[25] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[24] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[27] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[3] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[7] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[11] (map_prefer_non_inverted_clock_line)', 
'dmi_addr_reg[0] (map_prefer_non_inverted_clock_line)', 
'dmi_addr_reg[4] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[15] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[22] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[26] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[31] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[17] (map_prefer_non_inverted_clock_line)', 
'dmi_wen_reg (map_prefer_non_inverted_clock_line)', 
'dmi_addr_reg[3] (map_prefer_non_inverted_clock_line)', 
'dmi_addr_reg[2] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[29] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[0] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[14] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[19] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[18] (map_prefer_non_inverted_clock_line)', 
'dmi_wdata_reg[16] (map_prefer_non_inverted_clock_line)' 
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'raifes_dtm'.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             5              3                                      syn_map
@file(synthesize_single_run_mmmc.tcl) 73: write_hdl > ./${RESULT_DIR}/${TOP_CELL_NAME}.mapped
@file(synthesize_single_run_mmmc.tcl) 77: syn_opt -incremental
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 3.50 ohm (from cap_table_file)
Site size           : 14.64 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000236  
M2              V         1.00        0.000228  
M3              H         1.00        0.000244  
M4              V         1.00        0.000241  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.125000  
M2              V         1.00         0.125000  
M3              H         1.00         0.093750  
M4              V         1.00         0.025694  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
MTL1            H         0.00         0.480000  
MTL2            V         1.00         0.480000  
MTL3            H         1.00         0.640000  
MTL4            V         1.00         1.440000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'raifes_dtm' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                144662        0         0    152228      213
 const_prop               144662        0         0    152228      213
 hi_fo_buf                144662        0         0    152228      213

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               144662        0         0    152228      213

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                 144662        0         0    152228      213
 incr_max_trans           146540        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         4  (        0 /        0 )  0.00
        plc_star         4  (        0 /        0 )  0.00
        drc_bufs         8  (        4 /        4 )  0.02
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 146540        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                146540        0         0         0        0
 rem_buf                  138173        0         0         0        0
 rem_inv                  136238        0         0         0        0
 merge_bi                 134853        0         0         0        0
 io_phase                 134474        0         0         0        0
 glob_area                134189        0         0         0        0
 area_down                134075        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf       119  (       74 /       74 )  0.24
         rem_inv        32  (       18 /       18 )  0.10
        merge_bi        14  (       14 /       14 )  0.05
      rem_inv_qb        12  (        0 /        0 )  0.00
    seq_res_area         3  (        0 /        0 )  1.07
        io_phase         4  (        4 /        4 )  0.02
       gate_comp         0  (        0 /        0 )  0.02
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        11  (        5 /       11 )  0.04
       area_down        17  (        3 /        3 )  0.14
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        45  (        0 /        0 )  0.08
         rem_inv         8  (        0 /        0 )  0.01
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb        12  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               134075        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                 134075        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 134075        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                134075        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        45  (        0 /        0 )  0.09
         rem_inv         8  (        0 /        0 )  0.01
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb        12  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.02
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        11  (        0 /       11 )  0.05
       area_down        17  (        0 /        0 )  0.13
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               134075        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 134075        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

  Setting attribute of design 'raifes_dtm': 'pias_in_map' = true
  Inserting buffers to remove assign statements...
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               134075        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_tns                 134075        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_drc                 134075        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'raifes_dtm'.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             3              3                                      syn_opt
@file(synthesize_single_run_mmmc.tcl) 79: write_hdl > ./${RESULT_DIR}/${TOP_CELL_NAME}.v
@file(synthesize_single_run_mmmc.tcl) 83: check_design -all $TOP_CELL_NAME > ./$REPORT_DIR/check/$TOP_CELL_NAME.all
  Checking the design.

  Done Checking the design.
@file(synthesize_single_run_mmmc.tcl) 86: set_db / .lp_power_unit uW
  Setting attribute of root '/': 'lp_power_unit' = uW
@file(synthesize_single_run_mmmc.tcl) 87: write_design -basename ./SAVED_STATE/${TOP_CELL_NAME}
Exporting design data for 'raifes_dtm' to ./SAVED_STATE/raifes_dtm...
Info    : Generating design database. [PHYS-90]
        : Writing netlist: ./SAVED_STATE/raifes_dtm.v
        : The database contains all the files required to restore the design in the specified application.
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: ./SAVED_STATE/raifes_dtm.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: ./SAVED_STATE/raifes_dtm.g
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: ./SAVED_STATE/raifes_dtm.mmmc.tcl
File ./SAVED_STATE//raifes_dtm.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file ./SAVED_STATE//raifes_dtm.timing_constraints.sdc has been written
Info: file ./SAVED_STATE//raifes_dtm.timing_constraints.sdc has been written
Warning : Expected data not found. [PHYS-61]
        : No power domain bounding box information found.
        : The inclusion of this data is not required, however it is highly recommended in order to achieve the best result. Rerun the command after supplying the data.
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: ./SAVED_STATE/raifes_dtm.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: ./SAVED_STATE/raifes_dtm.genus_setup.tcl
** To load the database source ./SAVED_STATE/raifes_dtm.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'raifes_dtm' (command execution time mm:ss cpu = 00:00, real = 00:00).
.
@file(synthesize_single_run_mmmc.tcl) 89: report_clocks > ./${REPORT_DIR}/${TOP_CELL_NAME}.clocks
@file(synthesize_single_run_mmmc.tcl) 90: report_timing -max_paths 50 -nworst 50 > ./${REPORT_DIR}/${TOP_CELL_NAME}.timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'raifes_dtm'.
        : Use 'report timing -lint' for more information.
@file(synthesize_single_run_mmmc.tcl) 91: report_timing -lint -verbose   > ./${REPORT_DIR}/${TOP_CELL_NAME}.timing_lint
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:raifes_dtm/slow_ss'.
        : Worst paths will be shown in this view.
@file(synthesize_single_run_mmmc.tcl) 92: report_qor > ./${REPORT_DIR}/${TOP_CELL_NAME}.qor
@file(synthesize_single_run_mmmc.tcl) 93: report_area > ./${REPORT_DIR}/${TOP_CELL_NAME}.area
@file(synthesize_single_run_mmmc.tcl) 94: report_gates > ./${REPORT_DIR}/${TOP_CELL_NAME}.gates
@file(synthesize_single_run_mmmc.tcl) 95: report_clock_gating -detail > ./${REPORT_DIR}/${TOP_CELL_NAME}.gating_detail
Warning : Potential error generating clock gating report. [RPT_CG-12]
        : 'lp_insert_clock_gating' root attribute is set to 'false'.
        : The 'report clock_gating' command depends on the 'lp_insert_clock_gating' attribute.  Set it to 'true' before calling this command.
@file(synthesize_single_run_mmmc.tcl) 96: report_clock_gating > ./${REPORT_DIR}/${TOP_CELL_NAME}.gating
Warning : Potential error generating clock gating report. [RPT_CG-12]
        : 'lp_insert_clock_gating' root attribute is set to 'false'.
@file(synthesize_single_run_mmmc.tcl) 98: 	report dft_violations > ./${REPORT_DIR}/${TOP_CELL_NAME}.violations
@file(synthesize_single_run_mmmc.tcl) 99: 	report dft_registers > ./${REPORT_DIR}/${TOP_CELL_NAME}.registers
Error - need to (re)run check_dft_rules before dft registers can be reported
@file(synthesize_single_run_mmmc.tcl) 100: 	report dft_chains > ./${REPORT_DIR}/${TOP_CELL_NAME}.chains
@file(synthesize_single_run_mmmc.tcl) 103: write_sdf > ./${RESULT_DIR}/${TOP_CELL_NAME}.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
@file(synthesize_single_run_mmmc.tcl) 104: write_sdc  -view slow_ss > ./${RESULT_DIR}/${TOP_CELL_NAME}.sdc 
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(synthesize_single_run_mmmc.tcl) 106: set_analysis_view -setup { slow_ss } -hold  { fast_ff }
@file(synthesize_single_run_mmmc.tcl) 107: write_design -basename ../prINNO/INNO/${TOP_CELL_NAME} -innovus
Warning : Attribute design_process_node is not set for this design. [PHYS-1011]
        : Missing data.
        : When attribute design_process_node is not set to an appropriate integer value >=5 and <=250, then Innovus will assume its own default value for the design process node.
Exporting design data for 'raifes_dtm' to ../prINNO/INNO/raifes_dtm...
Info    : Generating design database. [PHYS-90]
        : Writing netlist: ../prINNO/INNO/raifes_dtm.v
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: ../prINNO/INNO/raifes_dtm.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: ../prINNO/INNO/raifes_dtm.g
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: ../prINNO/INNO/raifes_dtm.mmmc.tcl
No loop breaker instances found (cdn_loop_breaker).
File ../prINNO/INNO//raifes_dtm.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file ../prINNO/INNO//raifes_dtm.timing_constraints.sdc has been written
Info: file ../prINNO/INNO//raifes_dtm.timing_constraints.sdc has been written
Warning : Expected data not found. [PHYS-61]
        : No power domain bounding box information found.
        : The inclusion of this data is not required, however it is highly recommended in order to achieve the best result. Rerun the command after supplying the data.
Info    : Generating design database. [PHYS-90]
        : Writing Innovus mode: ../prINNO/INNO/raifes_dtm.mode
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: ../prINNO/INNO/raifes_dtm.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Innovus: ../prINNO/INNO/raifes_dtm.invs_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Innovus setup file: ../prINNO/INNO/raifes_dtm.invs_setup.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: ../prINNO/INNO/raifes_dtm.genus_setup.tcl
** To load the database source ../prINNO/INNO/raifes_dtm.invs_setup.tcl in an Innovus session.
** To load the database source ../prINNO/INNO/raifes_dtm.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'raifes_dtm' (command execution time mm:ss cpu = 00:01, real = 00:01).
.
@file(synthesize_single_run_mmmc.tcl) 109: report_messages > ./${REPORT_DIR}/${TOP_CELL_NAME}.messages
@file(synthesize_single_run_mmmc.tcl) 110: exit
Normal exit.