Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 16 11:44:03 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/lab-fir_1014_2/fir/fir.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (155)
6. checking no_output_delay (132)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (155)
--------------------------------
 There are 155 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (132)
---------------------------------
 There are 132 ports with no output delay specified. (HIGH)

awready
data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.116        0.000                      0                  220        0.149        0.000                      0                  220        5.500        0.000                       0                   147  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            1.116        0.000                      0                  220        0.149        0.000                      0                  220        5.500        0.000                       0                   147  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 genblk1.data_temp_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_data_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.779ns  (logic 8.494ns (78.798%)  route 2.285ns (21.202%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_temp_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_temp_1_reg[16]/Q
                         net (fo=2, unplaced)         0.800     3.734    genblk1.data_temp_1[16]
                                                                      r  genblk1.fir_data0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  genblk1.fir_data0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    genblk1.fir_data0__0_n_106
                                                                      r  genblk1.fir_data0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  genblk1.fir_data0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    genblk1.fir_data0__1_n_105
                                                                      r  genblk1.data_temp_2[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  genblk1.data_temp_2[19]_i_4/O
                         net (fo=1, unplaced)         0.000    10.442    genblk1.data_temp_2[19]_i_4_n_0
                                                                      r  genblk1.data_temp_2_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  genblk1.data_temp_2_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    genblk1.data_temp_2_reg[19]_i_1_n_0
                                                                      r  genblk1.data_temp_2_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  genblk1.data_temp_2_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    genblk1.data_temp_2_reg[23]_i_1_n_0
                                                                      r  genblk1.data_temp_2_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.438 r  genblk1.data_temp_2_reg[27]_i_1/O[1]
                         net (fo=2, unplaced)         0.622    12.060    data0[25]
                                                                      r  genblk1.fir_data[27]_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.306    12.366 r  genblk1.fir_data[27]_i_8/O
                         net (fo=1, unplaced)         0.000    12.366    genblk1.fir_data[27]_i_8_n_0
                                                                      r  genblk1.fir_data_reg[27]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.899 r  genblk1.fir_data_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.899    genblk1.fir_data_reg[27]_i_1_n_0
                                                                      r  genblk1.fir_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.236 r  genblk1.fir_data_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.000    13.236    genblk1.fir_data_reg[31]_i_2_n_6
                         FDCE                                         r  genblk1.fir_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[29]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.fir_data_reg[29]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.236    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 genblk1.data_temp_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_data_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.773ns  (logic 8.488ns (78.786%)  route 2.285ns (21.214%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_temp_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_temp_1_reg[16]/Q
                         net (fo=2, unplaced)         0.800     3.734    genblk1.data_temp_1[16]
                                                                      r  genblk1.fir_data0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  genblk1.fir_data0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    genblk1.fir_data0__0_n_106
                                                                      r  genblk1.fir_data0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  genblk1.fir_data0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    genblk1.fir_data0__1_n_105
                                                                      r  genblk1.data_temp_2[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  genblk1.data_temp_2[19]_i_4/O
                         net (fo=1, unplaced)         0.000    10.442    genblk1.data_temp_2[19]_i_4_n_0
                                                                      r  genblk1.data_temp_2_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  genblk1.data_temp_2_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    genblk1.data_temp_2_reg[19]_i_1_n_0
                                                                      r  genblk1.data_temp_2_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  genblk1.data_temp_2_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    genblk1.data_temp_2_reg[23]_i_1_n_0
                                                                      r  genblk1.data_temp_2_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.438 r  genblk1.data_temp_2_reg[27]_i_1/O[1]
                         net (fo=2, unplaced)         0.622    12.060    data0[25]
                                                                      r  genblk1.fir_data[27]_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.306    12.366 r  genblk1.fir_data[27]_i_8/O
                         net (fo=1, unplaced)         0.000    12.366    genblk1.fir_data[27]_i_8_n_0
                                                                      r  genblk1.fir_data_reg[27]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.899 r  genblk1.fir_data_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.899    genblk1.fir_data_reg[27]_i_1_n_0
                                                                      r  genblk1.fir_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.230 r  genblk1.fir_data_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.000    13.230    genblk1.fir_data_reg[31]_i_2_n_4
                         FDCE                                         r  genblk1.fir_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[31]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.fir_data_reg[31]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.230    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 genblk1.data_temp_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.698ns  (logic 8.413ns (78.638%)  route 2.285ns (21.362%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_temp_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_temp_1_reg[16]/Q
                         net (fo=2, unplaced)         0.800     3.734    genblk1.data_temp_1[16]
                                                                      r  genblk1.fir_data0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  genblk1.fir_data0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    genblk1.fir_data0__0_n_106
                                                                      r  genblk1.fir_data0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  genblk1.fir_data0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    genblk1.fir_data0__1_n_105
                                                                      r  genblk1.data_temp_2[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  genblk1.data_temp_2[19]_i_4/O
                         net (fo=1, unplaced)         0.000    10.442    genblk1.data_temp_2[19]_i_4_n_0
                                                                      r  genblk1.data_temp_2_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  genblk1.data_temp_2_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    genblk1.data_temp_2_reg[19]_i_1_n_0
                                                                      r  genblk1.data_temp_2_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  genblk1.data_temp_2_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    genblk1.data_temp_2_reg[23]_i_1_n_0
                                                                      r  genblk1.data_temp_2_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.438 r  genblk1.data_temp_2_reg[27]_i_1/O[1]
                         net (fo=2, unplaced)         0.622    12.060    data0[25]
                                                                      r  genblk1.fir_data[27]_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.306    12.366 r  genblk1.fir_data[27]_i_8/O
                         net (fo=1, unplaced)         0.000    12.366    genblk1.fir_data[27]_i_8_n_0
                                                                      r  genblk1.fir_data_reg[27]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.899 r  genblk1.fir_data_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.899    genblk1.fir_data_reg[27]_i_1_n_0
                                                                      r  genblk1.fir_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.155 r  genblk1.fir_data_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.000    13.155    genblk1.fir_data_reg[31]_i_2_n_5
                         FDCE                                         r  genblk1.fir_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[30]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.fir_data_reg[30]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.155    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 genblk1.data_temp_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_data_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.674ns  (logic 8.389ns (78.590%)  route 2.285ns (21.410%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_temp_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_temp_1_reg[16]/Q
                         net (fo=2, unplaced)         0.800     3.734    genblk1.data_temp_1[16]
                                                                      r  genblk1.fir_data0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  genblk1.fir_data0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    genblk1.fir_data0__0_n_106
                                                                      r  genblk1.fir_data0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  genblk1.fir_data0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    genblk1.fir_data0__1_n_105
                                                                      r  genblk1.data_temp_2[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  genblk1.data_temp_2[19]_i_4/O
                         net (fo=1, unplaced)         0.000    10.442    genblk1.data_temp_2[19]_i_4_n_0
                                                                      r  genblk1.data_temp_2_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  genblk1.data_temp_2_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    genblk1.data_temp_2_reg[19]_i_1_n_0
                                                                      r  genblk1.data_temp_2_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  genblk1.data_temp_2_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    genblk1.data_temp_2_reg[23]_i_1_n_0
                                                                      r  genblk1.data_temp_2_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.438 r  genblk1.data_temp_2_reg[27]_i_1/O[1]
                         net (fo=2, unplaced)         0.622    12.060    data0[25]
                                                                      r  genblk1.fir_data[27]_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.306    12.366 r  genblk1.fir_data[27]_i_8/O
                         net (fo=1, unplaced)         0.000    12.366    genblk1.fir_data[27]_i_8_n_0
                                                                      r  genblk1.fir_data_reg[27]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.899 r  genblk1.fir_data_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.899    genblk1.fir_data_reg[27]_i_1_n_0
                                                                      r  genblk1.fir_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.131 r  genblk1.fir_data_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.000    13.131    genblk1.fir_data_reg[31]_i_2_n_7
                         FDCE                                         r  genblk1.fir_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[28]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.fir_data_reg[28]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 genblk1.data_temp_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_data_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.662ns  (logic 8.377ns (78.566%)  route 2.285ns (21.434%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_temp_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_temp_1_reg[16]/Q
                         net (fo=2, unplaced)         0.800     3.734    genblk1.data_temp_1[16]
                                                                      r  genblk1.fir_data0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  genblk1.fir_data0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    genblk1.fir_data0__0_n_106
                                                                      r  genblk1.fir_data0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  genblk1.fir_data0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    genblk1.fir_data0__1_n_105
                                                                      r  genblk1.data_temp_2[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  genblk1.data_temp_2[19]_i_4/O
                         net (fo=1, unplaced)         0.000    10.442    genblk1.data_temp_2[19]_i_4_n_0
                                                                      r  genblk1.data_temp_2_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  genblk1.data_temp_2_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    genblk1.data_temp_2_reg[19]_i_1_n_0
                                                                      r  genblk1.data_temp_2_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.321 r  genblk1.data_temp_2_reg[23]_i_1/O[1]
                         net (fo=2, unplaced)         0.622    11.943    data0[21]
                                                                      r  genblk1.fir_data[23]_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.306    12.249 r  genblk1.fir_data[23]_i_8/O
                         net (fo=1, unplaced)         0.000    12.249    genblk1.fir_data[23]_i_8_n_0
                                                                      r  genblk1.fir_data_reg[23]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.782 r  genblk1.fir_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.782    genblk1.fir_data_reg[23]_i_1_n_0
                                                                      r  genblk1.fir_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.119 r  genblk1.fir_data_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    13.119    genblk1.fir_data_reg[27]_i_1_n_6
                         FDCE                                         r  genblk1.fir_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[25]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.fir_data_reg[25]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.119    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 genblk1.data_temp_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_data_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.656ns  (logic 8.371ns (78.554%)  route 2.285ns (21.446%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_temp_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_temp_1_reg[16]/Q
                         net (fo=2, unplaced)         0.800     3.734    genblk1.data_temp_1[16]
                                                                      r  genblk1.fir_data0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  genblk1.fir_data0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    genblk1.fir_data0__0_n_106
                                                                      r  genblk1.fir_data0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  genblk1.fir_data0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    genblk1.fir_data0__1_n_105
                                                                      r  genblk1.data_temp_2[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  genblk1.data_temp_2[19]_i_4/O
                         net (fo=1, unplaced)         0.000    10.442    genblk1.data_temp_2[19]_i_4_n_0
                                                                      r  genblk1.data_temp_2_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  genblk1.data_temp_2_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    genblk1.data_temp_2_reg[19]_i_1_n_0
                                                                      r  genblk1.data_temp_2_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.321 r  genblk1.data_temp_2_reg[23]_i_1/O[1]
                         net (fo=2, unplaced)         0.622    11.943    data0[21]
                                                                      r  genblk1.fir_data[23]_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.306    12.249 r  genblk1.fir_data[23]_i_8/O
                         net (fo=1, unplaced)         0.000    12.249    genblk1.fir_data[23]_i_8_n_0
                                                                      r  genblk1.fir_data_reg[23]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.782 r  genblk1.fir_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.782    genblk1.fir_data_reg[23]_i_1_n_0
                                                                      r  genblk1.fir_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.113 r  genblk1.fir_data_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    13.113    genblk1.fir_data_reg[27]_i_1_n_4
                         FDCE                                         r  genblk1.fir_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[27]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.fir_data_reg[27]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.113    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 genblk1.data_temp_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.581ns  (logic 8.296ns (78.402%)  route 2.285ns (21.598%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_temp_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_temp_1_reg[16]/Q
                         net (fo=2, unplaced)         0.800     3.734    genblk1.data_temp_1[16]
                                                                      r  genblk1.fir_data0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  genblk1.fir_data0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    genblk1.fir_data0__0_n_106
                                                                      r  genblk1.fir_data0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  genblk1.fir_data0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    genblk1.fir_data0__1_n_105
                                                                      r  genblk1.data_temp_2[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  genblk1.data_temp_2[19]_i_4/O
                         net (fo=1, unplaced)         0.000    10.442    genblk1.data_temp_2[19]_i_4_n_0
                                                                      r  genblk1.data_temp_2_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  genblk1.data_temp_2_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    genblk1.data_temp_2_reg[19]_i_1_n_0
                                                                      r  genblk1.data_temp_2_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.321 r  genblk1.data_temp_2_reg[23]_i_1/O[1]
                         net (fo=2, unplaced)         0.622    11.943    data0[21]
                                                                      r  genblk1.fir_data[23]_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.306    12.249 r  genblk1.fir_data[23]_i_8/O
                         net (fo=1, unplaced)         0.000    12.249    genblk1.fir_data[23]_i_8_n_0
                                                                      r  genblk1.fir_data_reg[23]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.782 r  genblk1.fir_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.782    genblk1.fir_data_reg[23]_i_1_n_0
                                                                      r  genblk1.fir_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.038 r  genblk1.fir_data_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    13.038    genblk1.fir_data_reg[27]_i_1_n_5
                         FDCE                                         r  genblk1.fir_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[26]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.fir_data_reg[26]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.038    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 genblk1.data_temp_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.557ns  (logic 8.272ns (78.352%)  route 2.285ns (21.648%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_temp_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_temp_1_reg[16]/Q
                         net (fo=2, unplaced)         0.800     3.734    genblk1.data_temp_1[16]
                                                                      r  genblk1.fir_data0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  genblk1.fir_data0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    genblk1.fir_data0__0_n_106
                                                                      r  genblk1.fir_data0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  genblk1.fir_data0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    genblk1.fir_data0__1_n_105
                                                                      r  genblk1.data_temp_2[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  genblk1.data_temp_2[19]_i_4/O
                         net (fo=1, unplaced)         0.000    10.442    genblk1.data_temp_2[19]_i_4_n_0
                                                                      r  genblk1.data_temp_2_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  genblk1.data_temp_2_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    genblk1.data_temp_2_reg[19]_i_1_n_0
                                                                      r  genblk1.data_temp_2_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.321 r  genblk1.data_temp_2_reg[23]_i_1/O[1]
                         net (fo=2, unplaced)         0.622    11.943    data0[21]
                                                                      r  genblk1.fir_data[23]_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.306    12.249 r  genblk1.fir_data[23]_i_8/O
                         net (fo=1, unplaced)         0.000    12.249    genblk1.fir_data[23]_i_8_n_0
                                                                      r  genblk1.fir_data_reg[23]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.782 r  genblk1.fir_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.782    genblk1.fir_data_reg[23]_i_1_n_0
                                                                      r  genblk1.fir_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.014 r  genblk1.fir_data_reg[27]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    13.014    genblk1.fir_data_reg[27]_i_1_n_7
                         FDCE                                         r  genblk1.fir_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[24]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.fir_data_reg[24]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.014    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 genblk1.data_temp_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.435ns  (logic 8.150ns (78.099%)  route 2.285ns (21.901%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_temp_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_temp_1_reg[16]/Q
                         net (fo=2, unplaced)         0.800     3.734    genblk1.data_temp_1[16]
                                                                      r  genblk1.fir_data0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  genblk1.fir_data0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    genblk1.fir_data0__0_n_106
                                                                      r  genblk1.fir_data0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  genblk1.fir_data0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    genblk1.fir_data0__1_n_105
                                                                      r  genblk1.data_temp_2[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  genblk1.data_temp_2[19]_i_4/O
                         net (fo=1, unplaced)         0.000    10.442    genblk1.data_temp_2[19]_i_4_n_0
                                                                      r  genblk1.data_temp_2_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  genblk1.data_temp_2_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    genblk1.data_temp_2_reg[19]_i_1_n_0
                                                                      r  genblk1.data_temp_2_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.321 r  genblk1.data_temp_2_reg[23]_i_1/O[1]
                         net (fo=2, unplaced)         0.622    11.943    data0[21]
                                                                      r  genblk1.fir_data[23]_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.306    12.249 r  genblk1.fir_data[23]_i_8/O
                         net (fo=1, unplaced)         0.000    12.249    genblk1.fir_data[23]_i_8_n_0
                                                                      r  genblk1.fir_data_reg[23]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.892 r  genblk1.fir_data_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    12.892    genblk1.fir_data_reg[23]_i_1_n_4
                         FDCE                                         r  genblk1.fir_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[23]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.fir_data_reg[23]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.892    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 genblk1.data_temp_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_data_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.370ns  (logic 8.085ns (77.962%)  route 2.285ns (22.038%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_temp_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_temp_1_reg[16]/Q
                         net (fo=2, unplaced)         0.800     3.734    genblk1.data_temp_1[16]
                                                                      r  genblk1.fir_data0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  genblk1.fir_data0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    genblk1.fir_data0__0_n_106
                                                                      r  genblk1.fir_data0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  genblk1.fir_data0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    genblk1.fir_data0__1_n_105
                                                                      r  genblk1.data_temp_2[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  genblk1.data_temp_2[19]_i_4/O
                         net (fo=1, unplaced)         0.000    10.442    genblk1.data_temp_2[19]_i_4_n_0
                                                                      r  genblk1.data_temp_2_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  genblk1.data_temp_2_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    genblk1.data_temp_2_reg[19]_i_1_n_0
                                                                      r  genblk1.data_temp_2_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.321 r  genblk1.data_temp_2_reg[23]_i_1/O[1]
                         net (fo=2, unplaced)         0.622    11.943    data0[21]
                                                                      r  genblk1.fir_data[23]_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.306    12.249 r  genblk1.fir_data[23]_i_8/O
                         net (fo=1, unplaced)         0.000    12.249    genblk1.fir_data[23]_i_8_n_0
                                                                      r  genblk1.fir_data_reg[23]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.827 r  genblk1.fir_data_reg[23]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    12.827    genblk1.fir_data_reg[23]_i_1_n_5
                         FDCE                                         r  genblk1.fir_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[22]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.fir_data_reg[22]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.827    
  -------------------------------------------------------------------
                         slack                                  1.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 genblk1.data_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.data_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.245ns (62.282%)  route 0.148ns (37.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_counter_reg[5]/Q
                         net (fo=9, unplaced)         0.148     0.973    genblk1.data_counter_reg[5]
                                                                      r  genblk1.data_counter[5]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.071 r  genblk1.data_counter[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.071    p_0_in__0[5]
                         FDCE                                         r  genblk1.data_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[5]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.data_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 genblk1.data_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.data_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.245ns (61.621%)  route 0.153ns (38.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_counter_reg[2]/Q
                         net (fo=14, unplaced)        0.153     0.977    genblk1.data_counter_reg[2]
                                                                      r  genblk1.data_counter[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.075 r  genblk1.data_counter[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.075    p_0_in__0[2]
                         FDCE                                         r  genblk1.data_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.data_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 genblk1.data_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.data_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.245ns (61.621%)  route 0.153ns (38.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_counter_reg[2]/Q
                         net (fo=14, unplaced)        0.153     0.977    genblk1.data_counter_reg[2]
                                                                      r  genblk1.data_counter[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.075 r  genblk1.data_counter[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.075    p_0_in__0[3]
                         FDCE                                         r  genblk1.data_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.data_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 genblk1.data_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.data_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.245ns (61.232%)  route 0.155ns (38.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  genblk1.data_counter_reg[0]/Q
                         net (fo=18, unplaced)        0.155     0.980    genblk1.data_counter_reg[0]
                                                                      f  genblk1.data_counter[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.078 r  genblk1.data_counter[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.078    p_0_in__0[0]
                         FDCE                                         r  genblk1.data_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.data_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 genblk1.data_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.data_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.245ns (61.232%)  route 0.155ns (38.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_counter_reg[0]/Q
                         net (fo=18, unplaced)        0.155     0.980    genblk1.data_counter_reg[0]
                                                                      r  genblk1.data_counter[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.078 r  genblk1.data_counter[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.078    p_0_in__0[1]
                         FDCE                                         r  genblk1.data_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.data_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 genblk1.data_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.data_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.245ns (61.232%)  route 0.155ns (38.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_counter_reg[0]/Q
                         net (fo=18, unplaced)        0.155     0.980    genblk1.data_counter_reg[0]
                                                                      r  genblk1.data_counter[4]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.078 r  genblk1.data_counter[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.078    p_0_in__0[4]
                         FDCE                                         r  genblk1.data_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.data_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 genblk1.read_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.read_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.245ns (54.718%)  route 0.203ns (45.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.read_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.read_reg/Q
                         net (fo=2, unplaced)         0.203     1.027    genblk1.read
                                                                      r  genblk1.read_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.125 r  genblk1.read_i_1/O
                         net (fo=1, unplaced)         0.000     1.125    genblk1.read_i_1_n_0
                         FDCE                                         r  genblk1.read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.read_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.read_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 genblk1.data_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.data_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.246ns (53.610%)  route 0.213ns (46.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_counter_reg[7]/Q
                         net (fo=7, unplaced)         0.213     1.037    genblk1.data_counter_reg[7]
                                                                      r  genblk1.data_counter[8]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.099     1.136 r  genblk1.data_counter[8]_i_1/O
                         net (fo=1, unplaced)         0.000     1.136    p_0_in__0[8]
                         FDCE                                         r  genblk1.data_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[8]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.data_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 genblk1.data_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.data_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.245ns (53.362%)  route 0.214ns (46.638%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_counter_reg[6]/Q
                         net (fo=8, unplaced)         0.214     1.039    genblk1.data_counter_reg[6]
                                                                      r  genblk1.data_counter[7]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.137 r  genblk1.data_counter[7]_i_1/O
                         net (fo=1, unplaced)         0.000     1.137    p_0_in__0[7]
                         FDCE                                         r  genblk1.data_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[7]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.data_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 genblk1.data_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.data_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.245ns (53.362%)  route 0.214ns (46.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_counter_reg[8]/Q
                         net (fo=8, unplaced)         0.214     1.039    genblk1.data_counter_reg[8]
                                                                      r  genblk1.data_counter[9]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.137 r  genblk1.data_counter[9]_i_1/O
                         net (fo=1, unplaced)         0.000     1.137    p_0_in__0[9]
                         FDCE                                         r  genblk1.data_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[9]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.data_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         12.000      9.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.data_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.data_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.data_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.data_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.data_counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.data_counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.data_counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.data_counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.data_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_counter_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.128ns  (logic 4.901ns (68.763%)  route 2.226ns (31.237%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_9/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_9_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  tap_A_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    tap_A_OBUF[7]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     2.768 r  tap_A_OBUF[11]_inst_i_4/O[3]
                         net (fo=1, unplaced)         0.618     3.386    tap_A10_in[11]
                                                                      r  tap_A_OBUF[11]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.307     3.693 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.493    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.128 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.128    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.126ns  (logic 4.906ns (68.853%)  route 2.219ns (31.147%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_6/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_6_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  tap_A_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    tap_A_OBUF[7]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.774 r  tap_A_OBUF[11]_inst_i_3/O[1]
                         net (fo=1, unplaced)         0.611     3.385    tap_A1[9]
                                                                      r  tap_A_OBUF[9]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.306     3.691 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.491    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.126 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.126    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.023ns  (logic 3.978ns (56.648%)  route 3.044ns (43.352%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[10] (IN)
                         net (fo=0)                   0.000     0.000    araddr[10]
                                                                      f  araddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[10]
                                                                      f  rdata_OBUF[31]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=4, unplaced)         0.473     2.368    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.492 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=31, unplaced)        0.972     3.464    rdata_OBUF[31]_inst_i_3_n_0
                                                                      r  rdata_OBUF[0]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.588 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.388    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.023 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.023    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.953ns  (logic 3.978ns (57.218%)  route 2.974ns (42.782%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[3]
                                                                      r  rdata_OBUF[31]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=4, unplaced)         0.926     2.821    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[1]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.945 r  rdata_OBUF[1]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     3.394    rdata_OBUF[1]_inst_i_2_n_0
                                                                      r  rdata_OBUF[1]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.518 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.318    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.953 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.953    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.953ns  (logic 3.978ns (57.218%)  route 2.974ns (42.782%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[10] (IN)
                         net (fo=0)                   0.000     0.000    araddr[10]
                                                                      r  araddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[10]
                                                                      r  rdata_OBUF[31]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_5/O
                         net (fo=4, unplaced)         0.473     2.368    rdata_OBUF[31]_inst_i_5_n_0
                                                                      f  rdata_OBUF[2]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.492 f  rdata_OBUF[2]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     3.394    rdata_OBUF[2]_inst_i_2_n_0
                                                                      f  rdata_OBUF[2]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.518 r  rdata_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.318    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.953 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.953    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.898ns  (logic 4.680ns (67.852%)  route 2.217ns (32.148%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT1=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_9/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_9_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.538 r  tap_A_OBUF[7]_inst_i_3/O[3]
                         net (fo=1, unplaced)         0.618     3.156    tap_A10_in[7]
                                                                      r  tap_A_OBUF[7]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.307     3.463 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.263    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.898 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.898    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.881ns  (logic 4.820ns (70.054%)  route 2.060ns (29.946%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_9/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_9_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  tap_A_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    tap_A_OBUF[7]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     2.693 r  tap_A_OBUF[11]_inst_i_4/O[2]
                         net (fo=1, unplaced)         0.452     3.145    tap_A10_in[10]
                                                                      r  tap_A_OBUF[10]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.301     3.446 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.246    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.881 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.881    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.869ns  (logic 4.790ns (69.740%)  route 2.078ns (30.260%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_6/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_6_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  tap_A_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    tap_A_OBUF[7]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     2.669 r  tap_A_OBUF[11]_inst_i_3/O[0]
                         net (fo=1, unplaced)         0.470     3.139    tap_A1[8]
                                                                      r  tap_A_OBUF[8]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     3.434 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.234    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.869 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.869    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[4]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.674ns  (logic 4.463ns (66.878%)  route 2.210ns (33.122%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[4] (IN)
                         net (fo=0)                   0.000     0.000    araddr[4]
                                                                      r  araddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[4]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    araddr_IBUF[4]
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551     2.322 r  tap_A_OBUF[7]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.611     2.933    tap_A1[5]
                                                                      r  tap_A_OBUF[5]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.306     3.239 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.039    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.674 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.674    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.661ns  (logic 4.609ns (69.200%)  route 2.051ns (30.800%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT1=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_9/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_9_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.473 r  tap_A_OBUF[7]_inst_i_3/O[2]
                         net (fo=1, unplaced)         0.452     2.925    tap_A10_in[6]
                                                                      r  tap_A_OBUF[6]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.301     3.226 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.026    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.661 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.661    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            tap_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[0]
                                                                      r  tap_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[0]
                                                                      r  tap_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            tap_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[10]
                                                                      r  tap_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[10]
                                                                      r  tap_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            tap_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[11]
                                                                      r  tap_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[11]
                                                                      r  tap_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            tap_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[12]
                                                                      r  tap_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[12]
                                                                      r  tap_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            tap_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[13]
                                                                      r  tap_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[13]
                                                                      r  tap_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            tap_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[14]
                                                                      r  tap_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[14]
                                                                      r  tap_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            tap_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[15]
                                                                      r  tap_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[15]
                                                                      r  tap_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            tap_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[16]
                                                                      r  tap_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[16]
                                                                      r  tap_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            tap_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[17]
                                                                      r  tap_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[17]
                                                                      r  tap_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[18]
                            (input port)
  Destination:            tap_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[18] (IN)
                         net (fo=0)                   0.000     0.000    wdata[18]
                                                                      r  wdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[18]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[18]
                                                                      r  tap_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[18]
                                                                      r  tap_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.data_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.334ns  (logic 3.655ns (49.842%)  route 3.679ns (50.158%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.data_counter_reg[3]/Q
                         net (fo=16, unplaced)        1.019     3.953    genblk1.data_counter_reg[3]
                                                                      f  tap_A_OBUF[11]_inst_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.248 f  tap_A_OBUF[11]_inst_i_8/O
                         net (fo=4, unplaced)         0.926     5.174    tap_A_OBUF[11]_inst_i_8_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.298 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=6, unplaced)         0.934     6.232    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.356 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.156    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.791 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.791    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.334ns  (logic 3.655ns (49.842%)  route 3.679ns (50.158%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.data_counter_reg[3]/Q
                         net (fo=16, unplaced)        1.019     3.953    genblk1.data_counter_reg[3]
                                                                      f  tap_A_OBUF[11]_inst_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.248 f  tap_A_OBUF[11]_inst_i_8/O
                         net (fo=4, unplaced)         0.926     5.174    tap_A_OBUF[11]_inst_i_8_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.298 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=6, unplaced)         0.934     6.232    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.356 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.156    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.791 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.791    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.334ns  (logic 3.655ns (49.842%)  route 3.679ns (50.158%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.data_counter_reg[3]/Q
                         net (fo=16, unplaced)        1.019     3.953    genblk1.data_counter_reg[3]
                                                                      f  tap_A_OBUF[11]_inst_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.248 f  tap_A_OBUF[11]_inst_i_8/O
                         net (fo=4, unplaced)         0.926     5.174    tap_A_OBUF[11]_inst_i_8_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.298 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=6, unplaced)         0.934     6.232    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[6]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.356 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.156    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.791 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.791    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.334ns  (logic 3.655ns (49.842%)  route 3.679ns (50.158%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.data_counter_reg[3]/Q
                         net (fo=16, unplaced)        1.019     3.953    genblk1.data_counter_reg[3]
                                                                      f  tap_A_OBUF[11]_inst_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.248 f  tap_A_OBUF[11]_inst_i_8/O
                         net (fo=4, unplaced)         0.926     5.174    tap_A_OBUF[11]_inst_i_8_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.298 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=6, unplaced)         0.934     6.232    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.356 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.156    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.791 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.791    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.334ns  (logic 3.655ns (49.842%)  route 3.679ns (50.158%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.data_counter_reg[3]/Q
                         net (fo=16, unplaced)        1.019     3.953    genblk1.data_counter_reg[3]
                                                                      f  tap_A_OBUF[11]_inst_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.248 f  tap_A_OBUF[11]_inst_i_8/O
                         net (fo=4, unplaced)         0.926     5.174    tap_A_OBUF[11]_inst_i_8_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.298 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=6, unplaced)         0.934     6.232    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.356 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.156    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.791 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.791    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.334ns  (logic 3.655ns (49.842%)  route 3.679ns (50.158%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.data_counter_reg[3]/Q
                         net (fo=16, unplaced)        1.019     3.953    genblk1.data_counter_reg[3]
                                                                      f  tap_A_OBUF[11]_inst_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.248 f  tap_A_OBUF[11]_inst_i_8/O
                         net (fo=4, unplaced)         0.926     5.174    tap_A_OBUF[11]_inst_i_8_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.298 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=6, unplaced)         0.934     6.232    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[9]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.356 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.156    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.791 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.791    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.290ns  (logic 3.679ns (50.472%)  route 3.611ns (49.528%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.data_counter_reg[0]/Q
                         net (fo=18, unplaced)        0.798     3.732    genblk1.data_counter_reg[0]
                                                                      f  tap_A_OBUF[4]_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.051 r  tap_A_OBUF[4]_inst_i_3/O
                         net (fo=1, unplaced)         1.111     5.162    tap_A_OBUF[4]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.286 r  tap_A_OBUF[4]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     6.188    tap_A_OBUF[4]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.312 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.112    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.747 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.747    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.fir_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.260ns  (logic 3.655ns (50.350%)  route 3.605ns (49.650%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.fir_counter_reg[0]/Q
                         net (fo=50, unplaced)        0.888     3.822    genblk1.fir_counter_reg_n_0_[0]
                                                                      r  sm_tvalid_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.117 r  sm_tvalid_OBUF_inst_i_2/O
                         net (fo=66, unplaced)        0.991     5.108    sm_tvalid_OBUF_inst_i_2_n_0
                                                                      r  rdata_OBUF[2]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.232 r  rdata_OBUF[2]_inst_i_3/O
                         net (fo=4, unplaced)         0.926     6.158    rdata_OBUF[2]_inst_i_3_n_0
                                                                      r  rdata_OBUF[1]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.282 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.082    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.717 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.717    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.fir_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.080ns  (logic 3.655ns (51.630%)  route 3.425ns (48.370%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.fir_counter_reg[0]/Q
                         net (fo=50, unplaced)        1.047     3.981    genblk1.fir_counter_reg_n_0_[0]
                                                                      r  tap_A_OBUF[11]_inst_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.276 r  tap_A_OBUF[11]_inst_i_10/O
                         net (fo=2, unplaced)         0.676     4.952    tap_A_OBUF[11]_inst_i_10_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.076 r  tap_A_OBUF[5]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     5.978    tap_A_OBUF[5]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.102 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.902    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.537 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.537    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.fir_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.807ns  (logic 3.655ns (53.700%)  route 3.152ns (46.300%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.fir_counter_reg[0]/Q
                         net (fo=50, unplaced)        0.888     3.822    genblk1.fir_counter_reg_n_0_[0]
                                                                      r  sm_tvalid_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.117 r  sm_tvalid_OBUF_inst_i_2/O
                         net (fo=66, unplaced)        0.991     5.108    sm_tvalid_OBUF_inst_i_2_n_0
                                                                      r  rdata_OBUF[2]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.232 r  rdata_OBUF[2]_inst_i_3/O
                         net (fo=4, unplaced)         0.473     5.705    rdata_OBUF[2]_inst_i_3_n_0
                                                                      r  rdata_OBUF[2]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.829 r  rdata_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.629    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.264 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.264    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.fir_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.fir_data_reg[0]/Q
                         net (fo=4, unplaced)         0.337     1.162    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.fir_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.fir_data_reg[10]/Q
                         net (fo=4, unplaced)         0.337     1.162    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.fir_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.fir_data_reg[11]/Q
                         net (fo=4, unplaced)         0.337     1.162    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.fir_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.fir_data_reg[12]/Q
                         net (fo=4, unplaced)         0.337     1.162    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[12]
                                                                      r  sm_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.fir_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.fir_data_reg[13]/Q
                         net (fo=4, unplaced)         0.337     1.162    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.fir_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.fir_data_reg[14]/Q
                         net (fo=4, unplaced)         0.337     1.162    sm_tdata_OBUF[14]
                                                                      r  sm_tdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[14]
                                                                      r  sm_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.fir_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.fir_data_reg[15]/Q
                         net (fo=4, unplaced)         0.337     1.162    sm_tdata_OBUF[15]
                                                                      r  sm_tdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[15]
                                                                      r  sm_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.fir_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.fir_data_reg[16]/Q
                         net (fo=4, unplaced)         0.337     1.162    sm_tdata_OBUF[16]
                                                                      r  sm_tdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[16]
                                                                      r  sm_tdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.fir_data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.fir_data_reg[17]/Q
                         net (fo=4, unplaced)         0.337     1.162    sm_tdata_OBUF[17]
                                                                      r  sm_tdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[17]
                                                                      r  sm_tdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.fir_data_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.fir_data_reg[18]/Q
                         net (fo=4, unplaced)         0.337     1.162    sm_tdata_OBUF[18]
                                                                      r  sm_tdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[18]
                                                                      r  sm_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           308 Endpoints
Min Delay           308 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.fir_data_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.436ns  (logic 8.671ns (75.818%)  route 2.765ns (24.182%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.fir_data0__3/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.fir_data0__3/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.fir_data0__3_n_106
                                                                      r  genblk1.fir_data0__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.fir_data0__4/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.fir_data0__4_n_105
                                                                      r  genblk1.fir_data[19]_i_18/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.fir_data[19]_i_18/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.fir_data[19]_i_18_n_0
                                                                      r  genblk1.fir_data_reg[19]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.fir_data_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.fir_data_reg[19]_i_10_n_0
                                                                      r  genblk1.fir_data_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.fir_data_reg[23]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.fir_data_reg[23]_i_10_n_0
                                                                      r  genblk1.fir_data_reg[27]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.fir_data_reg[27]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    genblk1.fir_data_reg[27]_i_10_n_4
                                                                      r  genblk1.fir_data[27]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  genblk1.fir_data[27]_i_2/O
                         net (fo=1, unplaced)         0.473    10.703    genblk1.fir_data[27]_i_2_n_0
                                                                      r  genblk1.fir_data_reg[27]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.099 r  genblk1.fir_data_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.099    genblk1.fir_data_reg[27]_i_1_n_0
                                                                      r  genblk1.fir_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.436 r  genblk1.fir_data_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.000    11.436    genblk1.fir_data_reg[31]_i_2_n_6
                         FDCE                                         r  genblk1.fir_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.fir_data_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.430ns  (logic 8.665ns (75.806%)  route 2.765ns (24.194%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.fir_data0__3/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.fir_data0__3/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.fir_data0__3_n_106
                                                                      r  genblk1.fir_data0__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.fir_data0__4/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.fir_data0__4_n_105
                                                                      r  genblk1.fir_data[19]_i_18/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.fir_data[19]_i_18/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.fir_data[19]_i_18_n_0
                                                                      r  genblk1.fir_data_reg[19]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.fir_data_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.fir_data_reg[19]_i_10_n_0
                                                                      r  genblk1.fir_data_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.fir_data_reg[23]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.fir_data_reg[23]_i_10_n_0
                                                                      r  genblk1.fir_data_reg[27]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.fir_data_reg[27]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    genblk1.fir_data_reg[27]_i_10_n_4
                                                                      r  genblk1.fir_data[27]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  genblk1.fir_data[27]_i_2/O
                         net (fo=1, unplaced)         0.473    10.703    genblk1.fir_data[27]_i_2_n_0
                                                                      r  genblk1.fir_data_reg[27]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.099 r  genblk1.fir_data_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.099    genblk1.fir_data_reg[27]_i_1_n_0
                                                                      r  genblk1.fir_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.430 r  genblk1.fir_data_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.000    11.430    genblk1.fir_data_reg[31]_i_2_n_4
                         FDCE                                         r  genblk1.fir_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.fir_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.355ns  (logic 8.590ns (75.646%)  route 2.765ns (24.354%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.fir_data0__3/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.fir_data0__3/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.fir_data0__3_n_106
                                                                      r  genblk1.fir_data0__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.fir_data0__4/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.fir_data0__4_n_105
                                                                      r  genblk1.fir_data[19]_i_18/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.fir_data[19]_i_18/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.fir_data[19]_i_18_n_0
                                                                      r  genblk1.fir_data_reg[19]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.fir_data_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.fir_data_reg[19]_i_10_n_0
                                                                      r  genblk1.fir_data_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.fir_data_reg[23]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.fir_data_reg[23]_i_10_n_0
                                                                      r  genblk1.fir_data_reg[27]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.fir_data_reg[27]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    genblk1.fir_data_reg[27]_i_10_n_4
                                                                      r  genblk1.fir_data[27]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  genblk1.fir_data[27]_i_2/O
                         net (fo=1, unplaced)         0.473    10.703    genblk1.fir_data[27]_i_2_n_0
                                                                      r  genblk1.fir_data_reg[27]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.099 r  genblk1.fir_data_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.099    genblk1.fir_data_reg[27]_i_1_n_0
                                                                      r  genblk1.fir_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.355 r  genblk1.fir_data_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.000    11.355    genblk1.fir_data_reg[31]_i_2_n_5
                         FDCE                                         r  genblk1.fir_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.fir_data_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.331ns  (logic 8.566ns (75.594%)  route 2.765ns (24.406%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.fir_data0__3/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.fir_data0__3/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.fir_data0__3_n_106
                                                                      r  genblk1.fir_data0__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.fir_data0__4/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.fir_data0__4_n_105
                                                                      r  genblk1.fir_data[19]_i_18/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.fir_data[19]_i_18/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.fir_data[19]_i_18_n_0
                                                                      r  genblk1.fir_data_reg[19]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.fir_data_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.fir_data_reg[19]_i_10_n_0
                                                                      r  genblk1.fir_data_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.fir_data_reg[23]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.fir_data_reg[23]_i_10_n_0
                                                                      r  genblk1.fir_data_reg[27]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.fir_data_reg[27]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    genblk1.fir_data_reg[27]_i_10_n_4
                                                                      r  genblk1.fir_data[27]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  genblk1.fir_data[27]_i_2/O
                         net (fo=1, unplaced)         0.473    10.703    genblk1.fir_data[27]_i_2_n_0
                                                                      r  genblk1.fir_data_reg[27]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.099 r  genblk1.fir_data_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.099    genblk1.fir_data_reg[27]_i_1_n_0
                                                                      r  genblk1.fir_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.331 r  genblk1.fir_data_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.000    11.331    genblk1.fir_data_reg[31]_i_2_n_7
                         FDCE                                         r  genblk1.fir_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[28]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.fir_data_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.319ns  (logic 8.554ns (75.568%)  route 2.765ns (24.432%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.fir_data0__3/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.fir_data0__3/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.fir_data0__3_n_106
                                                                      r  genblk1.fir_data0__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.fir_data0__4/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.fir_data0__4_n_105
                                                                      r  genblk1.fir_data[19]_i_18/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.fir_data[19]_i_18/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.fir_data[19]_i_18_n_0
                                                                      r  genblk1.fir_data_reg[19]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.fir_data_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.fir_data_reg[19]_i_10_n_0
                                                                      r  genblk1.fir_data_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.fir_data_reg[23]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    genblk1.fir_data_reg[23]_i_10_n_4
                                                                      r  genblk1.fir_data[23]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  genblk1.fir_data[23]_i_2/O
                         net (fo=1, unplaced)         0.473    10.586    genblk1.fir_data[23]_i_2_n_0
                                                                      r  genblk1.fir_data_reg[23]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.982 r  genblk1.fir_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.982    genblk1.fir_data_reg[23]_i_1_n_0
                                                                      r  genblk1.fir_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.319 r  genblk1.fir_data_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.319    genblk1.fir_data_reg[27]_i_1_n_6
                         FDCE                                         r  genblk1.fir_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[25]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.fir_data_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.313ns  (logic 8.548ns (75.556%)  route 2.765ns (24.444%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.fir_data0__3/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.fir_data0__3/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.fir_data0__3_n_106
                                                                      r  genblk1.fir_data0__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.fir_data0__4/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.fir_data0__4_n_105
                                                                      r  genblk1.fir_data[19]_i_18/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.fir_data[19]_i_18/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.fir_data[19]_i_18_n_0
                                                                      r  genblk1.fir_data_reg[19]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.fir_data_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.fir_data_reg[19]_i_10_n_0
                                                                      r  genblk1.fir_data_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.fir_data_reg[23]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    genblk1.fir_data_reg[23]_i_10_n_4
                                                                      r  genblk1.fir_data[23]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  genblk1.fir_data[23]_i_2/O
                         net (fo=1, unplaced)         0.473    10.586    genblk1.fir_data[23]_i_2_n_0
                                                                      r  genblk1.fir_data_reg[23]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.982 r  genblk1.fir_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.982    genblk1.fir_data_reg[23]_i_1_n_0
                                                                      r  genblk1.fir_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.313 r  genblk1.fir_data_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.313    genblk1.fir_data_reg[27]_i_1_n_4
                         FDCE                                         r  genblk1.fir_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.fir_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.238ns  (logic 8.473ns (75.392%)  route 2.765ns (24.608%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.fir_data0__3/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.fir_data0__3/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.fir_data0__3_n_106
                                                                      r  genblk1.fir_data0__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.fir_data0__4/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.fir_data0__4_n_105
                                                                      r  genblk1.fir_data[19]_i_18/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.fir_data[19]_i_18/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.fir_data[19]_i_18_n_0
                                                                      r  genblk1.fir_data_reg[19]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.fir_data_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.fir_data_reg[19]_i_10_n_0
                                                                      r  genblk1.fir_data_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.fir_data_reg[23]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    genblk1.fir_data_reg[23]_i_10_n_4
                                                                      r  genblk1.fir_data[23]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  genblk1.fir_data[23]_i_2/O
                         net (fo=1, unplaced)         0.473    10.586    genblk1.fir_data[23]_i_2_n_0
                                                                      r  genblk1.fir_data_reg[23]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.982 r  genblk1.fir_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.982    genblk1.fir_data_reg[23]_i_1_n_0
                                                                      r  genblk1.fir_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.238 r  genblk1.fir_data_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.238    genblk1.fir_data_reg[27]_i_1_n_5
                         FDCE                                         r  genblk1.fir_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[26]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.fir_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.214ns  (logic 8.449ns (75.340%)  route 2.765ns (24.660%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.fir_data0__3/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.fir_data0__3/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.fir_data0__3_n_106
                                                                      r  genblk1.fir_data0__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.fir_data0__4/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.fir_data0__4_n_105
                                                                      r  genblk1.fir_data[19]_i_18/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.fir_data[19]_i_18/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.fir_data[19]_i_18_n_0
                                                                      r  genblk1.fir_data_reg[19]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.fir_data_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.fir_data_reg[19]_i_10_n_0
                                                                      r  genblk1.fir_data_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.fir_data_reg[23]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    genblk1.fir_data_reg[23]_i_10_n_4
                                                                      r  genblk1.fir_data[23]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  genblk1.fir_data[23]_i_2/O
                         net (fo=1, unplaced)         0.473    10.586    genblk1.fir_data[23]_i_2_n_0
                                                                      r  genblk1.fir_data_reg[23]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.982 r  genblk1.fir_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.982    genblk1.fir_data_reg[23]_i_1_n_0
                                                                      r  genblk1.fir_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.214 r  genblk1.fir_data_reg[27]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.214    genblk1.fir_data_reg[27]_i_1_n_7
                         FDCE                                         r  genblk1.fir_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[24]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.fir_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.080ns  (logic 8.455ns (76.305%)  route 2.625ns (23.695%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.fir_data0__3/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.fir_data0__3/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.fir_data0__3_n_106
                                                                      r  genblk1.fir_data0__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.fir_data0__4/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.fir_data0__4_n_105
                                                                      r  genblk1.fir_data[19]_i_18/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.fir_data[19]_i_18/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.fir_data[19]_i_18_n_0
                                                                      r  genblk1.fir_data_reg[19]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.fir_data_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.fir_data_reg[19]_i_10_n_0
                                                                      r  genblk1.fir_data_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.183 r  genblk1.fir_data_reg[23]_i_10/O[1]
                         net (fo=2, unplaced)         0.323     9.506    genblk1.fir_data_reg[23]_i_10_n_6
                                                                      r  genblk1.fir_data[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.306     9.812 r  genblk1.fir_data[23]_i_4/O
                         net (fo=1, unplaced)         0.639    10.451    genblk1.fir_data[23]_i_4_n_0
                                                                      r  genblk1.fir_data_reg[23]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.629    11.080 r  genblk1.fir_data_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.080    genblk1.fir_data_reg[23]_i_1_n_4
                         FDCE                                         r  genblk1.fir_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[23]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.fir_data_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.025ns  (logic 8.246ns (74.790%)  route 2.779ns (25.210%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.fir_data0__3/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.fir_data0__3/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.fir_data0__3_n_106
                                                                      r  genblk1.fir_data0__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.fir_data0__4/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.fir_data0__4_n_105
                                                                      r  genblk1.fir_data[19]_i_18/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.fir_data[19]_i_18/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.fir_data[19]_i_18_n_0
                                                                      r  genblk1.fir_data_reg[19]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.882 r  genblk1.fir_data_reg[19]_i_10/O[2]
                         net (fo=2, unplaced)         1.125    10.007    genblk1.fir_data_reg[19]_i_10_n_5
                                                                      r  genblk1.fir_data[19]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.301    10.308 r  genblk1.fir_data[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.308    genblk1.fir_data[19]_i_7_n_0
                                                                      r  genblk1.fir_data_reg[19]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.688 r  genblk1.fir_data_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.688    genblk1.fir_data_reg[19]_i_1_n_0
                                                                      r  genblk1.fir_data_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.025 r  genblk1.fir_data_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.025    genblk1.fir_data_reg[23]_i_1_n_6
                         FDCE                                         r  genblk1.fir_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            genblk1.data_length_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[0]
                         FDCE                                         r  genblk1.data_length_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_length_reg[0]/C

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            genblk1.data_length_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[10]
                         FDCE                                         r  genblk1.data_length_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_length_reg[10]/C

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            genblk1.data_length_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[11]
                         FDCE                                         r  genblk1.data_length_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_length_reg[11]/C

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            genblk1.data_length_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[12]
                         FDCE                                         r  genblk1.data_length_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_length_reg[12]/C

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            genblk1.data_length_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[13]
                         FDCE                                         r  genblk1.data_length_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_length_reg[13]/C

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            genblk1.data_length_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[14]
                         FDCE                                         r  genblk1.data_length_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_length_reg[14]/C

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            genblk1.data_length_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[15]
                         FDCE                                         r  genblk1.data_length_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_length_reg[15]/C

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            genblk1.data_length_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[16]
                         FDCE                                         r  genblk1.data_length_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_length_reg[16]/C

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            genblk1.data_length_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[17]
                         FDCE                                         r  genblk1.data_length_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_length_reg[17]/C

Slack:                    inf
  Source:                 wdata[18]
                            (input port)
  Destination:            genblk1.data_length_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[18] (IN)
                         net (fo=0)                   0.000     0.000    wdata[18]
                                                                      r  wdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[18]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[18]
                         FDCE                                         r  genblk1.data_length_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=146, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_length_reg[18]/C





