From 938bfab4cd744f015cb492d3a589427da532410b Mon Sep 17 00:00:00 2001
From: Nils Wistoff <nwistoff@iis.ee.ethz.ch>
Date: Fri, 17 Feb 2023 17:30:28 +0100
Subject: [PATCH] Bender.yml: Exclude BUFGCE

This leads to a re-definition during FPGA synthesis
---
 Bender.yml | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/Bender.yml b/Bender.yml
index cd118ef..d20ea95 100644
--- a/Bender.yml
+++ b/Bender.yml
@@ -12,7 +12,7 @@ sources:
       - C910_RTL_FACTORY/gen_rtl/common/rtl/booth_code_v1.v
       - C910_RTL_FACTORY/gen_rtl/common/rtl/compressor_32.v
       - C910_RTL_FACTORY/gen_rtl/common/rtl/compressor_42.v
-      - C910_RTL_FACTORY/gen_rtl/common/rtl/BUFGCE.v
+      # - C910_RTL_FACTORY/gen_rtl/common/rtl/BUFGCE.v
       - C910_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v
       - C910_RTL_FACTORY/gen_rtl/biu/rtl/ct_biu_csr_req_arbiter.v
       - C910_RTL_FACTORY/gen_rtl/biu/rtl/ct_biu_lowpower.v
@@ -499,7 +499,7 @@ sources:
       - smart_run/logical/common/timer.v
       - smart_run/logical/common/wid_entry.v
       - smart_run/logical/common/soc.v
-      - smart_run/logical/common/BUFGCE.v
+      # - smart_run/logical/common/BUFGCE.v
       - smart_run/logical/common/rv_integration_platform.v
       - smart_run/logical/common/err_gen.v
       - smart_run/logical/ahb/ahb.v
-- 
2.16.5

