Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Aug  4 15:17:21 2022
| Host         : DESKTOP-NHSH7S2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Exercice2_bd_wrapper_timing_summary_routed.rpt -pb Exercice2_bd_wrapper_timing_summary_routed.pb -rpx Exercice2_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Exercice2_bd_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.029        0.000                      0                19750        0.052        0.000                      0                19603        0.538        0.000                       0                  7589  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
clk_fpga_0                           {0.000 10.000}       20.000          50.000          
clk_fpga_1                           {0.000 500.000}      1000.000        1.000           
sys_clock                            {0.000 4.000}        8.000           125.000         
  clk_out1_Exercice2_bd_clk_wiz_0_0  {0.000 6.734}        13.468          74.250          
    CLKFBIN                          {0.000 6.734}        13.468          74.250          
    PixelClkIO                       {0.000 6.734}        13.468          74.250          
    SerialClkIO                      {0.000 1.347}        2.694           371.250         
  clkfbout_Exercice2_bd_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                 9.404        0.000                      0                 1226        0.101        0.000                      0                 1226        9.020        0.000                       0                   618  
clk_fpga_1                               980.648        0.000                      0                  453        0.122        0.000                      0                  453      498.750        0.000                       0                   221  
sys_clock                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_Exercice2_bd_clk_wiz_0_0        4.029        0.000                      0                17879        0.052        0.000                      0                17879        3.734        0.000                       0                  6724  
    CLKFBIN                                                                                                                                                                           12.219        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                        11.313        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                        0.538        0.000                       0                    10  
  clkfbout_Exercice2_bd_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Exercice2_bd_clk_wiz_0_0  clk_fpga_0                              58.640        0.000                      0                   36                                                                        
clk_out1_Exercice2_bd_clk_wiz_0_0  clk_fpga_1                              12.309        0.000                      0                    8                                                                        
clk_fpga_0                         clk_out1_Exercice2_bd_clk_wiz_0_0       11.878        0.000                      0                   85                                                                        
clk_fpga_1                         clk_out1_Exercice2_bd_clk_wiz_0_0      998.709        0.000                      0                   18                                                                        
clk_out1_Exercice2_bd_clk_wiz_0_0  PixelClkIO                               7.213        0.000                      0                   38        0.120        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         ----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                  clk_out1_Exercice2_bd_clk_wiz_0_0  clk_out1_Exercice2_bd_clk_wiz_0_0        7.430        0.000                      0                    7        0.498        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.404ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.824ns  (logic 2.796ns (28.462%)  route 7.028ns (71.538%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         1.765     3.073    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[27])
                                                      1.438     4.511 f  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[27]
                         net (fo=1, routed)           1.180     5.691    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[41]
    SLICE_X1Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.815 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2/O
                         net (fo=5, routed)           0.988     6.803    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2_n_4
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.927 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[73]_INST_0_i_1/O
                         net (fo=5, routed)           0.828     7.755    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2_0[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.879 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=5, routed)           0.528     8.407    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.150     8.557 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.842     9.398    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.356     9.754 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.599    10.353    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.327    10.680 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.129    11.809    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.153    11.962 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[31]_i_1/O
                         net (fo=10, routed)          0.934    12.896    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i
    SLICE_X4Y45          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         1.551    22.743    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X4Y45          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[16]/C
                         clock pessimism              0.230    22.974    
                         clock uncertainty           -0.302    22.672    
    SLICE_X4Y45          FDRE (Setup_fdre_C_CE)      -0.372    22.300    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[16]
  -------------------------------------------------------------------
                         required time                         22.300    
                         arrival time                         -12.896    
  -------------------------------------------------------------------
                         slack                                  9.404    

Slack (MET) :             9.404ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.824ns  (logic 2.796ns (28.462%)  route 7.028ns (71.538%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         1.765     3.073    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[27])
                                                      1.438     4.511 f  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[27]
                         net (fo=1, routed)           1.180     5.691    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[41]
    SLICE_X1Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.815 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2/O
                         net (fo=5, routed)           0.988     6.803    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2_n_4
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.927 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[73]_INST_0_i_1/O
                         net (fo=5, routed)           0.828     7.755    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2_0[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.879 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=5, routed)           0.528     8.407    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.150     8.557 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.842     9.398    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.356     9.754 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.599    10.353    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.327    10.680 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.129    11.809    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.153    11.962 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[31]_i_1/O
                         net (fo=10, routed)          0.934    12.896    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i
    SLICE_X4Y45          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         1.551    22.743    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X4Y45          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][5]/C
                         clock pessimism              0.230    22.974    
                         clock uncertainty           -0.302    22.672    
    SLICE_X4Y45          FDRE (Setup_fdre_C_CE)      -0.372    22.300    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][5]
  -------------------------------------------------------------------
                         required time                         22.300    
                         arrival time                         -12.896    
  -------------------------------------------------------------------
                         slack                                  9.404    

Slack (MET) :             9.514ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.668ns  (logic 2.796ns (28.919%)  route 6.872ns (71.081%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         1.765     3.073    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[27])
                                                      1.438     4.511 f  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[27]
                         net (fo=1, routed)           1.180     5.691    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[41]
    SLICE_X1Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.815 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2/O
                         net (fo=5, routed)           0.988     6.803    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2_n_4
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.927 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[73]_INST_0_i_1/O
                         net (fo=5, routed)           0.828     7.755    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2_0[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.879 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=5, routed)           0.528     8.407    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.150     8.557 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.842     9.398    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.356     9.754 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.599    10.353    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.327    10.680 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.129    11.809    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.153    11.962 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[31]_i_1/O
                         net (fo=10, routed)          0.779    12.741    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i
    SLICE_X6Y46          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         1.506    22.698    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X6Y46          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[12]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X6Y46          FDRE (Setup_fdre_C_CE)      -0.372    22.255    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[12]
  -------------------------------------------------------------------
                         required time                         22.255    
                         arrival time                         -12.741    
  -------------------------------------------------------------------
                         slack                                  9.514    

Slack (MET) :             9.514ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.668ns  (logic 2.796ns (28.919%)  route 6.872ns (71.081%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         1.765     3.073    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[27])
                                                      1.438     4.511 f  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[27]
                         net (fo=1, routed)           1.180     5.691    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[41]
    SLICE_X1Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.815 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2/O
                         net (fo=5, routed)           0.988     6.803    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2_n_4
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.927 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[73]_INST_0_i_1/O
                         net (fo=5, routed)           0.828     7.755    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2_0[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.879 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=5, routed)           0.528     8.407    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.150     8.557 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.842     9.398    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.356     9.754 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.599    10.353    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.327    10.680 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.129    11.809    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.153    11.962 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[31]_i_1/O
                         net (fo=10, routed)          0.779    12.741    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i
    SLICE_X6Y46          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         1.506    22.698    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X6Y46          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[17]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X6Y46          FDRE (Setup_fdre_C_CE)      -0.372    22.255    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[17]
  -------------------------------------------------------------------
                         required time                         22.255    
                         arrival time                         -12.741    
  -------------------------------------------------------------------
                         slack                                  9.514    

Slack (MET) :             9.514ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.668ns  (logic 2.796ns (28.919%)  route 6.872ns (71.081%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         1.765     3.073    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[27])
                                                      1.438     4.511 f  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[27]
                         net (fo=1, routed)           1.180     5.691    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[41]
    SLICE_X1Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.815 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2/O
                         net (fo=5, routed)           0.988     6.803    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2_n_4
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.927 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[73]_INST_0_i_1/O
                         net (fo=5, routed)           0.828     7.755    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2_0[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.879 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=5, routed)           0.528     8.407    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.150     8.557 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.842     9.398    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.356     9.754 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.599    10.353    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.327    10.680 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.129    11.809    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.153    11.962 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[31]_i_1/O
                         net (fo=10, routed)          0.779    12.741    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i
    SLICE_X6Y46          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         1.506    22.698    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X6Y46          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][1]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X6Y46          FDRE (Setup_fdre_C_CE)      -0.372    22.255    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][1]
  -------------------------------------------------------------------
                         required time                         22.255    
                         arrival time                         -12.741    
  -------------------------------------------------------------------
                         slack                                  9.514    

Slack (MET) :             9.514ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.668ns  (logic 2.796ns (28.919%)  route 6.872ns (71.081%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         1.765     3.073    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[27])
                                                      1.438     4.511 f  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[27]
                         net (fo=1, routed)           1.180     5.691    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[41]
    SLICE_X1Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.815 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2/O
                         net (fo=5, routed)           0.988     6.803    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2_n_4
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.927 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[73]_INST_0_i_1/O
                         net (fo=5, routed)           0.828     7.755    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2_0[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.879 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=5, routed)           0.528     8.407    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.150     8.557 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.842     9.398    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.356     9.754 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.599    10.353    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.327    10.680 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.129    11.809    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.153    11.962 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[31]_i_1/O
                         net (fo=10, routed)          0.779    12.741    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i
    SLICE_X6Y46          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         1.506    22.698    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X6Y46          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][2]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X6Y46          FDRE (Setup_fdre_C_CE)      -0.372    22.255    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][2]
  -------------------------------------------------------------------
                         required time                         22.255    
                         arrival time                         -12.741    
  -------------------------------------------------------------------
                         slack                                  9.514    

Slack (MET) :             9.514ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.668ns  (logic 2.796ns (28.919%)  route 6.872ns (71.081%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         1.765     3.073    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[27])
                                                      1.438     4.511 f  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[27]
                         net (fo=1, routed)           1.180     5.691    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[41]
    SLICE_X1Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.815 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2/O
                         net (fo=5, routed)           0.988     6.803    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2_n_4
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.927 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[73]_INST_0_i_1/O
                         net (fo=5, routed)           0.828     7.755    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2_0[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.879 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=5, routed)           0.528     8.407    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.150     8.557 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.842     9.398    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.356     9.754 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.599    10.353    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.327    10.680 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.129    11.809    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.153    11.962 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[31]_i_1/O
                         net (fo=10, routed)          0.779    12.741    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i
    SLICE_X6Y46          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         1.506    22.698    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X6Y46          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][3]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X6Y46          FDRE (Setup_fdre_C_CE)      -0.372    22.255    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][3]
  -------------------------------------------------------------------
                         required time                         22.255    
                         arrival time                         -12.741    
  -------------------------------------------------------------------
                         slack                                  9.514    

Slack (MET) :             9.514ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.668ns  (logic 2.796ns (28.919%)  route 6.872ns (71.081%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         1.765     3.073    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[27])
                                                      1.438     4.511 f  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[27]
                         net (fo=1, routed)           1.180     5.691    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[41]
    SLICE_X1Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.815 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2/O
                         net (fo=5, routed)           0.988     6.803    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2_n_4
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.927 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[73]_INST_0_i_1/O
                         net (fo=5, routed)           0.828     7.755    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2_0[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.879 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=5, routed)           0.528     8.407    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.150     8.557 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.842     9.398    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.356     9.754 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.599    10.353    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.327    10.680 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.129    11.809    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.153    11.962 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[31]_i_1/O
                         net (fo=10, routed)          0.779    12.741    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i
    SLICE_X6Y46          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         1.506    22.698    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X6Y46          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][4]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X6Y46          FDRE (Setup_fdre_C_CE)      -0.372    22.255    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][4]
  -------------------------------------------------------------------
                         required time                         22.255    
                         arrival time                         -12.741    
  -------------------------------------------------------------------
                         slack                                  9.514    

Slack (MET) :             9.557ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.589ns  (logic 2.796ns (29.159%)  route 6.793ns (70.841%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         1.765     3.073    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[27])
                                                      1.438     4.511 f  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[27]
                         net (fo=1, routed)           1.180     5.691    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[41]
    SLICE_X1Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.815 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2/O
                         net (fo=5, routed)           0.988     6.803    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2_n_4
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.927 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[73]_INST_0_i_1/O
                         net (fo=5, routed)           0.828     7.755    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2_0[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.879 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=5, routed)           0.528     8.407    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.150     8.557 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.842     9.398    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.356     9.754 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.599    10.353    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.327    10.680 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.129    11.809    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.153    11.962 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[31]_i_1/O
                         net (fo=10, routed)          0.699    12.661    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i
    SLICE_X7Y45          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         1.506    22.698    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X7Y45          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[13]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.408    22.219    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[13]
  -------------------------------------------------------------------
                         required time                         22.219    
                         arrival time                         -12.661    
  -------------------------------------------------------------------
                         slack                                  9.557    

Slack (MET) :             9.557ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.589ns  (logic 2.796ns (29.159%)  route 6.793ns (70.841%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         1.765     3.073    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[27])
                                                      1.438     4.511 f  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[27]
                         net (fo=1, routed)           1.180     5.691    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[41]
    SLICE_X1Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.815 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2/O
                         net (fo=5, routed)           0.988     6.803    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2_n_4
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.927 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[73]_INST_0_i_1/O
                         net (fo=5, routed)           0.828     7.755    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[5]_INST_0_i_2_0[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.879 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=5, routed)           0.528     8.407    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.150     8.557 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.842     9.398    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.356     9.754 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.599    10.353    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.327    10.680 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.129    11.809    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.153    11.962 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[31]_i_1/O
                         net (fo=10, routed)          0.699    12.661    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i
    SLICE_X7Y45          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         1.506    22.698    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X7Y45          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[14]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.408    22.219    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[14]
  -------------------------------------------------------------------
                         required time                         22.219    
                         arrival time                         -12.661    
  -------------------------------------------------------------------
                         slack                                  9.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.209%)  route 0.179ns (54.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         0.565     0.906    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X6Y50          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148     1.054 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r_reg/Q
                         net (fo=6, routed)           0.179     1.233    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/SR[0]
    SLICE_X6Y49          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         0.835     1.205    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/s_sc_aclk
    SLICE_X6Y49          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[1]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDRE (Hold_fdre_C_R)        -0.044     1.132    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.209%)  route 0.179ns (54.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         0.565     0.906    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X6Y50          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148     1.054 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r_reg/Q
                         net (fo=6, routed)           0.179     1.233    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/SR[0]
    SLICE_X6Y49          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         0.835     1.205    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/s_sc_aclk
    SLICE_X6Y49          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[2]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDRE (Hold_fdre_C_R)        -0.044     1.132    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.209%)  route 0.179ns (54.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         0.565     0.906    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X6Y50          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148     1.054 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r_reg/Q
                         net (fo=6, routed)           0.179     1.233    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/SR[0]
    SLICE_X6Y49          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         0.835     1.205    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/s_sc_aclk
    SLICE_X6Y49          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[3]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDRE (Hold_fdre_C_R)        -0.044     1.132    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.209%)  route 0.179ns (54.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         0.565     0.906    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X6Y50          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148     1.054 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r_reg/Q
                         net (fo=6, routed)           0.179     1.233    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/SR[0]
    SLICE_X6Y49          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         0.835     1.205    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/s_sc_aclk
    SLICE_X6Y49          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state_reg[0]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDRE (Hold_fdre_C_R)        -0.044     1.132    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.209%)  route 0.179ns (54.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         0.565     0.906    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X6Y50          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148     1.054 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r_reg/Q
                         net (fo=6, routed)           0.179     1.233    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/SR[0]
    SLICE_X6Y49          FDSE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         0.835     1.205    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/s_sc_aclk
    SLICE_X6Y49          FDSE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state_reg[1]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDSE (Hold_fdse_C_S)        -0.044     1.132    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.209%)  route 0.179ns (54.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         0.565     0.906    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X6Y50          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148     1.054 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r_reg/Q
                         net (fo=6, routed)           0.179     1.233    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/SR[0]
    SLICE_X6Y49          FDSE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         0.835     1.205    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/s_sc_aclk
    SLICE_X6Y49          FDSE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state_reg[2]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDSE (Hold_fdse_C_S)        -0.044     1.132    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.345%)  route 0.237ns (62.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         0.553     0.894    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X25Y66         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y66         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.237     1.271    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/from_sys_reg_0
    SLICE_X16Y65         FDSE                                         r  Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         0.824     1.194    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/aclk
    SLICE_X16Y65         FDSE                                         r  Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/Core_reg/C
                         clock pessimism             -0.034     1.160    
    SLICE_X16Y65         FDSE (Hold_fdse_C_S)         0.009     1.169    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/bsr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.345%)  route 0.237ns (62.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         0.553     0.894    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X25Y66         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y66         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.237     1.271    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/from_sys_reg_0
    SLICE_X16Y65         FDSE                                         r  Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/bsr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         0.824     1.194    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/aclk
    SLICE_X16Y65         FDSE                                         r  Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/bsr_reg/C
                         clock pessimism             -0.034     1.160    
    SLICE_X16Y65         FDSE (Hold_fdse_C_S)         0.009     1.169    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/bsr_reg
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.345%)  route 0.237ns (62.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         0.553     0.894    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X25Y66         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y66         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.237     1.271    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/from_sys_reg_0
    SLICE_X16Y65         FDSE                                         r  Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         0.824     1.194    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/aclk
    SLICE_X16Y65         FDSE                                         r  Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.034     1.160    
    SLICE_X16Y65         FDSE (Hold_fdse_C_S)         0.009     1.169    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.345%)  route 0.237ns (62.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         0.553     0.894    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X25Y66         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y66         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.237     1.271    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/from_sys_reg_0
    SLICE_X16Y65         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=618, routed)         0.824     1.194    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/aclk
    SLICE_X16Y65         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr_reg/C
                         clock pessimism             -0.034     1.160    
    SLICE_X16Y65         FDRE (Hold_fdre_C_R)         0.009     1.169    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X30Y67   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X29Y65   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X29Y65   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X29Y65   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X29Y65   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X29Y65   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X29Y65   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X31Y67   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/Core_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X29Y67   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X28Y65   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X24Y66   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X24Y66   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X28Y65   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X15Y65   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X26Y66   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X26Y66   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X26Y66   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X26Y66   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         10.000      9.500      SLICE_X16Y65   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/Core_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X28Y65   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X24Y66   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X24Y66   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X28Y65   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X30Y67   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDSE/C      n/a            0.500         10.000      9.500      SLICE_X31Y67   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/Core_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X29Y67   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X29Y67   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X29Y67   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X29Y67   Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      980.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      498.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             980.648ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 1.202ns (27.840%)  route 3.115ns (72.160%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 1002.677 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         1.662     2.970    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X26Y55         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.419     3.389 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                         net (fo=52, routed)          1.106     4.495    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/Rst_to_spi
    SLICE_X29Y58         LUT3 (Prop_lut3_I0_O)        0.299     4.794 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/FIFO_EXISTS.RX_FIFO_II_i_1/O
                         net (fo=10, routed)          1.430     6.225    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X29Y62         LUT2 (Prop_lut2_I1_O)        0.152     6.377 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_2/O
                         net (fo=1, routed)           0.579     6.955    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i__0
    SLICE_X29Y62         LUT6 (Prop_lut6_I2_O)        0.332     7.287 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     7.287    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1_n_4
    SLICE_X29Y62         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         1.485  1002.677    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X29Y62         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                         clock pessimism              0.230  1002.907    
                         clock uncertainty          -15.000   987.907    
    SLICE_X29Y62         FDRE (Setup_fdre_C_D)        0.029   987.936    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                        987.936    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                980.648    

Slack (MET) :             980.819ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 0.966ns (23.008%)  route 3.233ns (76.992%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 1002.677 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         1.662     2.970    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X26Y55         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.419     3.389 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                         net (fo=52, routed)          1.106     4.495    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/Rst_to_spi
    SLICE_X29Y58         LUT3 (Prop_lut3_I0_O)        0.299     4.794 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/FIFO_EXISTS.RX_FIFO_II_i_1/O
                         net (fo=10, routed)          1.331     6.125    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X30Y62         LUT6 (Prop_lut6_I2_O)        0.124     6.249 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2/O
                         net (fo=1, routed)           0.795     7.045    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_4
    SLICE_X30Y62         LUT5 (Prop_lut5_I0_O)        0.124     7.169 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.169    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_4
    SLICE_X30Y62         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         1.485  1002.677    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X30Y62         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
                         clock pessimism              0.230  1002.907    
                         clock uncertainty          -15.000   987.907    
    SLICE_X30Y62         FDRE (Setup_fdre_C_D)        0.081   987.988    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]
  -------------------------------------------------------------------
                         required time                        987.988    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                980.819    

Slack (MET) :             981.005ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.828ns (21.978%)  route 2.939ns (78.022%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 1002.682 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         1.663     2.971    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X33Y55         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/Q
                         net (fo=5, routed)           1.018     4.445    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1
    SLICE_X33Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.569 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps[0]_i_2/O
                         net (fo=3, routed)           0.827     5.396    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps[0]_i_2_n_4
    SLICE_X32Y54         LUT6 (Prop_lut6_I5_O)        0.124     5.520 f  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_3/O
                         net (fo=10, routed)          0.535     6.055    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_3_n_4
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124     6.179 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.560     6.738    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_4
    SLICE_X34Y54         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         1.490  1002.682    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X34Y54         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]/C
                         clock pessimism              0.230  1002.912    
                         clock uncertainty          -15.000   987.912    
    SLICE_X34Y54         FDRE (Setup_fdre_C_CE)      -0.169   987.743    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                        987.743    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                981.005    

Slack (MET) :             981.005ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.828ns (21.978%)  route 2.939ns (78.022%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 1002.682 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         1.663     2.971    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X33Y55         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/Q
                         net (fo=5, routed)           1.018     4.445    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1
    SLICE_X33Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.569 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps[0]_i_2/O
                         net (fo=3, routed)           0.827     5.396    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps[0]_i_2_n_4
    SLICE_X32Y54         LUT6 (Prop_lut6_I5_O)        0.124     5.520 f  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_3/O
                         net (fo=10, routed)          0.535     6.055    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_3_n_4
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124     6.179 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.560     6.738    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_4
    SLICE_X34Y54         FDSE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         1.490  1002.682    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X34Y54         FDSE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]/C
                         clock pessimism              0.230  1002.912    
                         clock uncertainty          -15.000   987.912    
    SLICE_X34Y54         FDSE (Setup_fdse_C_CE)      -0.169   987.743    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                        987.743    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                981.005    

Slack (MET) :             981.005ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.828ns (21.978%)  route 2.939ns (78.022%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 1002.682 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         1.663     2.971    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X33Y55         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/Q
                         net (fo=5, routed)           1.018     4.445    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1
    SLICE_X33Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.569 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps[0]_i_2/O
                         net (fo=3, routed)           0.827     5.396    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps[0]_i_2_n_4
    SLICE_X32Y54         LUT6 (Prop_lut6_I5_O)        0.124     5.520 f  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_3/O
                         net (fo=10, routed)          0.535     6.055    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_3_n_4
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124     6.179 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.560     6.738    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_4
    SLICE_X34Y54         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         1.490  1002.682    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X34Y54         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]/C
                         clock pessimism              0.230  1002.912    
                         clock uncertainty          -15.000   987.912    
    SLICE_X34Y54         FDRE (Setup_fdre_C_CE)      -0.169   987.743    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                        987.743    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                981.005    

Slack (MET) :             981.005ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.828ns (21.978%)  route 2.939ns (78.022%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 1002.682 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         1.663     2.971    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X33Y55         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/Q
                         net (fo=5, routed)           1.018     4.445    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1
    SLICE_X33Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.569 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps[0]_i_2/O
                         net (fo=3, routed)           0.827     5.396    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps[0]_i_2_n_4
    SLICE_X32Y54         LUT6 (Prop_lut6_I5_O)        0.124     5.520 f  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_3/O
                         net (fo=10, routed)          0.535     6.055    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_3_n_4
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124     6.179 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.560     6.738    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_4
    SLICE_X34Y54         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         1.490  1002.682    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X34Y54         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/C
                         clock pessimism              0.230  1002.912    
                         clock uncertainty          -15.000   987.912    
    SLICE_X34Y54         FDRE (Setup_fdre_C_CE)      -0.169   987.743    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                        987.743    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                981.005    

Slack (MET) :             981.132ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.842ns (22.408%)  route 2.916ns (77.592%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 1002.677 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         1.662     2.970    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X26Y55         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.419     3.389 f  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                         net (fo=52, routed)          1.106     4.495    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/Rst_to_spi
    SLICE_X29Y58         LUT3 (Prop_lut3_I0_O)        0.299     4.794 f  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/FIFO_EXISTS.RX_FIFO_II_i_1/O
                         net (fo=10, routed)          1.430     6.225    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X29Y62         LUT3 (Prop_lut3_I1_O)        0.124     6.349 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_i_1/O
                         net (fo=1, routed)           0.379     6.728    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_i_1_n_4
    SLICE_X29Y62         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         1.485  1002.677    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X29Y62         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/C
                         clock pessimism              0.230  1002.907    
                         clock uncertainty          -15.000   987.907    
    SLICE_X29Y62         FDRE (Setup_fdre_C_D)       -0.047   987.860    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg
  -------------------------------------------------------------------
                         required time                        987.860    
                         arrival time                          -6.728    
  -------------------------------------------------------------------
                         slack                                981.132    

Slack (MET) :             981.200ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 1.350ns (35.330%)  route 2.471ns (64.670%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 1002.683 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         1.663     2.971    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X30Y55         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/Q
                         net (fo=8, routed)           0.960     4.449    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X33Y54         LUT3 (Prop_lut3_I0_O)        0.150     4.599 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/xpm_fifo_instance.xpm_fifo_async_inst_i_3/O
                         net (fo=11, routed)          0.623     5.222    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X33Y52         LUT4 (Prop_lut4_I2_O)        0.355     5.577 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=18, routed)          0.888     6.465    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]
    SLICE_X32Y51         LUT6 (Prop_lut6_I0_O)        0.327     6.792 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_i_1/O
                         net (fo=1, routed)           0.000     6.792    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/ram_empty_i0
    SLICE_X32Y51         FDSE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         1.491  1002.683    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X32Y51         FDSE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
                         clock pessimism              0.230  1002.913    
                         clock uncertainty          -15.000   987.913    
    SLICE_X32Y51         FDSE (Setup_fdse_C_D)        0.079   987.992    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                        987.992    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                981.200    

Slack (MET) :             981.212ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.828ns (23.258%)  route 2.732ns (76.742%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 1002.682 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         1.663     2.971    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X33Y55         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/Q
                         net (fo=5, routed)           1.018     4.445    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1
    SLICE_X33Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.569 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps[0]_i_2/O
                         net (fo=3, routed)           0.827     5.396    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps[0]_i_2_n_4
    SLICE_X32Y54         LUT6 (Prop_lut6_I5_O)        0.124     5.520 f  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_3/O
                         net (fo=10, routed)          0.535     6.055    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_3_n_4
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124     6.179 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.352     6.531    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_4
    SLICE_X34Y53         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         1.490  1002.682    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X34Y53         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[2]/C
                         clock pessimism              0.230  1002.912    
                         clock uncertainty          -15.000   987.912    
    SLICE_X34Y53         FDRE (Setup_fdre_C_CE)      -0.169   987.743    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                        987.743    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                981.212    

Slack (MET) :             981.212ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.828ns (23.258%)  route 2.732ns (76.742%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 1002.682 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         1.663     2.971    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X33Y55         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/Q
                         net (fo=5, routed)           1.018     4.445    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1
    SLICE_X33Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.569 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps[0]_i_2/O
                         net (fo=3, routed)           0.827     5.396    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps[0]_i_2_n_4
    SLICE_X32Y54         LUT6 (Prop_lut6_I5_O)        0.124     5.520 f  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_3/O
                         net (fo=10, routed)          0.535     6.055    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_3_n_4
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124     6.179 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.352     6.531    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_4
    SLICE_X34Y53         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         1.490  1002.682    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X34Y53         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/C
                         clock pessimism              0.230  1002.912    
                         clock uncertainty          -15.000   987.912    
    SLICE_X34Y53         FDRE (Setup_fdre_C_CE)      -0.169   987.743    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                        987.743    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                981.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         0.561     0.902    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/ext_spi_clk
    SLICE_X29Y54         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.098    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/s_level_out_d1_cdc_to
    SLICE_X29Y54         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         0.830     1.200    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/ext_spi_clk
    SLICE_X29Y54         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.902    
    SLICE_X29Y54         FDRE (Hold_fdre_C_D)         0.075     0.977    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         0.558     0.899    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X25Y55         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.095    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/s_level_out_d1_cdc_to
    SLICE_X25Y55         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         0.827     1.197    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X25Y55         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.899    
    SLICE_X25Y55         FDRE (Hold_fdre_C_D)         0.075     0.974    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         0.561     0.902    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X26Y55         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/Q
                         net (fo=1, routed)           0.062     1.104    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Soft_Reset_frm_axi_d1
    SLICE_X26Y55         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         0.830     1.200    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X26Y55         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                         clock pessimism             -0.298     0.902    
    SLICE_X26Y55         FDRE (Hold_fdre_C_D)         0.078     0.980    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         0.561     0.902    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X31Y56         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[2]/Q
                         net (fo=3, routed)           0.077     1.120    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_0011[2]
    SLICE_X30Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.165 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[2]_i_1/O
                         net (fo=1, routed)           0.000     1.165    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[2]_i_1_n_4
    SLICE_X30Y56         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         0.830     1.200    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X30Y56         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[2]/C
                         clock pessimism             -0.285     0.915    
    SLICE_X30Y56         FDRE (Hold_fdre_C_D)         0.121     1.036    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         0.561     0.902    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/ext_spi_clk
    SLICE_X26Y55         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.108    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/s_level_out_d1_cdc_to
    SLICE_X26Y55         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         0.830     1.200    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/ext_spi_clk
    SLICE_X26Y55         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.902    
    SLICE_X26Y55         FDRE (Hold_fdre_C_D)         0.075     0.977    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         0.558     0.899    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/ext_spi_clk
    SLICE_X22Y56         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.105    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/s_level_out_d1_cdc_to
    SLICE_X22Y56         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         0.827     1.197    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/ext_spi_clk
    SLICE_X22Y56         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.899    
    SLICE_X22Y56         FDRE (Hold_fdre_C_D)         0.075     0.974    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         0.561     0.902    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X26Y56         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.108    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/s_level_out_d1_cdc_to
    SLICE_X26Y56         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         0.830     1.200    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X26Y56         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.902    
    SLICE_X26Y56         FDRE (Hold_fdre_C_D)         0.075     0.977    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         0.561     0.902    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X28Y56         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[4]/Q
                         net (fo=1, routed)           0.116     1.182    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIB1
    SLICE_X28Y58         RAMD32                                       r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         0.829     1.199    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X28Y58         RAMD32                                       r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.282     0.917    
    SLICE_X28Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.041    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.640%)  route 0.121ns (39.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         0.561     0.902    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X33Y53         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]/Q
                         net (fo=2, routed)           0.121     1.163    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/dout[3]
    SLICE_X34Y53         LUT5 (Prop_lut5_I2_O)        0.045     1.208 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.208    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[3]_i_1_n_4
    SLICE_X34Y53         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         0.831     1.201    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X34Y53         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/C
                         clock pessimism             -0.263     0.938    
    SLICE_X34Y53         FDRE (Hold_fdre_C_D)         0.121     1.059    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.640%)  route 0.121ns (39.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         0.561     0.902    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X33Y53         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]/Q
                         net (fo=2, routed)           0.121     1.163    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/dout[3]
    SLICE_X34Y53         LUT5 (Prop_lut5_I4_O)        0.045     1.208 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.208    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[4]_i_1_n_4
    SLICE_X34Y53         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=220, routed)         0.831     1.201    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X34Y53         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/C
                         clock pessimism             -0.263     0.938    
    SLICE_X34Y53         FDRE (Hold_fdre_C_D)         0.121     1.059    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y3  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         1000.000    999.000    SLICE_X27Y57   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         1000.000    999.000    SLICE_X27Y58   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1_CDC_1/C
Min Period        n/a     FDRE/C      n/a            1.000         1000.000    999.000    SLICE_X29Y58   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_2/C
Min Period        n/a     FDRE/C      n/a            1.000         1000.000    999.000    SLICE_X26Y55   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         1000.000    999.000    SLICE_X26Y55   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C      n/a            1.000         1000.000    999.000    SLICE_X26Y55   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C      n/a            1.000         1000.000    999.000    SLICE_X29Y54   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         1000.000    999.000    SLICE_X29Y54   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C      n/a            1.000         1000.000    999.000    SLICE_X29Y54   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X28Y59   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X28Y59   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X28Y59   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X28Y59   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X28Y59   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X28Y59   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         500.000     498.750    SLICE_X28Y59   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         500.000     498.750    SLICE_X28Y59   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X28Y58   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X28Y58   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X28Y58   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X28Y58   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X28Y58   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X28Y58   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X28Y58   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X28Y58   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X28Y58   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X28Y58   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X28Y58   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X28Y58   Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Exercice2_bd_clk_wiz_0_0
  To Clock:  clk_out1_Exercice2_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 2.087ns (23.930%)  route 6.634ns (76.070%))
  Logic Levels:           9  (LUT2=4 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 12.120 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.675    -0.683    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X20Y42         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.165 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129]/Q
                         net (fo=3, routed)           0.533     0.368    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/Q[0]
    SLICE_X20Y42         LUT2 (Prop_lut2_I0_O)        0.148     0.516 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.450     0.966    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X22Y42         LUT2 (Prop_lut2_I0_O)        0.328     1.294 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.564     1.858    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     1.982 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=26, routed)          1.039     3.021    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_phasesH/s_axi_CTRL_ARVALID
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.152     3.173 f  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_phasesH/rdata[31]_i_3/O
                         net (fo=38, routed)          0.859     4.032    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ar_hs
    SLICE_X20Y39         LUT6 (Prop_lut6_I1_O)        0.326     4.358 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_5/O
                         net (fo=1, routed)           0.423     4.781    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_5_n_4
    SLICE_X20Y38         LUT5 (Prop_lut5_I4_O)        0.124     4.905 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_2/O
                         net (fo=3, routed)           0.718     5.623    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_2_n_4
    SLICE_X24Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.747 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthOut[15]_i_3/O
                         net (fo=6, routed)           0.616     6.363    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthOut[15]_i_3_n_4
    SLICE_X25Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.487 f  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ier[1]_i_2/O
                         net (fo=5, routed)           0.510     6.997    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ier[1]_i_2_n_4
    SLICE_X25Y32         LUT3 (Prop_lut3_I2_O)        0.119     7.116 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn[15]_i_1/O
                         net (fo=16, routed)          0.922     8.038    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn[15]_i_1_n_4
    SLICE_X25Y26         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.483    12.120    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_clk
    SLICE_X25Y26         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[4]/C
                         clock pessimism              0.487    12.607    
                         clock uncertainty           -0.127    12.480    
    SLICE_X25Y26         FDRE (Setup_fdre_C_CE)      -0.413    12.067    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[4]
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  4.029    

Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 2.087ns (23.930%)  route 6.634ns (76.070%))
  Logic Levels:           9  (LUT2=4 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 12.120 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.675    -0.683    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X20Y42         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.165 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129]/Q
                         net (fo=3, routed)           0.533     0.368    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/Q[0]
    SLICE_X20Y42         LUT2 (Prop_lut2_I0_O)        0.148     0.516 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.450     0.966    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X22Y42         LUT2 (Prop_lut2_I0_O)        0.328     1.294 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.564     1.858    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     1.982 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=26, routed)          1.039     3.021    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_phasesH/s_axi_CTRL_ARVALID
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.152     3.173 f  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_phasesH/rdata[31]_i_3/O
                         net (fo=38, routed)          0.859     4.032    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ar_hs
    SLICE_X20Y39         LUT6 (Prop_lut6_I1_O)        0.326     4.358 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_5/O
                         net (fo=1, routed)           0.423     4.781    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_5_n_4
    SLICE_X20Y38         LUT5 (Prop_lut5_I4_O)        0.124     4.905 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_2/O
                         net (fo=3, routed)           0.718     5.623    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_2_n_4
    SLICE_X24Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.747 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthOut[15]_i_3/O
                         net (fo=6, routed)           0.616     6.363    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthOut[15]_i_3_n_4
    SLICE_X25Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.487 f  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ier[1]_i_2/O
                         net (fo=5, routed)           0.510     6.997    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ier[1]_i_2_n_4
    SLICE_X25Y32         LUT3 (Prop_lut3_I2_O)        0.119     7.116 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn[15]_i_1/O
                         net (fo=16, routed)          0.922     8.038    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn[15]_i_1_n_4
    SLICE_X25Y26         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.483    12.120    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_clk
    SLICE_X25Y26         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[5]/C
                         clock pessimism              0.487    12.607    
                         clock uncertainty           -0.127    12.480    
    SLICE_X25Y26         FDRE (Setup_fdre_C_CE)      -0.413    12.067    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[5]
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  4.029    

Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 2.087ns (23.930%)  route 6.634ns (76.070%))
  Logic Levels:           9  (LUT2=4 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 12.120 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.675    -0.683    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X20Y42         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.165 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129]/Q
                         net (fo=3, routed)           0.533     0.368    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/Q[0]
    SLICE_X20Y42         LUT2 (Prop_lut2_I0_O)        0.148     0.516 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.450     0.966    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X22Y42         LUT2 (Prop_lut2_I0_O)        0.328     1.294 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.564     1.858    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     1.982 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=26, routed)          1.039     3.021    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_phasesH/s_axi_CTRL_ARVALID
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.152     3.173 f  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_phasesH/rdata[31]_i_3/O
                         net (fo=38, routed)          0.859     4.032    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ar_hs
    SLICE_X20Y39         LUT6 (Prop_lut6_I1_O)        0.326     4.358 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_5/O
                         net (fo=1, routed)           0.423     4.781    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_5_n_4
    SLICE_X20Y38         LUT5 (Prop_lut5_I4_O)        0.124     4.905 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_2/O
                         net (fo=3, routed)           0.718     5.623    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_2_n_4
    SLICE_X24Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.747 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthOut[15]_i_3/O
                         net (fo=6, routed)           0.616     6.363    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthOut[15]_i_3_n_4
    SLICE_X25Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.487 f  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ier[1]_i_2/O
                         net (fo=5, routed)           0.510     6.997    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ier[1]_i_2_n_4
    SLICE_X25Y32         LUT3 (Prop_lut3_I2_O)        0.119     7.116 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn[15]_i_1/O
                         net (fo=16, routed)          0.922     8.038    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn[15]_i_1_n_4
    SLICE_X25Y26         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.483    12.120    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_clk
    SLICE_X25Y26         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[6]/C
                         clock pessimism              0.487    12.607    
                         clock uncertainty           -0.127    12.480    
    SLICE_X25Y26         FDRE (Setup_fdre_C_CE)      -0.413    12.067    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[6]
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  4.029    

Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 2.087ns (23.930%)  route 6.634ns (76.070%))
  Logic Levels:           9  (LUT2=4 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 12.120 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.675    -0.683    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X20Y42         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.165 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129]/Q
                         net (fo=3, routed)           0.533     0.368    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/Q[0]
    SLICE_X20Y42         LUT2 (Prop_lut2_I0_O)        0.148     0.516 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.450     0.966    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X22Y42         LUT2 (Prop_lut2_I0_O)        0.328     1.294 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.564     1.858    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     1.982 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=26, routed)          1.039     3.021    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_phasesH/s_axi_CTRL_ARVALID
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.152     3.173 f  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_phasesH/rdata[31]_i_3/O
                         net (fo=38, routed)          0.859     4.032    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ar_hs
    SLICE_X20Y39         LUT6 (Prop_lut6_I1_O)        0.326     4.358 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_5/O
                         net (fo=1, routed)           0.423     4.781    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_5_n_4
    SLICE_X20Y38         LUT5 (Prop_lut5_I4_O)        0.124     4.905 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_2/O
                         net (fo=3, routed)           0.718     5.623    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_2_n_4
    SLICE_X24Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.747 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthOut[15]_i_3/O
                         net (fo=6, routed)           0.616     6.363    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthOut[15]_i_3_n_4
    SLICE_X25Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.487 f  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ier[1]_i_2/O
                         net (fo=5, routed)           0.510     6.997    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ier[1]_i_2_n_4
    SLICE_X25Y32         LUT3 (Prop_lut3_I2_O)        0.119     7.116 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn[15]_i_1/O
                         net (fo=16, routed)          0.922     8.038    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn[15]_i_1_n_4
    SLICE_X25Y26         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.483    12.120    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_clk
    SLICE_X25Y26         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[7]/C
                         clock pessimism              0.487    12.607    
                         clock uncertainty           -0.127    12.480    
    SLICE_X25Y26         FDRE (Setup_fdre_C_CE)      -0.413    12.067    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[7]
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  4.029    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 4.147ns (44.970%)  route 5.075ns (55.030%))
  Logic Levels:           19  (CARRY4=12 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 12.124 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.675    -0.683    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X11Y32         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/Q
                         net (fo=5, routed)           1.101     0.874    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/tmp_fu_987_p4[5]
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.124     0.998 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_8/O
                         net (fo=1, routed)           0.574     1.572    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_8_n_4
    SLICE_X15Y31         LUT5 (Prop_lut5_I4_O)        0.124     1.696 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_6/O
                         net (fo=1, routed)           0.405     2.101    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_6_n_4
    SLICE_X15Y33         LUT6 (Prop_lut6_I5_O)        0.124     2.225 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_3/O
                         net (fo=5, routed)           0.742     2.967    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/p_0_in3_in
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124     3.091 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066[19]_i_14/O
                         net (fo=1, routed)           0.000     3.091    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066[19]_i_14_n_4
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.641    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[19]_i_10_n_4
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.755    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[23]_i_10_n_4
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.869 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.869    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[27]_i_10_n_4
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.182 f  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[31]_i_9/O[3]
                         net (fo=2, routed)           0.882     5.064    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/tmp_2_fu_1031_p4[15]
    SLICE_X15Y34         LUT6 (Prop_lut6_I4_O)        0.306     5.370 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_6/O
                         net (fo=1, routed)           0.545     5.915    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_6_n_4
    SLICE_X15Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.039 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_3/O
                         net (fo=49, routed)          0.817     6.856    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/p_9_in
    SLICE_X14Y18         LUT3 (Prop_lut3_I1_O)        0.124     6.980 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076[3]_i_2/O
                         net (fo=1, routed)           0.000     6.980    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076[3]_i_2_n_4
    SLICE_X14Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.512 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.512    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[3]_i_1_n_4
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[7]_i_1_n_4
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.740 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.740    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[11]_i_1_n_4
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.854 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.854    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[15]_i_1_n_4
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.968    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[19]_i_1_n_4
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.082 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.082    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[23]_i_1_n_4
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.196 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.205    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[27]_i_1_n_4
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.539 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.539    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_fu_1101_p3[29]
    SLICE_X14Y25         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.487    12.124    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X14Y25         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[29]/C
                         clock pessimism              0.588    12.712    
                         clock uncertainty           -0.127    12.585    
    SLICE_X14Y25         FDRE (Setup_fdre_C_D)        0.062    12.647    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[29]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 4.126ns (44.844%)  route 5.075ns (55.156%))
  Logic Levels:           19  (CARRY4=12 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 12.124 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.675    -0.683    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X11Y32         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/Q
                         net (fo=5, routed)           1.101     0.874    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/tmp_fu_987_p4[5]
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.124     0.998 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_8/O
                         net (fo=1, routed)           0.574     1.572    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_8_n_4
    SLICE_X15Y31         LUT5 (Prop_lut5_I4_O)        0.124     1.696 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_6/O
                         net (fo=1, routed)           0.405     2.101    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_6_n_4
    SLICE_X15Y33         LUT6 (Prop_lut6_I5_O)        0.124     2.225 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_3/O
                         net (fo=5, routed)           0.742     2.967    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/p_0_in3_in
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124     3.091 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066[19]_i_14/O
                         net (fo=1, routed)           0.000     3.091    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066[19]_i_14_n_4
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.641    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[19]_i_10_n_4
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.755    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[23]_i_10_n_4
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.869 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.869    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[27]_i_10_n_4
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.182 f  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[31]_i_9/O[3]
                         net (fo=2, routed)           0.882     5.064    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/tmp_2_fu_1031_p4[15]
    SLICE_X15Y34         LUT6 (Prop_lut6_I4_O)        0.306     5.370 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_6/O
                         net (fo=1, routed)           0.545     5.915    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_6_n_4
    SLICE_X15Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.039 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_3/O
                         net (fo=49, routed)          0.817     6.856    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/p_9_in
    SLICE_X14Y18         LUT3 (Prop_lut3_I1_O)        0.124     6.980 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076[3]_i_2/O
                         net (fo=1, routed)           0.000     6.980    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076[3]_i_2_n_4
    SLICE_X14Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.512 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.512    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[3]_i_1_n_4
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[7]_i_1_n_4
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.740 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.740    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[11]_i_1_n_4
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.854 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.854    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[15]_i_1_n_4
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.968    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[19]_i_1_n_4
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.082 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.082    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[23]_i_1_n_4
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.196 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.205    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[27]_i_1_n_4
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.518 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.518    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_fu_1101_p3[31]
    SLICE_X14Y25         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.487    12.124    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X14Y25         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[31]/C
                         clock pessimism              0.588    12.712    
                         clock uncertainty           -0.127    12.585    
    SLICE_X14Y25         FDRE (Setup_fdre_C_D)        0.062    12.647    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[31]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -8.518    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 4.165ns (45.055%)  route 5.079ns (54.945%))
  Logic Levels:           19  (CARRY4=12 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.141 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.675    -0.683    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X11Y32         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/Q
                         net (fo=5, routed)           1.101     0.874    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/tmp_fu_987_p4[5]
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.124     0.998 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_8/O
                         net (fo=1, routed)           0.574     1.572    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_8_n_4
    SLICE_X15Y31         LUT5 (Prop_lut5_I4_O)        0.124     1.696 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_6/O
                         net (fo=1, routed)           0.405     2.101    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_6_n_4
    SLICE_X15Y33         LUT6 (Prop_lut6_I5_O)        0.124     2.225 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_3/O
                         net (fo=5, routed)           0.742     2.967    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/p_0_in3_in
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124     3.091 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066[19]_i_14/O
                         net (fo=1, routed)           0.000     3.091    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066[19]_i_14_n_4
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.641    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[19]_i_10_n_4
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.755    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[23]_i_10_n_4
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.869 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.869    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[27]_i_10_n_4
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.182 f  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[31]_i_9/O[3]
                         net (fo=2, routed)           0.882     5.064    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/tmp_2_fu_1031_p4[15]
    SLICE_X15Y34         LUT6 (Prop_lut6_I4_O)        0.306     5.370 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_6/O
                         net (fo=1, routed)           0.545     5.915    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_6_n_4
    SLICE_X15Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.039 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_3/O
                         net (fo=49, routed)          0.830     6.869    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/p_9_in
    SLICE_X13Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.993 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066[3]_i_4/O
                         net (fo=1, routed)           0.000     6.993    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066[3]_i_4_n_4
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.543 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.543    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[3]_i_1_n_4
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.657    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[7]_i_1_n_4
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.771 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.771    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[11]_i_1_n_4
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.885 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.885    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[15]_i_1_n_4
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.999 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.999    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[19]_i_1_n_4
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.113 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.113    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[23]_i_1_n_4
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.227 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.227    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[27]_i_1_n_4
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.561 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.561    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[31]_i_1_n_10
    SLICE_X13Y34         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.504    12.141    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X13Y34         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[29]/C
                         clock pessimism              0.622    12.763    
                         clock uncertainty           -0.127    12.636    
    SLICE_X13Y34         FDRE (Setup_fdre_C_D)        0.062    12.698    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[29]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.599ns  (logic 2.087ns (24.269%)  route 6.512ns (75.731%))
  Logic Levels:           9  (LUT2=4 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 12.125 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.675    -0.683    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X20Y42         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.165 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129]/Q
                         net (fo=3, routed)           0.533     0.368    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/Q[0]
    SLICE_X20Y42         LUT2 (Prop_lut2_I0_O)        0.148     0.516 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.450     0.966    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X22Y42         LUT2 (Prop_lut2_I0_O)        0.328     1.294 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.564     1.858    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     1.982 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=26, routed)          1.039     3.021    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_phasesH/s_axi_CTRL_ARVALID
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.152     3.173 f  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_phasesH/rdata[31]_i_3/O
                         net (fo=38, routed)          0.859     4.032    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ar_hs
    SLICE_X20Y39         LUT6 (Prop_lut6_I1_O)        0.326     4.358 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_5/O
                         net (fo=1, routed)           0.423     4.781    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_5_n_4
    SLICE_X20Y38         LUT5 (Prop_lut5_I4_O)        0.124     4.905 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_2/O
                         net (fo=3, routed)           0.718     5.623    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_2_n_4
    SLICE_X24Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.747 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthOut[15]_i_3/O
                         net (fo=6, routed)           0.616     6.363    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthOut[15]_i_3_n_4
    SLICE_X25Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.487 f  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ier[1]_i_2/O
                         net (fo=5, routed)           0.510     6.997    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ier[1]_i_2_n_4
    SLICE_X25Y32         LUT3 (Prop_lut3_I2_O)        0.119     7.116 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn[15]_i_1/O
                         net (fo=16, routed)          0.800     7.916    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn[15]_i_1_n_4
    SLICE_X27Y27         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.488    12.125    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_clk
    SLICE_X27Y27         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[0]/C
                         clock pessimism              0.487    12.612    
                         clock uncertainty           -0.127    12.485    
    SLICE_X27Y27         FDRE (Setup_fdre_C_CE)      -0.413    12.072    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[0]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.599ns  (logic 2.087ns (24.269%)  route 6.512ns (75.731%))
  Logic Levels:           9  (LUT2=4 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 12.125 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.675    -0.683    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X20Y42         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.165 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129]/Q
                         net (fo=3, routed)           0.533     0.368    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/Q[0]
    SLICE_X20Y42         LUT2 (Prop_lut2_I0_O)        0.148     0.516 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.450     0.966    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X22Y42         LUT2 (Prop_lut2_I0_O)        0.328     1.294 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.564     1.858    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     1.982 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=26, routed)          1.039     3.021    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_phasesH/s_axi_CTRL_ARVALID
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.152     3.173 f  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_phasesH/rdata[31]_i_3/O
                         net (fo=38, routed)          0.859     4.032    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ar_hs
    SLICE_X20Y39         LUT6 (Prop_lut6_I1_O)        0.326     4.358 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_5/O
                         net (fo=1, routed)           0.423     4.781    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_5_n_4
    SLICE_X20Y38         LUT5 (Prop_lut5_I4_O)        0.124     4.905 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_2/O
                         net (fo=3, routed)           0.718     5.623    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_2_n_4
    SLICE_X24Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.747 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthOut[15]_i_3/O
                         net (fo=6, routed)           0.616     6.363    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthOut[15]_i_3_n_4
    SLICE_X25Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.487 f  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ier[1]_i_2/O
                         net (fo=5, routed)           0.510     6.997    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ier[1]_i_2_n_4
    SLICE_X25Y32         LUT3 (Prop_lut3_I2_O)        0.119     7.116 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn[15]_i_1/O
                         net (fo=16, routed)          0.800     7.916    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn[15]_i_1_n_4
    SLICE_X27Y27         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.488    12.125    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_clk
    SLICE_X27Y27         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[1]/C
                         clock pessimism              0.487    12.612    
                         clock uncertainty           -0.127    12.485    
    SLICE_X27Y27         FDRE (Setup_fdre_C_CE)      -0.413    12.072    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[1]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.599ns  (logic 2.087ns (24.269%)  route 6.512ns (75.731%))
  Logic Levels:           9  (LUT2=4 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 12.125 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.675    -0.683    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X20Y42         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.165 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129]/Q
                         net (fo=3, routed)           0.533     0.368    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/Q[0]
    SLICE_X20Y42         LUT2 (Prop_lut2_I0_O)        0.148     0.516 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.450     0.966    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X22Y42         LUT2 (Prop_lut2_I0_O)        0.328     1.294 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.564     1.858    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     1.982 f  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=26, routed)          1.039     3.021    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_phasesH/s_axi_CTRL_ARVALID
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.152     3.173 f  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_phasesH/rdata[31]_i_3/O
                         net (fo=38, routed)          0.859     4.032    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ar_hs
    SLICE_X20Y39         LUT6 (Prop_lut6_I1_O)        0.326     4.358 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_5/O
                         net (fo=1, routed)           0.423     4.781    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_5_n_4
    SLICE_X20Y38         LUT5 (Prop_lut5_I4_O)        0.124     4.905 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_2/O
                         net (fo=3, routed)           0.718     5.623    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_gie_i_2_n_4
    SLICE_X24Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.747 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthOut[15]_i_3/O
                         net (fo=6, routed)           0.616     6.363    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthOut[15]_i_3_n_4
    SLICE_X25Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.487 f  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ier[1]_i_2/O
                         net (fo=5, routed)           0.510     6.997    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ier[1]_i_2_n_4
    SLICE_X25Y32         LUT3 (Prop_lut3_I2_O)        0.119     7.116 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn[15]_i_1/O
                         net (fo=16, routed)          0.800     7.916    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn[15]_i_1_n_4
    SLICE_X27Y27         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.488    12.125    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_clk
    SLICE_X27Y27         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[2]/C
                         clock pessimism              0.487    12.612    
                         clock uncertainty           -0.127    12.485    
    SLICE_X27Y27         FDRE (Setup_fdre_C_CE)      -0.413    12.072    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[2]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  4.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.255%)  route 0.225ns (54.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.556    -0.504    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X22Y54         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]/Q
                         net (fo=2, routed)           0.225    -0.138    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/p_1_in22_in
    SLICE_X19Y56         LUT5 (Prop_lut5_I3_O)        0.045    -0.093 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/ip2Bus_Data_1[26]
    SLICE_X19Y56         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.828    -0.735    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X19Y56         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[26]/C
                         clock pessimism              0.498    -0.237    
    SLICE_X19Y56         FDRE (Hold_fdre_C_D)         0.092    -0.145    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.561%)  route 0.245ns (63.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.556    -0.504    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X23Y55         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[28]/Q
                         net (fo=1, routed)           0.245    -0.119    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[3]
    SLICE_X16Y54         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.828    -0.735    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y54         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism              0.498    -0.237    
    SLICE_X16Y54         FDRE (Hold_fdre_C_D)         0.063    -0.174    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_0_1_i_reg_700_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.433%)  route 0.189ns (59.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.554    -0.506    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X22Y19         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.128    -0.378 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[0]/Q
                         net (fo=1, routed)           0.189    -0.190    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[0]
    SLICE_X17Y17         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_0_1_i_reg_700_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.825    -0.738    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X17Y17         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_0_1_i_reg_700_reg[0]/C
                         clock pessimism              0.498    -0.240    
    SLICE_X17Y17         FDRE (Hold_fdre_C_D)        -0.007    -0.247    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_0_1_i_reg_700_reg[0]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.707%)  route 0.243ns (63.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.556    -0.504    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X22Y54         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[31]/Q
                         net (fo=1, routed)           0.243    -0.120    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[0]
    SLICE_X16Y54         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.828    -0.735    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y54         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism              0.498    -0.237    
    SLICE_X16Y54         FDRE (Hold_fdre_C_D)         0.059    -0.178    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.955%)  route 0.230ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.556    -0.504    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X23Y55         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[30]/Q
                         net (fo=1, routed)           0.230    -0.133    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[1]
    SLICE_X15Y54         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.828    -0.735    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y54         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism              0.498    -0.237    
    SLICE_X15Y54         FDRE (Hold_fdre_C_D)         0.046    -0.191    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_2_0_i_reg_711_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.483%)  route 0.245ns (63.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.558    -0.502    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X25Y13         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]/Q
                         net (fo=1, routed)           0.245    -0.116    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[7]
    SLICE_X19Y18         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_2_0_i_reg_711_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.824    -0.739    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X19Y18         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_2_0_i_reg_711_reg[7]/C
                         clock pessimism              0.498    -0.241    
    SLICE_X19Y18         FDRE (Hold_fdre_C_D)         0.066    -0.175    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_2_0_i_reg_711_reg[7]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.372%)  route 0.236ns (62.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.556    -0.504    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X22Y54         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/Q
                         net (fo=1, routed)           0.236    -0.127    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[2]
    SLICE_X15Y54         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.828    -0.735    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y54         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism              0.498    -0.237    
    SLICE_X15Y54         FDRE (Hold_fdre_C_D)         0.047    -0.190    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (44.016%)  route 0.237ns (55.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.560    -0.500    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_clk
    SLICE_X22Y38         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/rdata_reg[30]/Q
                         net (fo=1, routed)           0.237    -0.123    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/s_sc_payld[30]
    SLICE_X14Y38         LUT5 (Prop_lut5_I1_O)        0.045    -0.078 r  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/m_sc_payld[51]_INST_0/O
                         net (fo=1, routed)           0.000    -0.078    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[31]
    SLICE_X14Y38         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.831    -0.732    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X14Y38         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[51]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X14Y38         FDRE (Hold_fdre_C_D)         0.092    -0.142    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[51]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/mpix_y_val_V_0_1_fu_96_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_f134_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.117%)  route 0.118ns (41.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.561    -0.499    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/ap_clk
    SLICE_X34Y34         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/mpix_y_val_V_0_1_fu_96_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/mpix_y_val_V_0_1_fu_96_reg[1]/Q
                         net (fo=2, routed)           0.118    -0.217    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_f134_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg_0[1]
    RAMB18_X2Y14         RAMB18E1                                     r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_f134_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.874    -0.688    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_f134_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ap_clk
    RAMB18_X2Y14         RAMB18E1                                     r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_f134_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.249    -0.439    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155    -0.284    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_f134_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/mpix_y_val_V_0_1_fu_96_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_f134_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.912%)  route 0.119ns (42.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.561    -0.499    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/ap_clk
    SLICE_X34Y34         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/mpix_y_val_V_0_1_fu_96_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/mpix_y_val_V_0_1_fu_96_reg[2]/Q
                         net (fo=2, routed)           0.119    -0.216    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_f134_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg_0[2]
    RAMB18_X2Y14         RAMB18E1                                     r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_f134_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.874    -0.688    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_f134_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ap_clk
    RAMB18_X2Y14         RAMB18E1                                     r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_f134_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.249    -0.439    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.284    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_f134_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Exercice2_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X2Y16     Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_f134_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X2Y17     Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_f134_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X0Y7      Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/int_vfltCoeff/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         13.468      10.524     RAMB36_X0Y7      Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/int_vfltCoeff/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X2Y10     Exercice2_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X2Y3      Exercice2_bd_i/v_proc_ss_0/U0/axis_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X0Y3      Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_f134_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X0Y2      Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_f134_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X0Y4      Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_f134_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X1Y6      Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_hfltCoeff/gen_write[1].mem_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        13.468      39.165     PLLE2_ADV_X0Y0   Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y1  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X28Y31     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X28Y31     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X28Y31     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_4_4/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X28Y31     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_5_5/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y30     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_1_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_2_2/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y30     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_1_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_3_3/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y30     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_1_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_4_4/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y30     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_1_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_5_5/SP/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X28Y53     Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X28Y53     Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X28Y53     Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X28Y53     Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X28Y53     Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X28Y53     Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X28Y53     Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X28Y53     Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         13.468      12.219     PLLE2_ADV_X0Y0  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         13.468      12.219     PLLE2_ADV_X0Y0  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        13.468      39.165     PLLE2_ADV_X0Y0  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       13.468      146.532    PLLE2_ADV_X0Y0  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         13.468      11.313     BUFGCTRL_X0Y1   Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y74    Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y73    Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y92    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y91    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y98    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y97    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y96    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y95    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     PLLE2_ADV_X0Y0  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       13.468      146.532    PLLE2_ADV_X0Y0  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.694       0.538      BUFGCTRL_X0Y2   Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y74    Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y73    Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y92    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y91    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y98    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y97    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y96    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y95    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      PLLE2_ADV_X0Y0  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.694       157.306    PLLE2_ADV_X0Y0  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Exercice2_bd_clk_wiz_0_0
  To Clock:  clkfbout_Exercice2_bd_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Exercice2_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   Exercice2_bd_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Exercice2_bd_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       58.640ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.640ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.313ns  (logic 0.456ns (34.730%)  route 0.857ns (65.270%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43                                      0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/C
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/Q
                         net (fo=1, routed)           0.857     1.313    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[27]
    SLICE_X10Y42         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X10Y42         FDRE (Setup_fdre_C_D)       -0.047    59.953    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]
  -------------------------------------------------------------------
                         required time                         59.953    
                         arrival time                          -1.313    
  -------------------------------------------------------------------
                         slack                                 58.640    

Slack (MET) :             58.724ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.181ns  (logic 0.456ns (38.598%)  route 0.725ns (61.402%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42                                       0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/C
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/Q
                         net (fo=1, routed)           0.725     1.181    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[37]
    SLICE_X5Y42          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X5Y42          FDRE (Setup_fdre_C_D)       -0.095    59.905    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]
  -------------------------------------------------------------------
                         required time                         59.905    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                 58.724    

Slack (MET) :             58.762ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.222ns  (logic 0.518ns (42.381%)  route 0.704ns (57.619%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45                                      0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]/C
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]/Q
                         net (fo=1, routed)           0.704     1.222    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[49]
    SLICE_X10Y45         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X10Y45         FDRE (Setup_fdre_C_D)       -0.016    59.984    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]
  -------------------------------------------------------------------
                         required time                         59.984    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                 58.762    

Slack (MET) :             58.788ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.181ns  (logic 0.518ns (43.850%)  route 0.663ns (56.150%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44                                      0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/C
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/Q
                         net (fo=1, routed)           0.663     1.181    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[52]
    SLICE_X10Y44         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)       -0.031    59.969    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]
  -------------------------------------------------------------------
                         required time                         59.969    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                 58.788    

Slack (MET) :             58.793ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.160ns  (logic 0.518ns (44.670%)  route 0.642ns (55.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43                                      0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/C
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.642     1.160    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[23]
    SLICE_X10Y43         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X10Y43         FDRE (Setup_fdre_C_D)       -0.047    59.953    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                         59.953    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                 58.793    

Slack (MET) :             58.802ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.151ns  (logic 0.456ns (39.633%)  route 0.695ns (60.367%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42                                       0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/C
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/Q
                         net (fo=1, routed)           0.695     1.151    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[42]
    SLICE_X5Y42          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X5Y42          FDRE (Setup_fdre_C_D)       -0.047    59.953    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]
  -------------------------------------------------------------------
                         required time                         59.953    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 58.802    

Slack (MET) :             58.803ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.169ns  (logic 0.518ns (44.310%)  route 0.651ns (55.690%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45                                      0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.651     1.169    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[21]
    SLICE_X10Y45         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X10Y45         FDRE (Setup_fdre_C_D)       -0.028    59.972    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         59.972    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                 58.803    

Slack (MET) :             58.809ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.161ns  (logic 0.518ns (44.624%)  route 0.643ns (55.376%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41                                       0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/Q
                         net (fo=1, routed)           0.643     1.161    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[36]
    SLICE_X8Y42          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X8Y42          FDRE (Setup_fdre_C_D)       -0.030    59.970    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]
  -------------------------------------------------------------------
                         required time                         59.970    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                 58.809    

Slack (MET) :             58.813ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.144ns  (logic 0.518ns (45.293%)  route 0.626ns (54.707%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44                                      0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/C
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           0.626     1.144    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[24]
    SLICE_X10Y43         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X10Y43         FDRE (Setup_fdre_C_D)       -0.043    59.957    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]
  -------------------------------------------------------------------
                         required time                         59.957    
                         arrival time                          -1.144    
  -------------------------------------------------------------------
                         slack                                 58.813    

Slack (MET) :             58.848ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.122ns  (logic 0.518ns (46.178%)  route 0.604ns (53.822%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45                                      0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/Q
                         net (fo=1, routed)           0.604     1.122    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[51]
    SLICE_X10Y45         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X10Y45         FDRE (Setup_fdre_C_D)       -0.030    59.970    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]
  -------------------------------------------------------------------
                         required time                         59.970    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                 58.848    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Exercice2_bd_clk_wiz_0_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       12.309ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.309ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.937ns  (logic 0.478ns (51.011%)  route 0.459ns (48.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51                                      0.000     0.000 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.459     0.937    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X30Y50         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X30Y50         FDRE (Setup_fdre_C_D)       -0.222    13.246    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                          -0.937    
  -------------------------------------------------------------------
                         slack                                 12.309    

Slack (MET) :             12.316ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.107ns  (logic 0.518ns (46.776%)  route 0.589ns (53.224%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51                                      0.000     0.000 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.589     1.107    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X30Y50         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X30Y50         FDRE (Setup_fdre_C_D)       -0.045    13.423    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.423    
                         arrival time                          -1.107    
  -------------------------------------------------------------------
                         slack                                 12.316    

Slack (MET) :             12.362ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.888ns  (logic 0.419ns (47.199%)  route 0.469ns (52.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61                                      0.000     0.000 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.469     0.888    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X28Y61         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)       -0.218    13.250    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.250    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                 12.362    

Slack (MET) :             12.457ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.964ns  (logic 0.518ns (53.717%)  route 0.446ns (46.283%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51                                      0.000     0.000 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.446     0.964    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X30Y50         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X30Y50         FDRE (Setup_fdre_C_D)       -0.047    13.421    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                 12.457    

Slack (MET) :             12.469ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.785ns  (logic 0.478ns (60.921%)  route 0.307ns (39.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51                                      0.000     0.000 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.307     0.785    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X30Y50         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X30Y50         FDRE (Setup_fdre_C_D)       -0.214    13.254    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.254    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                 12.469    

Slack (MET) :             12.514ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.907ns  (logic 0.456ns (50.279%)  route 0.451ns (49.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61                                      0.000     0.000 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.451     0.907    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X28Y61         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)       -0.047    13.421    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 12.514    

Slack (MET) :             12.524ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.899ns  (logic 0.456ns (50.706%)  route 0.443ns (49.294%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61                                      0.000     0.000 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.443     0.899    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X28Y61         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)       -0.045    13.423    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.423    
                         arrival time                          -0.899    
  -------------------------------------------------------------------
                         slack                                 12.524    

Slack (MET) :             12.526ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.947%)  route 0.439ns (49.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61                                      0.000     0.000 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.439     0.895    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X30Y61         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X30Y61         FDRE (Setup_fdre_C_D)       -0.047    13.421    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                 12.526    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_Exercice2_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.878ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.878ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.532ns  (logic 0.518ns (33.818%)  route 1.014ns (66.182%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41                                      0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[100]/C
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[100]/Q
                         net (fo=1, routed)           1.014     1.532    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[100]
    SLICE_X12Y41         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)       -0.058    13.410    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[100]
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                          -1.532    
  -------------------------------------------------------------------
                         slack                                 11.878    

Slack (MET) :             11.890ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.511ns  (logic 0.456ns (30.179%)  route 1.055ns (69.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48                                       0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[117]/C
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[117]/Q
                         net (fo=1, routed)           1.055     1.511    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[117]
    SLICE_X14Y48         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X14Y48         FDRE (Setup_fdre_C_D)       -0.067    13.401    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[117]
  -------------------------------------------------------------------
                         required time                         13.401    
                         arrival time                          -1.511    
  -------------------------------------------------------------------
                         slack                                 11.890    

Slack (MET) :             11.901ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.360ns  (logic 0.478ns (35.157%)  route 0.882ns (64.843%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41                                      0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[114]/C
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[114]/Q
                         net (fo=1, routed)           0.882     1.360    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[114]
    SLICE_X12Y41         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)       -0.207    13.261    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[114]
  -------------------------------------------------------------------
                         required time                         13.261    
                         arrival time                          -1.360    
  -------------------------------------------------------------------
                         slack                                 11.901    

Slack (MET) :             11.968ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.234ns  (logic 0.478ns (38.733%)  route 0.756ns (61.267%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46                                       0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[100]/C
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[100]/Q
                         net (fo=1, routed)           0.756     1.234    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[100]
    SLICE_X14Y46         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X14Y46         FDRE (Setup_fdre_C_D)       -0.266    13.202    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[100]
  -------------------------------------------------------------------
                         required time                         13.202    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 11.968    

Slack (MET) :             12.009ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.189ns  (logic 0.478ns (40.204%)  route 0.711ns (59.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47                                      0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[109]/C
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[109]/Q
                         net (fo=1, routed)           0.711     1.189    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[109]
    SLICE_X14Y46         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X14Y46         FDRE (Setup_fdre_C_D)       -0.270    13.198    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[109]
  -------------------------------------------------------------------
                         required time                         13.198    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                 12.009    

Slack (MET) :             12.039ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.398ns  (logic 0.518ns (37.047%)  route 0.880ns (62.953%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47                                      0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[105]/C
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[105]/Q
                         net (fo=1, routed)           0.880     1.398    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[105]
    SLICE_X12Y46         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X12Y46         FDRE (Setup_fdre_C_D)       -0.031    13.437    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[105]
  -------------------------------------------------------------------
                         required time                         13.437    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                 12.039    

Slack (MET) :             12.039ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[146]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.187ns  (logic 0.419ns (35.294%)  route 0.768ns (64.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46                                       0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[146]/C
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[146]/Q
                         net (fo=1, routed)           0.768     1.187    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[146]
    SLICE_X11Y49         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X11Y49         FDRE (Setup_fdre_C_D)       -0.242    13.226    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[146]
  -------------------------------------------------------------------
                         required time                         13.226    
                         arrival time                          -1.187    
  -------------------------------------------------------------------
                         slack                                 12.039    

Slack (MET) :             12.044ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.384ns  (logic 0.518ns (37.438%)  route 0.866ns (62.562%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46                                       0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[116]/C
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[116]/Q
                         net (fo=1, routed)           0.866     1.384    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[116]
    SLICE_X14Y46         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X14Y46         FDRE (Setup_fdre_C_D)       -0.040    13.428    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[116]
  -------------------------------------------------------------------
                         required time                         13.428    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 12.044    

Slack (MET) :             12.109ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[149]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[149]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.301ns  (logic 0.456ns (35.046%)  route 0.845ns (64.954%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51                                       0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[149]/C
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[149]/Q
                         net (fo=1, routed)           0.845     1.301    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[149]
    SLICE_X7Y54          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X7Y54          FDRE (Setup_fdre_C_D)       -0.058    13.410    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[149]
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                          -1.301    
  -------------------------------------------------------------------
                         slack                                 12.109    

Slack (MET) :             12.122ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.076ns  (logic 0.478ns (44.416%)  route 0.598ns (55.584%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46                                       0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[101]/C
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[101]/Q
                         net (fo=1, routed)           0.598     1.076    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[101]
    SLICE_X14Y46         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X14Y46         FDRE (Setup_fdre_C_D)       -0.270    13.198    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[101]
  -------------------------------------------------------------------
                         required time                         13.198    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                 12.122    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_Exercice2_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      998.709ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.709ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.307%)  route 0.678ns (56.693%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60                                      0.000     0.000 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.678     1.196    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X25Y61         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X25Y61         FDRE (Setup_fdre_C_D)       -0.095   999.905    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                998.709    

Slack (MET) :             998.800ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.934ns  (logic 0.419ns (44.838%)  route 0.515ns (55.162%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60                                      0.000     0.000 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.515     0.934    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X25Y60         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X25Y60         FDRE (Setup_fdre_C_D)       -0.265   999.735    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.735    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                998.800    

Slack (MET) :             998.807ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.923ns  (logic 0.419ns (45.372%)  route 0.504ns (54.628%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60                                      0.000     0.000 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.504     0.923    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X26Y60         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X26Y60         FDRE (Setup_fdre_C_D)       -0.270   999.730    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                998.807    

Slack (MET) :             998.822ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.039%)  route 0.491ns (53.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60                                      0.000     0.000 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.491     0.910    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X26Y60         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X26Y60         FDRE (Setup_fdre_C_D)       -0.268   999.732    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                998.822    

Slack (MET) :             998.850ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.057ns  (logic 0.456ns (43.157%)  route 0.601ns (56.843%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53                                      0.000     0.000 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.601     1.057    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X27Y55         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X27Y55         FDRE (Setup_fdre_C_D)       -0.093   999.907    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                998.850    

Slack (MET) :             998.872ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.036ns  (logic 0.456ns (43.998%)  route 0.580ns (56.002%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52                                      0.000     0.000 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.580     1.036    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[4]
    SLICE_X31Y53         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X31Y53         FDRE (Setup_fdre_C_D)       -0.092   999.908    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.908    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                998.872    

Slack (MET) :             998.882ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.853ns  (logic 0.419ns (49.132%)  route 0.434ns (50.868%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53                                      0.000     0.000 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.434     0.853    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X27Y55         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X27Y55         FDRE (Setup_fdre_C_D)       -0.265   999.735    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.735    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                998.882    

Slack (MET) :             998.918ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.812ns  (logic 0.419ns (51.608%)  route 0.393ns (48.392%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53                                      0.000     0.000 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.393     0.812    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X25Y53         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X25Y53         FDRE (Setup_fdre_C_D)       -0.270   999.730    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -0.812    
  -------------------------------------------------------------------
                         slack                                998.918    

Slack (MET) :             998.932ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.973ns  (logic 0.456ns (46.872%)  route 0.517ns (53.128%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60                                      0.000     0.000 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.517     0.973    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[0]
    SLICE_X25Y60         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X25Y60         FDRE (Setup_fdre_C_D)       -0.095   999.905    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                998.932    

Slack (MET) :             998.957ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.777ns  (logic 0.478ns (61.549%)  route 0.299ns (38.451%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52                                      0.000     0.000 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.299     0.777    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[1]
    SLICE_X31Y53         FDRE                                         r  Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X31Y53         FDRE (Setup_fdre_C_D)       -0.266   999.734    Exercice2_bd_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.734    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                998.957    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Exercice2_bd_clk_wiz_0_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        7.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.213ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 0.456ns (5.437%)  route 7.932ns (94.563%))
  Logic Levels:           0  
  Clock Path Skew:        3.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 15.461 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.731    -0.627    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y82         FDRE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.171 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           7.932     7.760    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X0Y92         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.512    12.149    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    15.461    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.934    
                         clock uncertainty           -0.336    15.598    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.973    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  7.213    

Slack (MET) :             7.812ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.399ns  (logic 0.419ns (5.663%)  route 6.980ns (94.337%))
  Logic Levels:           0  
  Clock Path Skew:        3.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 15.463 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.723    -0.635    Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y72         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -0.216 r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.980     6.764    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.512    12.149    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    15.463    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.936    
                         clock uncertainty           -0.336    15.600    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.576    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                  7.812    

Slack (MET) :             7.951ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.260ns  (logic 0.419ns (5.771%)  route 6.841ns (94.229%))
  Logic Levels:           0  
  Clock Path Skew:        3.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 15.463 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.723    -0.635    Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y72         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -0.216 r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.841     6.625    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.512    12.149    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    15.463    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.936    
                         clock uncertainty           -0.336    15.600    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.576    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                  7.951    

Slack (MET) :             8.098ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 0.419ns (5.891%)  route 6.693ns (94.109%))
  Logic Levels:           0  
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 15.462 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.723    -0.635    Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y72         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -0.216 r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.693     6.477    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.512    12.149    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    15.462    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.935    
                         clock uncertainty           -0.336    15.599    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.575    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                  8.098    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 0.419ns (6.017%)  route 6.545ns (93.983%))
  Logic Levels:           0  
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 15.462 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.723    -0.635    Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y72         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -0.216 r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.545     6.329    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.512    12.149    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    15.462    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.935    
                         clock uncertainty           -0.336    15.599    
    OLOGIC_X0Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.575    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -6.329    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.488ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.721ns  (logic 0.419ns (6.234%)  route 6.302ns (93.766%))
  Logic Levels:           0  
  Clock Path Skew:        3.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 15.461 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.723    -0.635    Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y72         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -0.216 r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.302     6.086    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.512    12.149    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    15.461    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.934    
                         clock uncertainty           -0.336    15.598    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.574    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -6.086    
  -------------------------------------------------------------------
                         slack                                  8.488    

Slack (MET) :             8.500ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 0.419ns (6.245%)  route 6.290ns (93.755%))
  Logic Levels:           0  
  Clock Path Skew:        3.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 15.461 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.723    -0.635    Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y72         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -0.216 r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.290     6.074    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.512    12.149    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    15.461    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.934    
                         clock uncertainty           -0.336    15.598    
    OLOGIC_X0Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.574    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -6.074    
  -------------------------------------------------------------------
                         slack                                  8.500    

Slack (MET) :             8.846ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 0.419ns (6.597%)  route 5.933ns (93.403%))
  Logic Levels:           0  
  Clock Path Skew:        3.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 15.449 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.723    -0.635    Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y72         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -0.216 r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.933     5.716    Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.512    12.149    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532    15.449    Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y74         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.922    
                         clock uncertainty           -0.336    15.586    
    OLOGIC_X0Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.562    Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -5.716    
  -------------------------------------------------------------------
                         slack                                  8.846    

Slack (MET) :             8.984ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 0.419ns (6.744%)  route 5.794ns (93.256%))
  Logic Levels:           0  
  Clock Path Skew:        3.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 15.449 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.723    -0.635    Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y72         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -0.216 r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.794     5.578    Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y73         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.512    12.149    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532    15.449    Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y73         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.922    
                         clock uncertainty           -0.336    15.586    
    OLOGIC_X0Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.562    Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -5.578    
  -------------------------------------------------------------------
                         slack                                  8.984    

Slack (MET) :             9.727ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.419ns (7.360%)  route 5.274ns (92.640%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 15.463 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.741    -0.617    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y97         FDSE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDSE (Prop_fdse_C_Q)         0.419    -0.198 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.274     5.076    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X0Y98         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.512    12.149    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    15.463    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.936    
                         clock uncertainty           -0.336    15.600    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.797    14.803    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                  9.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 0.367ns (8.632%)  route 3.885ns (91.368%))
  Logic Levels:           0  
  Clock Path Skew:        3.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    -1.279ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.553    -1.279    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y81         FDSE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDSE (Prop_fdse_C_Q)         0.367    -0.912 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           3.885     2.973    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X0Y91         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.705    -0.653    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.565 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754     1.189    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.290 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.763     3.053    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.473     2.580    
                         clock uncertainty            0.336     2.916    
    OLOGIC_X0Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     2.853    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.853    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.367ns (8.629%)  route 3.886ns (91.371%))
  Logic Levels:           0  
  Clock Path Skew:        3.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.056ns
    Source Clock Delay      (SCD):    -1.268ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.564    -1.268    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y97         FDSE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDSE (Prop_fdse_C_Q)         0.367    -0.901 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           3.886     2.985    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X0Y97         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.705    -0.653    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.565 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754     1.189    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.290 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.766     3.056    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.473     2.583    
                         clock uncertainty            0.336     2.919    
    OLOGIC_X0Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     2.856    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           2.985    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 0.418ns (9.798%)  route 3.848ns (90.202%))
  Logic Levels:           0  
  Clock Path Skew:        3.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    -1.279ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.553    -1.279    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y81         FDRE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.418    -0.861 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           3.848     2.987    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X0Y92         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.705    -0.653    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.565 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754     1.189    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.290 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.763     3.053    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.473     2.580    
                         clock uncertainty            0.336     2.916    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.063     2.853    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.853    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.164ns (7.400%)  route 2.052ns (92.600%))
  Logic Levels:           0  
  Clock Path Skew:        1.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.581    -0.479    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y81         FDRE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.052     1.737    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X0Y92         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.819    -0.744    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.336     1.574    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.593    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.164ns (7.272%)  route 2.091ns (92.728%))
  Logic Levels:           0  
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.586    -0.474    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.310 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.091     1.781    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.819    -0.744    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.336     1.575    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     1.594    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.164ns (7.271%)  route 2.092ns (92.729%))
  Logic Levels:           0  
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.587    -0.473    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y91         FDSE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDSE (Prop_fdse_C_Q)         0.164    -0.309 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.092     1.782    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.819    -0.744    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.336     1.575    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.594    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.148ns (6.718%)  route 2.055ns (93.282%))
  Logic Levels:           0  
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.587    -0.473    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y91         FDSE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDSE (Prop_fdse_C_Q)         0.148    -0.325 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.055     1.730    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.819    -0.744    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.336     1.575    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     1.541    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.148ns (6.721%)  route 2.054ns (93.279%))
  Logic Levels:           0  
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.587    -0.473    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y91         FDRE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.325 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.054     1.729    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.819    -0.744    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.336     1.575    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     1.540    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.141ns (6.225%)  route 2.124ns (93.775%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.589    -0.471    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y97         FDSE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDSE (Prop_fdse_C_Q)         0.141    -0.330 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.124     1.794    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X0Y98         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.819    -0.744    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.336     1.576    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.595    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.164ns (7.208%)  route 2.111ns (92.792%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.588    -0.472    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y93         FDSE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDSE (Prop_fdse_C_Q)         0.164    -0.308 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.111     1.803    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X0Y95         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.819    -0.744    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.336     1.575    
    OLOGIC_X0Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.594    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Exercice2_bd_clk_wiz_0_0
  To Clock:  clk_out1_Exercice2_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 0.642ns (12.103%)  route 4.663ns (87.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 12.176 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.741    -0.617    Exercice2_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y52         FDRE                                         r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.099 r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          4.134     4.035    Exercice2_bd_i/testPatternGenerator_0/U0/rstn
    SLICE_X1Y31          LUT1 (Prop_lut1_I0_O)        0.124     4.159 f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2/O
                         net (fo=3, routed)           0.528     4.687    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2_n_4
    SLICE_X1Y30          FDCE                                         f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.539    12.176    Exercice2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X1Y30          FDCE                                         r  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.473    12.649    
                         clock uncertainty           -0.127    12.522    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    12.117    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.117    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 0.642ns (12.103%)  route 4.663ns (87.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 12.176 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.741    -0.617    Exercice2_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y52         FDRE                                         r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.099 r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          4.134     4.035    Exercice2_bd_i/testPatternGenerator_0/U0/rstn
    SLICE_X1Y31          LUT1 (Prop_lut1_I0_O)        0.124     4.159 f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2/O
                         net (fo=3, routed)           0.528     4.687    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2_n_4
    SLICE_X1Y30          FDCE                                         f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.539    12.176    Exercice2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X1Y30          FDCE                                         r  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.473    12.649    
                         clock uncertainty           -0.127    12.522    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    12.117    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.117    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.476ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 0.642ns (12.103%)  route 4.663ns (87.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 12.176 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.741    -0.617    Exercice2_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y52         FDRE                                         r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.099 r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          4.134     4.035    Exercice2_bd_i/testPatternGenerator_0/U0/rstn
    SLICE_X1Y31          LUT1 (Prop_lut1_I0_O)        0.124     4.159 f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2/O
                         net (fo=3, routed)           0.528     4.687    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2_n_4
    SLICE_X1Y30          FDPE                                         f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.539    12.176    Exercice2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X1Y30          FDPE                                         r  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.473    12.649    
                         clock uncertainty           -0.127    12.522    
    SLICE_X1Y30          FDPE (Recov_fdpe_C_PRE)     -0.359    12.163    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.163    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                  7.476    

Slack (MET) :             11.653ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.419ns (35.830%)  route 0.750ns (64.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 12.217 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.678    -0.680    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X35Y48         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDPE (Prop_fdpe_C_Q)         0.419    -0.261 f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.750     0.489    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y48         FDPE                                         f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.580    12.217    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y48         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588    12.805    
                         clock uncertainty           -0.127    12.678    
    SLICE_X42Y48         FDPE (Recov_fdpe_C_PRE)     -0.536    12.142    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         12.142    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                 11.653    

Slack (MET) :             11.653ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.419ns (35.830%)  route 0.750ns (64.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 12.217 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.678    -0.680    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X35Y48         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDPE (Prop_fdpe_C_Q)         0.419    -0.261 f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.750     0.489    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y48         FDCE                                         f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.580    12.217    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y48         FDCE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588    12.805    
                         clock uncertainty           -0.127    12.678    
    SLICE_X42Y48         FDCE (Recov_fdce_C_CLR)     -0.536    12.142    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.142    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                 11.653    

Slack (MET) :             11.695ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.419ns (35.830%)  route 0.750ns (64.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 12.217 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.678    -0.680    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X35Y48         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDPE (Prop_fdpe_C_Q)         0.419    -0.261 f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.750     0.489    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y48         FDCE                                         f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.580    12.217    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y48         FDCE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588    12.805    
                         clock uncertainty           -0.127    12.678    
    SLICE_X42Y48         FDCE (Recov_fdce_C_CLR)     -0.494    12.184    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.184    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                 11.695    

Slack (MET) :             11.695ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.419ns (35.830%)  route 0.750ns (64.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 12.217 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.678    -0.680    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X35Y48         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDPE (Prop_fdpe_C_Q)         0.419    -0.261 f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.750     0.489    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y48         FDCE                                         f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        1.580    12.217    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y48         FDCE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588    12.805    
                         clock uncertainty           -0.127    12.678    
    SLICE_X42Y48         FDCE (Recov_fdce_C_CLR)     -0.494    12.184    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.184    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                 11.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.128ns (28.933%)  route 0.314ns (71.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.566    -0.494    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X35Y48         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDPE (Prop_fdpe_C_Q)         0.128    -0.366 f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.314    -0.052    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y48         FDCE                                         f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.864    -0.699    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y48         FDCE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.269    -0.429    
    SLICE_X42Y48         FDCE (Remov_fdce_C_CLR)     -0.121    -0.550    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.128ns (28.933%)  route 0.314ns (71.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.566    -0.494    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X35Y48         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDPE (Prop_fdpe_C_Q)         0.128    -0.366 f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.314    -0.052    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y48         FDCE                                         f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.864    -0.699    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y48         FDCE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.269    -0.429    
    SLICE_X42Y48         FDCE (Remov_fdce_C_CLR)     -0.121    -0.550    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.128ns (28.933%)  route 0.314ns (71.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.566    -0.494    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X35Y48         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDPE (Prop_fdpe_C_Q)         0.128    -0.366 f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.314    -0.052    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y48         FDCE                                         f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.864    -0.699    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y48         FDCE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.269    -0.429    
    SLICE_X42Y48         FDCE (Remov_fdce_C_CLR)     -0.121    -0.550    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.128ns (28.933%)  route 0.314ns (71.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.566    -0.494    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X35Y48         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDPE (Prop_fdpe_C_Q)         0.128    -0.366 f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.314    -0.052    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y48         FDPE                                         f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.864    -0.699    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y48         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.269    -0.429    
    SLICE_X42Y48         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.554    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             2.172ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.209ns (8.952%)  route 2.126ns (91.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.589    -0.471    Exercice2_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y52         FDRE                                         r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.307 r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.952     1.645    Exercice2_bd_i/testPatternGenerator_0/U0/rstn
    SLICE_X1Y31          LUT1 (Prop_lut1_I0_O)        0.045     1.690 f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2/O
                         net (fo=3, routed)           0.173     1.863    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2_n_4
    SLICE_X1Y30          FDCE                                         f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.843    -0.720    Exercice2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X1Y30          FDCE                                         r  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.503    -0.217    
    SLICE_X1Y30          FDCE (Remov_fdce_C_CLR)     -0.092    -0.309    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.172ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.209ns (8.952%)  route 2.126ns (91.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.589    -0.471    Exercice2_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y52         FDRE                                         r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.307 r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.952     1.645    Exercice2_bd_i/testPatternGenerator_0/U0/rstn
    SLICE_X1Y31          LUT1 (Prop_lut1_I0_O)        0.045     1.690 f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2/O
                         net (fo=3, routed)           0.173     1.863    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2_n_4
    SLICE_X1Y30          FDCE                                         f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.843    -0.720    Exercice2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X1Y30          FDCE                                         r  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.503    -0.217    
    SLICE_X1Y30          FDCE (Remov_fdce_C_CLR)     -0.092    -0.309    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.175ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.209ns (8.952%)  route 2.126ns (91.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.589    -0.471    Exercice2_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y52         FDRE                                         r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.307 r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.952     1.645    Exercice2_bd_i/testPatternGenerator_0/U0/rstn
    SLICE_X1Y31          LUT1 (Prop_lut1_I0_O)        0.045     1.690 f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2/O
                         net (fo=3, routed)           0.173     1.863    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2_n_4
    SLICE_X1Y30          FDPE                                         f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6722, routed)        0.843    -0.720    Exercice2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X1Y30          FDPE                                         r  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.503    -0.217    
    SLICE_X1Y30          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.312    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  2.175    





