<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='272' ll='274' type='unsigned int llvm::TargetRegisterInfo::getRegSizeInBits(const llvm::TargetRegisterClass &amp; RC) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='260'>// Register numbers can represent physical registers, virtual registers, and
  // sometimes stack slots. The unsigned values are divided into these ranges:
  //
  //   0           Not a register, can be used as a sentinel.
  //   [1;2^30)    Physical registers assigned by TableGen.
  //   [2^30;2^31) Stack slots. (Rarely used.)
  //   [2^31;2^32) Virtual registers assigned by MachineRegisterInfo.
  //
  // Further sentinels can be allocated from the small negative integers.
  // DenseMapInfo&lt;unsigned&gt; uses -1u and -2u.

  /// Return the size in bits of a register from class RC.</doc>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.cpp' l='138' u='c' c='_ZN4llvm15DwarfExpression13addMachineRegERKNS_18TargetRegisterInfoENS_8RegisterEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='503' u='c' c='_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='320' u='c' c='_ZNK4llvm18TargetRegisterInfo22getCommonSuperRegClassEPKNS_19TargetRegisterClassEjS3_jRjS4_'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='320' u='c' c='_ZNK4llvm18TargetRegisterInfo22getCommonSuperRegClassEPKNS_19TargetRegisterClassEjS3_jRjS4_'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='328' u='c' c='_ZNK4llvm18TargetRegisterInfo22getCommonSuperRegClassEPKNS_19TargetRegisterClassEjS3_jRjS4_'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='336' u='c' c='_ZNK4llvm18TargetRegisterInfo22getCommonSuperRegClassEPKNS_19TargetRegisterClassEjS3_jRjS4_'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='345' u='c' c='_ZNK4llvm18TargetRegisterInfo22getCommonSuperRegClassEPKNS_19TargetRegisterClassEjS3_jRjS4_'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='345' u='c' c='_ZNK4llvm18TargetRegisterInfo22getCommonSuperRegClassEPKNS_19TargetRegisterClassEjS3_jRjS4_'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='354' u='c' c='_ZNK4llvm18TargetRegisterInfo22getCommonSuperRegClassEPKNS_19TargetRegisterClassEjS3_jRjS4_'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='510' u='c' c='_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='528' u='c' c='_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='881' u='c' c='_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='882' u='c' c='_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5790' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='844' u='c' c='_ZNK4llvm11SIInstrInfo9getOpSizeEtj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='856' u='c' c='_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2653' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector26selectG_EXTRACT_VECTOR_ELTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2726' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector25selectG_INSERT_VECTOR_ELTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='309' u='c' c='_ZNK4llvm10GCNTTIImpl20getNumberOfRegistersEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='300' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEN4llvm8RegisterEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='307' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEN4llvm8RegisterEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='337' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEN4llvm8RegisterEji'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='490' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='78' u='c' c='_ZN4llvm14GCNRegPressure10getRegKindENS_8RegisterERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='80' u='c' c='_ZN4llvm14GCNRegPressure10getRegKindENS_8RegisterERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='81' u='c' c='_ZN4llvm14GCNRegPressure10getRegKindENS_8RegisterERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIAddIMGInit.cpp' l='116' u='c' c='_ZN12_GLOBAL__N_112SIAddIMGInit20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3569' u='c' c='_ZL27computeIndirectRegAndOffsetRKN4llvm14SIRegisterInfoEPKNS_19TargetRegisterClassEji'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3652' u='c' c='_ZL15emitIndirectSrcRN4llvm12MachineInstrERNS_17MachineBasicBlockERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3687' u='c' c='_ZL15emitIndirectSrcRN4llvm12MachineInstrERNS_17MachineBasicBlockERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3753' u='c' c='_ZL15emitIndirectDstRN4llvm12MachineInstrERNS_17MachineBasicBlockERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3763' u='c' c='_ZL15emitIndirectDstRN4llvm12MachineInstrERNS_17MachineBasicBlockERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3788' u='c' c='_ZL15emitIndirectDstRN4llvm12MachineInstrERNS_17MachineBasicBlockERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3797' u='c' c='_ZL15emitIndirectDstRN4llvm12MachineInstrERNS_17MachineBasicBlockERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3982' u='c' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='482' u='c' c='_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='289' u='c' c='_ZNK4llvm11SIInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='293' u='c' c='_ZNK4llvm11SIInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='670' u='c' c='_ZNK4llvm11SIInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='671' u='c' c='_ZNK4llvm11SIInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='672' u='c' c='_ZNK4llvm11SIInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='800' u='c' c='_ZNK4llvm11SIInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='981' u='c' c='_ZNK4llvm11SIInstrInfo20materializeImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjl'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1161' u='c' c='_ZNK4llvm11SIInstrInfo12getMovOpcodeEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1163' u='c' c='_ZNK4llvm11SIInstrInfo12getMovOpcodeEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1165' u='c' c='_ZNK4llvm11SIInstrInfo12getMovOpcodeEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1728' u='c' c='_ZNK4llvm11SIInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2484' u='c' c='_ZNK4llvm11SIInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_8A9340702'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3848' u='c' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4141' u='c' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4303' u='c' c='_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4687' u='c' c='_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPRENS_8RegisterERNS_12MachineInstrERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1880' u='c' c='_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1894' u='c' c='_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1907' u='c' c='_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1915' u='c' c='_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1923' u='c' c='_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2054' u='c' c='_ZNK4llvm14SIRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2055' u='c' c='_ZNK4llvm14SIRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2056' u='c' c='_ZNK4llvm14SIRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='869' u='c' c='_ZNK4llvm19ARMBaseRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='869' u='c' c='_ZNK4llvm19ARMBaseRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='870' u='c' c='_ZNK4llvm19ARMBaseRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRAsmPrinter.cpp' l='112' u='c' c='_ZN4llvm13AVRAsmPrinter15PrintAsmOperandEPKNS_12MachineInstrEjPKcRNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/Hexagon/BitTracker.cpp' l='340' u='c' c='_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/BitTracker.cpp' l='716' u='c' c='_ZNK4llvm10BitTracker16MachineEvaluator18getPhysRegBitWidthENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp' l='271' u='c' c='_ZN4llvm17HexagonAsmPrinter25HexagonProcessInstructionERNS_6MCInstERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='412' u='c' c='_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='421' u='c' c='_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='1263' u='c' c='_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsERKN4llvm12MachineInstrEjRNS1_9BitVectorEt'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp' l='120' u='c' c='_ZNK4llvm16HexagonEvaluator18getPhysRegBitWidthENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp' l='124' u='c' c='_ZNK4llvm16HexagonEvaluator18getPhysRegBitWidthENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='596' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets16getCondTfrOpcodeERKN4llvm14MachineOperandEb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVExtract.cpp' l='161' u='c' c='_ZN12_GLOBAL__N_115HexagonVExtract20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsAsmPrinter.cpp' l='338' u='c' c='_ZN4llvm14MipsAsmPrinter21printSavedRegsBitmaskEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsAsmPrinter.cpp' l='339' u='c' c='_ZN4llvm14MipsAsmPrinter21printSavedRegsBitmaskEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsAsmPrinter.cpp' l='340' u='c' c='_ZN4llvm14MipsAsmPrinter21printSavedRegsBitmaskEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='263' u='c' c='_ZN12_GLOBAL__N_112ExpandPseudo13expandCopyACCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp' l='715' u='c' c='_ZNK4llvm15MipsSEInstrInfo15compareOpndSizeEjRKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp' l='716' u='c' c='_ZNK4llvm15MipsSEInstrInfo15compareOpndSizeEjRKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXInstrInfo.cpp' l='40' u='c' c='_ZNK4llvm14NVPTXInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXInstrInfo.cpp' l='40' u='c' c='_ZNK4llvm14NVPTXInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='151' u='c' c='_ZNK4llvm14RISCVInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19T7708132'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='186' u='c' c='_ZNK4llvm14RISCVInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19T10987319'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp' l='350' u='c' c='_ZNK4llvm19SystemZRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp' l='350' u='c' c='_ZNK4llvm19SystemZRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp' l='357' u='c' c='_ZNK4llvm19SystemZRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/X86/X86AvoidStoreForwardingBlocks.cpp' l='566' u='c' c='_ZN12_GLOBAL__N_115X86AvoidSFBPass17getRegSizeInBytesEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='2159' u='c' c='_ZN12_GLOBAL__N_111X86FastISel22X86FastEmitCMoveSelectEN4llvm3MVTEPKNS1_11InstructionE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3351' u='c' c='_ZNK4llvm12X86InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_86350560'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5419' u='c' c='_ZNK4llvm12X86InstrInfo23foldMemoryOperandCustomERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleI7881026'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5443' u='c' c='_ZNK4llvm12X86InstrInfo23foldMemoryOperandCustomERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleI7881026'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5462' u='c' c='_ZNK4llvm12X86InstrInfo23foldMemoryOperandCustomERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleI7881026'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5578' u='c' c='_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIte4038674'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5759' u='c' c='_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='131' u='c' c='_ZNK4llvm15X86RegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='131' u='c' c='_ZNK4llvm15X86RegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='138' u='c' c='_ZNK4llvm15X86RegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='138' u='c' c='_ZNK4llvm15X86RegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='145' u='c' c='_ZNK4llvm15X86RegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='145' u='c' c='_ZNK4llvm15X86RegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='152' u='c' c='_ZNK4llvm15X86RegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='152' u='c' c='_ZNK4llvm15X86RegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='166' u='c' c='_ZNK4llvm15X86RegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='166' u='c' c='_ZNK4llvm15X86RegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='751' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24tracePredStateThroughCFGERN4llvm15MachineFunctionENS1_8ArrayRefINS0_13BlockCondInfoEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='1182' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='1566' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass22extractPredStateFromSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn5187091'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='1869' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17canHardenRegisterEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='1917' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenValueInRegisterEN4llvm8RegisterERNS1_17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS15789085'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='2187' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86TileConfig.cpp' l='112' u='c' c='_ZL19storeRegToStackSlotRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEjiiPKNS_15TargetInstrInfoEPKNS16557690'/>
