#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7feb24d04270 .scope module, "Test_mult" "Test_mult" 2 24;
 .timescale -9 -12;
v0x7feb24d1e940_0 .var *"_s0", 15 0; Local signal
v0x7feb24d1e9d0_0 .var/i "i", 31 0;
v0x7feb24d1ea60_0 .var "i_multiplicand", 15 0;
v0x7feb24d1eb30_0 .var "i_multiplier", 15 0;
v0x7feb24d1ebe0_0 .net "o_result", 15 0, L_0x7feb24d1ee10;  1 drivers
v0x7feb24d1ecb0_0 .net "ovr", 0 0, v0x7feb24d1e680_0;  1 drivers
S_0x7feb24d0e290 .scope module, "uut" "qmult" 2 37, 3 21 0, S_0x7feb24d04270;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "i_multiplicand"
    .port_info 1 /INPUT 16 "i_multiplier"
    .port_info 2 /OUTPUT 16 "o_result"
    .port_info 3 /OUTPUT 1 "ovr"
P_0x7feb24d00bc0 .param/l "N" 0 3 24, +C4<00000000000000000000000000010000>;
P_0x7feb24d00c00 .param/l "Q" 0 3 23, +C4<00000000000000000000000000000111>;
L_0x7feb24d1f110 .functor XOR 1, L_0x7feb24d1ef50, L_0x7feb24d1f030, C4<0>, C4<0>;
v0x7feb24d0e490_0 .net *"_s10", 0 0, L_0x7feb24d1f030;  1 drivers
v0x7feb24d1e290_0 .net *"_s11", 0 0, L_0x7feb24d1f110;  1 drivers
v0x7feb24d1e330_0 .net *"_s3", 14 0, v0x7feb24d1e720_0;  1 drivers
v0x7feb24d1e3c0_0 .net *"_s8", 0 0, L_0x7feb24d1ef50;  1 drivers
v0x7feb24d1e450_0 .net "i_multiplicand", 15 0, v0x7feb24d1ea60_0;  1 drivers
v0x7feb24d1e520_0 .net "i_multiplier", 15 0, v0x7feb24d1eb30_0;  1 drivers
v0x7feb24d1e5d0_0 .net "o_result", 15 0, L_0x7feb24d1ee10;  alias, 1 drivers
v0x7feb24d1e680_0 .var "ovr", 0 0;
v0x7feb24d1e720_0 .var "r_RetVal", 14 0;
v0x7feb24d1e830_0 .var "r_result", 31 0;
E_0x7feb24d03ea0 .event edge, v0x7feb24d1e830_0;
E_0x7feb24d04bb0 .event edge, v0x7feb24d1e520_0, v0x7feb24d1e450_0;
L_0x7feb24d1ee10 .concat8 [ 15 1 0 0], v0x7feb24d1e720_0, L_0x7feb24d1f110;
L_0x7feb24d1ef50 .part v0x7feb24d1eb30_0, 15, 1;
L_0x7feb24d1f030 .part v0x7feb24d1ea60_0, 15, 1;
    .scope S_0x7feb24d0e290;
T_0 ;
    %wait E_0x7feb24d04bb0;
    %load/vec4 v0x7feb24d1e450_0;
    %parti/s 15, 0, 2;
    %pad/u 32;
    %load/vec4 v0x7feb24d1e520_0;
    %parti/s 15, 0, 2;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x7feb24d1e830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb24d1e680_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7feb24d0e290;
T_1 ;
    %wait E_0x7feb24d03ea0;
    %load/vec4 v0x7feb24d1e450_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7feb24d1e520_0;
    %parti/s 1, 15, 5;
    %xor;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7feb24d1e720_0, 4, 5;
    %load/vec4 v0x7feb24d1e830_0;
    %parti/s 15, 7, 4;
    %assign/vec4 v0x7feb24d1e720_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7feb24d1e830_0;
    %parti/s 9, 22, 6;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_1.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb24d1e680_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7feb24d04270;
T_2 ;
    %vpi_call 2 46 "$display", "multiplicand,multiplier,result,ovr" {0 0 0};
    %vpi_call 2 47 "$monitor", "%b,%b,%h,%h", v0x7feb24d1ea60_0, v0x7feb24d1eb30_0, v0x7feb24d1ebe0_0, v0x7feb24d1ecb0_0 {0 0 0};
    %pushi/vec4 402, 0, 16;
    %store/vec4 v0x7feb24d1ea60_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7feb24d1ea60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7feb24d1eb30_0, 4, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7feb24d1eb30_0, 0, 16;
    %delay 100000, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7feb24d1eb30_0, 4, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb24d1e9d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7feb24d1e9d0_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x7feb24d1eb30_0;
    %pushi/vec4 1, 0, 16;
    %load/vec4 v0x7feb24d1e9d0_0;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x7feb24d1e940_0, 0, 16;
    %pushi/vec4 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7feb24d1e940_0;
    %store/vec4 v0x7feb24d1eb30_0, 0, 16;
    %load/vec4 v0x7feb24d1e9d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7feb24d1e9d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 32926, 0, 16;
    %store/vec4 v0x7feb24d1eb30_0, 0, 16;
    %delay 1000, 0;
    %pushi/vec4 33170, 0, 16;
    %store/vec4 v0x7feb24d1ea60_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 402, 0, 16;
    %store/vec4 v0x7feb24d1ea60_0, 0, 16;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0x7feb24d1eb30_0, 0, 16;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0x7feb24d1ea60_0, 0, 16;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "verilog_source_code/Test_mult.v";
    "verilog_source_code/qmult.v";
