{
   guistr: "# # String gsaved with Nlview 6.5.5  2015-06-26 bk=1.3371 VDI=38 GEI=35 GUI=JA:1.8
#  -string -flagsOSRD
preplace port sys_clk -pg 1 -y 420 -defaultsOSRD
preplace port sys_rst_n -pg 1 -y 440 -defaultsOSRD
preplace port pcie2_ext_pipe_ep -pg 1 -y 400 -defaultsOSRD
preplace port led_4bits -pg 1 -y 250 -defaultsOSRD
preplace port reset -pg 1 -y 80 -defaultsOSRD
preplace port pcie_7x_mgt -pg 1 -y 370 -defaultsOSRD
preplace inst pcie_axi_lite_v1_0_0 -pg 1 -lvl 2 -y 220 -defaultsOSRD
preplace inst pcie_7x_0 -pg 1 -lvl 1 -y 400 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 5 -y 130 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 100 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -y 250 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 3 -y 220 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -y 130 -defaultsOSRD
preplace netloc pcie_axi_lite_v1_0_0_M_AXI 1 2 1 690
preplace netloc axi_mem_intercon_M01_AXI 1 3 1 N
preplace netloc pcie2_ext_pipe_ep_1 1 0 1 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 N
preplace netloc pcie_7x_0_pcie_7x_mgt 1 1 5 NJ 370 NJ 370 NJ 370 NJ 370 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 4 1 N
preplace netloc pcie_7x_0_user_reset_out 1 0 2 10 200 360
preplace netloc sys_rst_n_1 1 0 1 NJ
preplace netloc sys_clk_1 1 0 1 NJ
preplace netloc axi_mem_intercon_M00_AXI 1 3 1 1000
preplace netloc pcie_axi_lite_v1_0_0_m_axis_tx 1 0 3 20 190 NJ 140 650
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 2 NJ 110 660
preplace netloc axi_gpio_0_GPIO 1 4 2 NJ 250 NJ
preplace netloc pcie_7x_0_m_axis_rx 1 1 1 400
preplace netloc pcie_7x_0_user_lnk_up 1 1 1 410
preplace netloc reset_1 1 0 1 NJ
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 1 3 380 130 680 80 990
preplace netloc clk_wiz_clk_out1 1 0 4 10 10 370 70 670 70 1010
levelinfo -pg 1 -10 190 530 840 1140 1380 1500 -top 0 -bot 500
",
}
{
   da_axi4_cnt: "2",
   da_board_cnt: "1",
   da_bram_cntlr_cnt: "2",
}