
---------- Begin Simulation Statistics ----------
final_tick                               1442898582500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61889                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703928                       # Number of bytes of host memory used
host_op_rate                                    62055                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25307.35                       # Real time elapsed on the host
host_tick_rate                               57015010                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1566247292                       # Number of instructions simulated
sim_ops                                    1570451071                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.442899                       # Number of seconds simulated
sim_ticks                                1442898582500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.239077                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              191817269                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           225034428                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14840490                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        291643145                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          30517416                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       31126155                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          608739                       # Number of indirect misses.
system.cpu0.branchPred.lookups              378651347                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2276367                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100294                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9287874                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 343026968                       # Number of branches committed
system.cpu0.commit.bw_lim_events             45766283                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309819                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      164216004                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1408189520                       # Number of instructions committed
system.cpu0.commit.committedOps            1410293114                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2445728401                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.576635                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.383123                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1789207953     73.16%     73.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    385170720     15.75%     88.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     95057803      3.89%     92.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     80396571      3.29%     96.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     33594522      1.37%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8944745      0.37%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4543630      0.19%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3046174      0.12%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     45766283      1.87%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2445728401                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            29098670                       # Number of function calls committed.
system.cpu0.commit.int_insts               1363651284                       # Number of committed integer instructions.
system.cpu0.commit.loads                    423706060                       # Number of loads committed
system.cpu0.commit.membars                    4203764                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203770      0.30%      0.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       798542710     56.62%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       12621993      0.89%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3672708      0.26%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      425806346     30.19%     88.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     165445537     11.73%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1410293114                       # Class of committed instruction
system.cpu0.commit.refs                     591251911                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1408189520                       # Number of Instructions Simulated
system.cpu0.committedOps                   1410293114                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.043238                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.043238                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            483589771                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5563710                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           188454031                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1595133646                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               855407667                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1115648887                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9303926                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             16375852                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8919193                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  378651347                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                283713660                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1601263186                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5507173                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1628643626                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 194                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          697                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29713306                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.131601                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         856748671                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         222334685                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.566039                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2472869444                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.659456                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.881789                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1297094800     52.45%     52.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               878371238     35.52%     87.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               184468351      7.46%     95.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                87295839      3.53%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12079574      0.49%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10232658      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1221312      0.05%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2102414      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3258      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2472869444                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      404397003                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9410835                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               362046680                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.540026                       # Inst execution rate
system.cpu0.iew.exec_refs                   679852922                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 202176867                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              375284287                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            476893680                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106318                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5044883                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           207382014                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1574458399                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            477676055                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8080488                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1553798304                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1521678                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             18827084                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9303926                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             23189064                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       670289                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        33553640                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        28062                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16544                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8423043                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     53187620                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     39836152                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16544                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       534362                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8876473                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                674647658                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1540349528                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.852781                       # average fanout of values written-back
system.cpu0.iew.wb_producers                575326906                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.535352                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1540465841                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1919543881                       # number of integer regfile reads
system.cpu0.int_regfile_writes              990821089                       # number of integer regfile writes
system.cpu0.ipc                              0.489419                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.489419                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205754      0.27%      0.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            860093505     55.07%     55.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            12624574      0.81%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3673834      0.24%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           481051216     30.80%     87.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          200229859     12.82%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1561878793                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4718201                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003021                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 823628     17.46%     17.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  1025      0.02%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 638365     13.53%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     31.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2680421     56.81%     87.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               574758     12.18%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1562391185                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5601664830                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1540349477                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1738639765                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1568148033                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1561878793                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310366                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      164165200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           319706                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           547                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     36534762                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2472869444                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.631606                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.840835                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1348107105     54.52%     54.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          784551495     31.73%     86.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          276381252     11.18%     97.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43217813      1.75%     99.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           13632651      0.55%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2661307      0.11%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3405195      0.14%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             657962      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             254664      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2472869444                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.542834                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         21044132                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        11487608                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           476893680                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          207382014                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1901                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2877266447                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9712067                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              417008110                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            911016057                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              15499013                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               865935488                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              28294979                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                61896                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1967585624                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1590130712                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1027662917                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1112396984                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              23438858                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9303926                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             68069164                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               116646793                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1967585580                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        155772                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5973                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 35451134                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5960                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3974447056                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3176196868                       # The number of ROB writes
system.cpu0.timesIdled                       25778527                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1868                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.509616                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               24362890                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            30260845                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2831975                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32508471                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2129767                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2139361                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9594                       # Number of indirect misses.
system.cpu1.branchPred.lookups               41159705                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       148610                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100004                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1912987                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34322333                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5837303                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300703                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16002524                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           158057772                       # Number of instructions committed
system.cpu1.commit.committedOps             160157957                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    514315493                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.311400                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.114161                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    447793513     87.07%     87.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     34161534      6.64%     93.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     13275640      2.58%     96.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6217007      1.21%     97.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3151983      0.61%     98.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2320839      0.45%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1020147      0.20%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       537527      0.10%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5837303      1.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    514315493                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3698493                       # Number of function calls committed.
system.cpu1.commit.int_insts                152850806                       # Number of committed integer instructions.
system.cpu1.commit.loads                     38898893                       # Number of loads committed
system.cpu1.commit.membars                    4200133                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200133      2.62%      2.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98370667     61.42%     64.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         265371      0.17%     64.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          526963      0.33%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40998897     25.60%     90.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      15795914      9.86%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        160157957                       # Class of committed instruction
system.cpu1.commit.refs                      56794823                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  158057772                       # Number of Instructions Simulated
system.cpu1.committedOps                    160157957                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.325000                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.325000                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            375539043                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               934945                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23028868                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             183255249                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                42113779                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 92788987                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1914169                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2273296                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5354612                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   41159705                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 32543178                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    470679932                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               770655                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     189264596                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5666314                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.078319                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          44197500                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          26492657                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.360132                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         517710590                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.369637                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.791063                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               391371818     75.60%     75.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                85184513     16.45%     92.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25855267      4.99%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10229687      1.98%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2261294      0.44%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2112910      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  694666      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     194      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     241      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           517710590                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        7831554                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1983438                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                36750644                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.326152                       # Inst execution rate
system.cpu1.iew.exec_refs                    60935393                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  18473804                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              304679581                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             43248906                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100703                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1778817                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            18950326                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          176117103                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             42461589                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1625199                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            171406432                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1119283                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             11098018                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1914169                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             15022765                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        75329                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1240261                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        25861                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1590                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5670                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4350013                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1054396                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1590                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       404687                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1578751                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 92022415                       # num instructions consuming a value
system.cpu1.iew.wb_count                    170267744                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.828317                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 76223764                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.323985                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     170325865                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               216684713                       # number of integer regfile reads
system.cpu1.int_regfile_writes              114881395                       # number of integer regfile writes
system.cpu1.ipc                              0.300752                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.300752                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200240      2.43%      2.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            106358850     61.47%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              265405      0.15%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               527041      0.30%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            45220988     26.13%     90.49% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           16459095      9.51%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             173031631                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3819884                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022076                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 567072     14.85%     14.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  1511      0.04%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 262412      6.87%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2472714     64.73%     86.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               516171     13.51%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             172651259                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         867771791                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    170267732                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        192077590                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 169816053                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                173031631                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301050                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15959145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           178083                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           347                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6708284                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    517710590                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.334225                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.800884                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          407222834     78.66%     78.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           73674504     14.23%     92.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           23483262      4.54%     97.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5554680      1.07%     98.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5349307      1.03%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             992469      0.19%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             835692      0.16%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             429898      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             167944      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      517710590                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.329244                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14727997                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2762603                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            43248906                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           18950326                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    107                       # number of misc regfile reads
system.cpu1.numCycles                       525542144                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2360240466                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              337245165                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            107591069                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              15267665                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                45856384                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6582413                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                72668                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            229097693                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             180772994                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          122280412                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 93301046                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              16811727                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1914169                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             39365075                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14689343                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       229097681                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28751                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               623                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29795746                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           623                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   684638320                       # The number of ROB reads
system.cpu1.rob.rob_writes                  355742522                       # The number of ROB writes
system.cpu1.timesIdled                         523167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         16042084                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              9224603                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            29473990                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             112250                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6328759                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     19242284                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      38340546                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2209456                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1118254                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     78891519                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     16791698                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    157783281                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       17909952                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1442898582500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           14546671                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      6415649                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12682524                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              374                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            271                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4694835                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4694833                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14546671                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           210                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     57582038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               57582038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1642057792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1642057792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              555                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19242361                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19242361    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19242361                       # Request fanout histogram
system.membus.respLayer1.occupancy       100102826447                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         69284058401                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1442898582500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1442898582500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1442898582500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1442898582500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1442898582500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1442898582500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1442898582500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1442898582500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1442898582500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1442898582500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    441458090.909091                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   781718604.135235                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       155500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2497929000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1438042543500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4856039000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1442898582500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    250950955                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       250950955                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    250950955                       # number of overall hits
system.cpu0.icache.overall_hits::total      250950955                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     32762704                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      32762704                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     32762704                       # number of overall misses
system.cpu0.icache.overall_misses::total     32762704                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 567186805500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 567186805500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 567186805500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 567186805500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    283713659                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    283713659                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    283713659                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    283713659                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.115478                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.115478                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.115478                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.115478                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17311.965627                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17311.965627                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17311.965627                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17311.965627                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1958                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.659574                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29570616                       # number of writebacks
system.cpu0.icache.writebacks::total         29570616                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3192055                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3192055                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3192055                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3192055                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29570649                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29570649                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29570649                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29570649                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 507629252000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 507629252000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 507629252000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 507629252000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.104227                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.104227                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.104227                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.104227                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17166.659142                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17166.659142                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17166.659142                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17166.659142                       # average overall mshr miss latency
system.cpu0.icache.replacements              29570616                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    250950955                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      250950955                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     32762704                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     32762704                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 567186805500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 567186805500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    283713659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    283713659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.115478                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.115478                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17311.965627                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17311.965627                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3192055                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3192055                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29570649                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29570649                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 507629252000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 507629252000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.104227                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.104227                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17166.659142                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17166.659142                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1442898582500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999965                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          280521398                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29570616                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.486492                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999965                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        596997966                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       596997966                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1442898582500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    522389485                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       522389485                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    522389485                       # number of overall hits
system.cpu0.dcache.overall_hits::total      522389485                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     77653031                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      77653031                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     77653031                       # number of overall misses
system.cpu0.dcache.overall_misses::total     77653031                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2148151750977                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2148151750977                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2148151750977                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2148151750977                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    600042516                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    600042516                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    600042516                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    600042516                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.129413                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.129413                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.129413                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.129413                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27663.463014                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27663.463014                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27663.463014                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27663.463014                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     20245017                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       117256                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2115423                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            974                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.570198                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   120.386037                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     45229477                       # number of writebacks
system.cpu0.dcache.writebacks::total         45229477                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     33338656                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     33338656                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     33338656                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     33338656                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     44314375                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     44314375                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     44314375                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     44314375                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 923190836376                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 923190836376                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 923190836376                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 923190836376                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.073852                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.073852                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.073852                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.073852                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20832.762199                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20832.762199                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20832.762199                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20832.762199                       # average overall mshr miss latency
system.cpu0.dcache.replacements              45229477                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    386853408                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      386853408                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     47747438                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     47747438                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1224806178000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1224806178000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    434600846                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    434600846                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.109865                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.109865                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25651.767494                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25651.767494                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13654958                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13654958                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     34092480                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     34092480                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 645939424000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 645939424000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.078445                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.078445                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18946.683374                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18946.683374                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    135536077                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     135536077                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     29905593                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     29905593                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 923345572977                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 923345572977                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    165441670                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    165441670                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.180762                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.180762                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 30875.347397                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30875.347397                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     19683698                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     19683698                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10221895                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10221895                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 277251412376                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 277251412376                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061785                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061785                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27123.289016                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27123.289016                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3018                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3018                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          945                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          945                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8219000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8219000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.238456                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.238456                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8697.354497                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8697.354497                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          932                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          932                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       598500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       598500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003280                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003280                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 46038.461538                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46038.461538                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       689500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       689500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3883                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3883                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.041720                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.041720                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4256.172840                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4256.172840                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          162                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       527500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       527500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.041720                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.041720                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3256.172840                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3256.172840                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1184313                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1184313                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       915981                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       915981                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  90876667500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  90876667500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100294                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100294                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.436120                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.436120                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 99212.393598                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 99212.393598                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       915981                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       915981                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  89960686500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  89960686500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.436120                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.436120                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 98212.393598                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 98212.393598                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1442898582500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999530                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          568811179                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         45230067                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.575953                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999530                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1249531411                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1249531411                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1442898582500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            27551827                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            38979735                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              620401                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1449832                       # number of demand (read+write) hits
system.l2.demand_hits::total                 68601795                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           27551827                       # number of overall hits
system.l2.overall_hits::.cpu0.data           38979735                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             620401                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1449832                       # number of overall hits
system.l2.overall_hits::total                68601795                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2018821                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6249088                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             25490                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1991514                       # number of demand (read+write) misses
system.l2.demand_misses::total               10284913                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2018821                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6249088                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            25490                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1991514                       # number of overall misses
system.l2.overall_misses::total              10284913                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 166394446999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 500616769750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2265918499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 214830880629                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     884108015877                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 166394446999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 500616769750                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2265918499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 214830880629                       # number of overall miss cycles
system.l2.overall_miss_latency::total    884108015877                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29570648                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        45228823                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          645891                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3441346                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             78886708                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29570648                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       45228823                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         645891                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3441346                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            78886708                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.068271                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.138166                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.039465                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.578702                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.130376                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.068271                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.138166                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.039465                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.578702                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.130376                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82421.595079                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80110.372866                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88894.409533                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107873.146073                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85961.642639                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82421.595079                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80110.372866                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88894.409533                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107873.146073                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85961.642639                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             659912                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     16680                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      39.563070                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6720724                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             6415650                       # number of writebacks
system.l2.writebacks::total                   6415650                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            453                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         375512                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            295                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         216956                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              593216                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           453                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        375512                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           295                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        216956                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             593216                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2018368                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5873576                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        25195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1774558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9691697                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2018368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5873576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        25195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1774558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9888468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         19580165                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 146183416999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 414569217898                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1997361999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 179685983272                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 742435980168                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 146183416999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 414569217898                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1997361999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 179685983272                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 886917176276                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1629353156444                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.068256                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.129864                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.039008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.515658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.122856                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.068256                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.129864                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.039008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.515658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.248206                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72426.543127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70582.081154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79276.126176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101256.754230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76605.364382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72426.543127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70582.081154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79276.126176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101256.754230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89692.071237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83214.475284                       # average overall mshr miss latency
system.l2.replacements                       35557121                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13531889                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13531889                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13531889                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13531889                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64507087                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64507087                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64507087                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64507087                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9888468                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9888468                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 886917176276                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 886917176276                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89692.071237                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89692.071237                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            72                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 84                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1328500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       274500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1603000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               98                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.867470                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 18451.388889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        22875                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 19083.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           72                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1445500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       247500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1693000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.867470                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20076.388889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20625                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20154.761905                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          7490171                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           555413                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8045584                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3647396                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1341314                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4988710                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 267682957640                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 143690445824                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  411373403464                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11137567                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1896727                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13034294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.327486                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.707173                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.382737                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 73390.154960                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107126.627936                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82460.877354                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       195627                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       106791                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           302418                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3451769                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1234523                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4686292                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 216941976701                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 121725474374                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 338667451075                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.309921                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.650870                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.359536                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 62849.506065                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98601.220369                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72267.680092                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      27551827                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        620401                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           28172228                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2018821                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        25490                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2044311                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 166394446999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2265918499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 168660365498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29570648                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       645891                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30216539                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.068271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.039465                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.067655                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82421.595079                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88894.409533                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82502.302975                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          453                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          295                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           748                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2018368                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        25195                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2043563                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 146183416999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1997361999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 148180778998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.068256                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.039008                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.067631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72426.543127                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79276.126176                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72510.991341                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     31489564                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       894419                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          32383983                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2601692                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       650200                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3251892                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 232933812110                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  71140434805                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 304074246915                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     34091256                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1544619                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      35635875                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.076316                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.420945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.091253                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89531.663283                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109413.157190                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93506.871358                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       179885                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       110165                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       290050                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2421807                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       540035                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2961842                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 197627241197                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  57960508898                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 255587750095                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.071039                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.349623                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.083114                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81603.216605                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 107327.319337                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86293.512650                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          224                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          149                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               373                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          230                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          179                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             409                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7466241                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      9201996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     16668237                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          454                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          328                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           782                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.506608                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.545732                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.523018                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 32461.917391                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 51407.798883                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 40753.635697                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           92                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          107                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          199                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          138                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           72                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          210                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2765496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1434996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4200492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.303965                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.219512                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.268542                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20039.826087                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19930.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20002.342857                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1442898582500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1442898582500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999946                       # Cycle average of tags in use
system.l2.tags.total_refs                   165882604                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  35557693                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.665168                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.606577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.274896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.988321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.102436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.384045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    25.643671                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.368853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.051170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.156068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.021626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.400682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            52                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.812500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.187500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1290971205                       # Number of tag accesses
system.l2.tags.data_accesses               1290971205                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1442898582500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     129175552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     376301120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1612480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     113834624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    610532480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1231456256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    129175552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1612480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     130788032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    410601536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       410601536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2018368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5879705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          25195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1778666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9539570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19241504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      6415649                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            6415649                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         89525039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        260795266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1117528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         78893018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    423129170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             853460022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     89525039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1117528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         90642567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      284567149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            284567149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      284567149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        89525039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       260795266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1117528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        78893018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    423129170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1138027171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4651802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2018368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4088391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     25195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1763364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9499432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005132971250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       281709                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       281709                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            33903015                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4389216                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    19241504                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    6415649                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19241504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  6415649                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1846754                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1763847                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            750871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            754779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            753116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            799274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2114756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2217792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            771293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            795760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            788820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            785585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           799191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1042870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1422687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1873324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           755199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           969433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            275537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            277457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            275664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            275838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            278916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            278386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            280711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            282948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            291940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            288102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           287767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           327001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           402745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           274927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           277421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           276414                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 618342941507                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                86973750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            944494504007                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35547.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54297.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        12                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 12674303                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2549950                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19241504                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              6415649                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6311835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2716495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1726227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1153360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  697047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  576072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  491168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  420569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  359581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  314361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 398075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1093855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 497496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 188103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 154828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 129799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 100865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  55932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   7279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  41046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  46140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 109013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 183944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 233817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 263437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 281685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 293398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 302025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 308746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 316570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 327459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 313674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 312274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 308197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 297472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 293905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 290961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  26369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     17                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6822259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    206.819349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.333927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.472636                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3070674     45.01%     45.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2164511     31.73%     76.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       471228      6.91%     83.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       327422      4.80%     88.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       239202      3.51%     91.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        88705      1.30%     93.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        57398      0.84%     94.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        47714      0.70%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       355405      5.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6822259                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       281709                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      61.747179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     40.897260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    394.393878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       281704    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-204799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        281709                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       281709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.512692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.473931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.199956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           227322     80.69%     80.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6217      2.21%     82.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25285      8.98%     91.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            12580      4.47%     96.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5739      2.04%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2432      0.86%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1119      0.40%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              544      0.19%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              219      0.08%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              127      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               61      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               37      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               11      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        281709                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1113264000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               118192256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               297713536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1231456256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            410601536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       771.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       206.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    853.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    284.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1442898500500                       # Total gap between requests
system.mem_ctrls.avgGap                      56237.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    129175552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    261657024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1612480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    112855296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    607963648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    297713536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 89525039.089155808091                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 181341244.057948201895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1117528.300018272363                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 78214295.425021663308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 421348842.790203511715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 206330188.144044429064                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2018368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5879705                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        25195                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1778666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9539570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      6415649                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  63249301834                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 189009858195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    938720533                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 105697805106                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 585598818339                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 35537029430297                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31336.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32146.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37258.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59425.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61386.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5539116.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          22348157160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11878300665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         60240958260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12665374740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     113900782320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     629859037350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      23665445280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       874558055775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        606.111938                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  56061400682                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  48181380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1338655801818                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26362857780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14012172240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         63957556740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11616885540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     113900782320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     629899408740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      23631448320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       883381111680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        612.226751                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  55271099630                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  48181380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1339446102870                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                159                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    14747695056.250000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   70356784512.619720                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           76     95.00%     95.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.25%     96.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.25%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.25%     98.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5.5e+11-6e+11            1      1.25%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        64000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 556555692000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   263082978000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1179815604500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1442898582500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     31883906                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        31883906                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     31883906                       # number of overall hits
system.cpu1.icache.overall_hits::total       31883906                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       659272                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        659272                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       659272                       # number of overall misses
system.cpu1.icache.overall_misses::total       659272                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  11259810000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  11259810000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  11259810000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  11259810000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     32543178                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     32543178                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     32543178                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     32543178                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.020258                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.020258                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.020258                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.020258                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17079.157010                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17079.157010                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17079.157010                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17079.157010                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       645859                       # number of writebacks
system.cpu1.icache.writebacks::total           645859                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        13381                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        13381                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        13381                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        13381                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       645891                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       645891                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       645891                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       645891                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  10405617000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  10405617000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  10405617000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  10405617000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.019847                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.019847                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.019847                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.019847                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16110.484586                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16110.484586                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16110.484586                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16110.484586                       # average overall mshr miss latency
system.cpu1.icache.replacements                645859                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     31883906                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       31883906                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       659272                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       659272                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  11259810000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  11259810000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     32543178                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     32543178                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.020258                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.020258                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17079.157010                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17079.157010                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        13381                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        13381                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       645891                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       645891                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  10405617000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  10405617000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.019847                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.019847                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16110.484586                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16110.484586                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1442898582500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.993058                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           32059393                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           645859                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            49.638378                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        311960000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.993058                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999783                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999783                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         65732247                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        65732247                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1442898582500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     44606832                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        44606832                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     44606832                       # number of overall hits
system.cpu1.dcache.overall_hits::total       44606832                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     12165209                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      12165209                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     12165209                       # number of overall misses
system.cpu1.dcache.overall_misses::total     12165209                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 760084656913                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 760084656913                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 760084656913                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 760084656913                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     56772041                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     56772041                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     56772041                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     56772041                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.214282                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.214282                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.214282                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.214282                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 62480.197168                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62480.197168                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 62480.197168                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62480.197168                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4645511                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       144117                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            89820                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1042                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    51.720229                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   138.308061                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3441445                       # number of writebacks
system.cpu1.dcache.writebacks::total          3441445                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9500335                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9500335                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9500335                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9500335                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2664874                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2664874                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2664874                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2664874                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 165273440022                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 165273440022                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 165273440022                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 165273440022                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046940                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046940                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046940                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046940                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 62019.232437                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 62019.232437                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 62019.232437                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 62019.232437                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3441445                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     34475389                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       34475389                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6501185                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6501185                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 381739744500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 381739744500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     40976574                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     40976574                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158656                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158656                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 58718.486630                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58718.486630                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4956232                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4956232                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1544953                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1544953                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  84058971500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  84058971500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037703                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037703                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 54408.756448                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 54408.756448                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     10131443                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      10131443                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      5664024                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5664024                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 378344912413                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 378344912413                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     15795467                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15795467                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.358585                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.358585                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66797.900647                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66797.900647                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4544103                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4544103                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1119921                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1119921                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  81214468522                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  81214468522                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.070901                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.070901                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 72518.033435                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 72518.033435                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          334                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          334                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          147                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          147                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5670500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5670500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.305613                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.305613                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 38574.829932                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38574.829932                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          147                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          147                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          347                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          347                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       527000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       527000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.244009                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.244009                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4705.357143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4705.357143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       415000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       415000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.244009                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.244009                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3705.357143                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3705.357143                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1322399                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1322399                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       777605                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       777605                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  73328583000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  73328583000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100004                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100004                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.370287                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.370287                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 94300.554909                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 94300.554909                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       777605                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       777605                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  72550978000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  72550978000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.370287                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.370287                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 93300.554909                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 93300.554909                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1442898582500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.834102                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           49371184                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3442335                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.342353                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        311971500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.834102                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.932316                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.932316                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        121188335                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       121188335                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1442898582500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          65853188                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19947539                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     65355508                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        29141471                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         15565028                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             383                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           274                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            657                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13035034                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13035033                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30216540                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     35636649                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          782                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          782                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88711912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    135689375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1937641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10325730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             236664658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3785040832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5789331520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     82672000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    440498688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            10097543040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        51124224                       # Total snoops (count)
system.tol2bus.snoopTraffic                 410699008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        130015478                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.163359                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.392268                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              109894592     84.52%     84.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1               19002632     14.62%     99.14% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1118254      0.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          130015478                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       157782007295                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       67862612327                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44935306006                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5169792878                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         970270125                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10508                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1636568516000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1136454                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710144                       # Number of bytes of host memory used
host_op_rate                                  1139649                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1435.76                       # Real time elapsed on the host
host_tick_rate                              134889818                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1631679327                       # Number of instructions simulated
sim_ops                                    1636266748                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.193670                       # Number of seconds simulated
sim_ticks                                193669933500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            79.672503                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5150076                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             6464057                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           839679                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7725899                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            401064                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         468798                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           67734                       # Number of indirect misses.
system.cpu0.branchPred.lookups                9594992                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        45366                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        102635                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           589611                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   6374611                       # Number of branches committed
system.cpu0.commit.bw_lim_events               666839                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         691217                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        8162753                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27480175                       # Number of instructions committed
system.cpu0.commit.committedOps              27731656                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    109289513                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.253745                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.915089                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     94964366     86.89%     86.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9403323      8.60%     95.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1749901      1.60%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1523462      1.39%     98.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       420856      0.39%     98.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       230553      0.21%     99.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       224247      0.21%     99.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       105966      0.10%     99.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       666839      0.61%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    109289513                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      5598                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              849319                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26915650                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5480329                       # Number of loads committed
system.cpu0.commit.membars                     410929                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       412189      1.49%      1.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16845193     60.74%     62.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         179455      0.65%     62.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           73962      0.27%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           840      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          2521      0.01%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           420      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          454      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5582070     20.13%     83.29% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4633189     16.71%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          894      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          453      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27731656                       # Class of committed instruction
system.cpu0.commit.refs                      10216606                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27480175                       # Number of Instructions Simulated
system.cpu0.committedOps                     27731656                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.294015                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.294015                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             57527532                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               253163                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4605783                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              38045865                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                31155304                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 21038934                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                611101                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               547415                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               490359                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    9594992                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4700671                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     72807482                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               335027                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          989                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      43248980                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 291                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          976                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1722650                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.047869                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          37152167                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5551140                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.215769                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         110823230                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.395838                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.877817                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                82158819     74.14%     74.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                21168958     19.10%     93.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3379266      3.05%     96.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1996865      1.80%     98.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1450457      1.31%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  320406      0.29%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  103743      0.09%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   34064      0.03%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  210652      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           110823230                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     4825                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    3498                       # number of floating regfile writes
system.cpu0.idleCycles                       89617592                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              638248                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 7157106                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.166415                       # Inst execution rate
system.cpu0.iew.exec_refs                    12984033                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5032359                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                1921416                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8221115                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            392616                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           192377                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5280237                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           35818509                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              7951674                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           414198                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             33356459                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 13805                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6347194                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                611101                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6348898                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       182100                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          116923                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1113                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          829                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          119                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2740786                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       543971                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           829                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       249888                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        388360                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 17922204                       # num instructions consuming a value
system.cpu0.iew.wb_count                     32226211                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.758493                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 13593874                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.160777                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      32304655                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                43403284                       # number of integer regfile reads
system.cpu0.int_regfile_writes               20562686                       # number of integer regfile writes
system.cpu0.ipc                              0.137099                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.137099                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           433277      1.28%      1.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             19810262     58.66%     59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              247561      0.73%     60.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                74066      0.22%     60.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 25      0.00%     60.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                840      0.00%     60.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               2521      0.01%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              7      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                420      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               454      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     60.91% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8229116     24.37%     85.28% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4970683     14.72%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            938      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           486      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              33770656                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   5738                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              11433                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         5659                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              5794                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     185157                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005483                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  20924     11.30%     11.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   116      0.06%     11.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    190      0.10%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                120155     64.89%     76.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                43725     23.62%     99.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               47      0.03%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              33516798                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         178600858                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     32220552                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         43900392                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  34845535                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 33770656                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             972974                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        8086937                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            62591                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        281757                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4214859                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    110823230                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.304725                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.725190                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           88040399     79.44%     79.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           15960368     14.40%     93.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4107602      3.71%     97.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1781635      1.61%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             618086      0.56%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             174143      0.16%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              96647      0.09%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              27562      0.02%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              16788      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      110823230                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.168482                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           668677                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          146553                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8221115                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5280237                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  27277                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  4251                       # number of misc regfile writes
system.cpu0.numCycles                       200440822                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   186899085                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                8395536                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16940284                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                139197                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                31954733                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4862840                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10089                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47562244                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              36591914                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23670275                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 20675653                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6473764                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                611101                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             11592257                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 6730058                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             4837                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        47557407                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      37593950                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            280360                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2402067                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        285245                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   144333822                       # The number of ROB reads
system.cpu0.rob.rob_writes                   73329612                       # The number of ROB writes
system.cpu0.timesIdled                        1239034                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                20890                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            71.772791                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5475140                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7628434                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           655856                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7786687                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            846178                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         955688                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          109510                       # Number of indirect misses.
system.cpu1.branchPred.lookups               10070218                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       107003                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         81487                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           466984                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8693232                       # Number of branches committed
system.cpu1.commit.bw_lim_events               878935                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         453328                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2597522                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            37951860                       # Number of instructions committed
system.cpu1.commit.committedOps              38084021                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     95031712                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.400751                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.104993                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     75271149     79.21%     79.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12464439     13.12%     92.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3133831      3.30%     95.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1890238      1.99%     97.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       738536      0.78%     98.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       333255      0.35%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       219996      0.23%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       101333      0.11%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       878935      0.92%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     95031712                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     76891                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1511952                       # Number of function calls committed.
system.cpu1.commit.int_insts                 37472720                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6767155                       # Number of loads committed
system.cpu1.commit.membars                     215995                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       233728      0.61%      0.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24543705     64.45%     65.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         213881      0.56%     65.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           69893      0.18%     65.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     65.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         11822      0.03%     65.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         35466      0.09%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          5911      0.02%     65.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         5911      0.02%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6836788     17.95%     83.91% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6109135     16.04%     99.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        11854      0.03%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         5927      0.02%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         38084021                       # Class of committed instruction
system.cpu1.commit.refs                      12963704                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   37951860                       # Number of Instructions Simulated
system.cpu1.committedOps                     38084021                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.690739                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.690739                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             17151382                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               192685                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5302220                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              41930926                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                52272555                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 25584739                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                510365                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               301438                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               219257                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   10070218                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5786726                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     40053680                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               334789                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        44486                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      43904668                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                2712                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         1249                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1398876                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.039658                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          54936733                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6321318                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.172903                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          95738298                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.461232                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.918096                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                66075430     69.02%     69.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                22234025     23.22%     92.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3898318      4.07%     96.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1715056      1.79%     98.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1042013      1.09%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  315411      0.33%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  172889      0.18%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   81966      0.09%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  203190      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            95738298                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    65040                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   47326                       # number of floating regfile writes
system.cpu1.idleCycles                      158187673                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              489671                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9020356                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.157967                       # Inst execution rate
system.cpu1.iew.exec_refs                    13934223                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6311566                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 488592                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7505285                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            272939                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           267068                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6408834                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           40673130                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              7622657                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           348131                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             40111891                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                  2856                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1360709                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                510365                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1364486                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        93284                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          369330                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1664                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          748                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           72                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       738130                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       212285                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           748                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       208124                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        281547                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 16798105                       # num instructions consuming a value
system.cpu1.iew.wb_count                     39522126                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.789389                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 13260236                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.155644                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      39583448                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                52378756                       # number of integer regfile reads
system.cpu1.int_regfile_writes               25038325                       # number of integer regfile writes
system.cpu1.ipc                              0.149460                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.149460                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           276722      0.68%      0.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             25767172     63.69%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              220671      0.55%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                70040      0.17%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  1      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              11822      0.03%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              35466      0.09%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               5911      0.01%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              5911      0.01%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             7794533     19.26%     84.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6253951     15.46%     99.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          11894      0.03%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          5928      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              40460022                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  77037                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             153973                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        76898                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             76931                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     283406                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007005                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  17070      6.02%      6.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   296      0.10%      6.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   2959      1.04%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      7.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                179770     63.43%     70.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                83207     29.36%     99.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead              104      0.04%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              40389669                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         176819386                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     39445228                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         43186031                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  40164206                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 40460022                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             508924                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2589109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            31611                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         55596                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1096155                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     95738298                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.422611                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.828191                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           68259196     71.30%     71.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19629028     20.50%     91.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4695178      4.90%     96.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1896191      1.98%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             793137      0.83%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             290859      0.30%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             117032      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              38386      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              19291      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       95738298                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.159338                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           291920                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          103131                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7505285                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6408834                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 131449                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 59110                       # number of misc regfile writes
system.cpu1.numCycles                       253925971                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   133341596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                1905464                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             23927264                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                 27633                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                52827802                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                966056                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1445                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             53543152                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              41311491                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26180807                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 25237684                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6499077                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                510365                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7602349                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2253543                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            65043                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        53478109                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7654634                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            171130                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1004419                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        171255                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   134434531                       # The number of ROB reads
system.cpu1.rob.rob_writes                   82070124                       # The number of ROB writes
system.cpu1.timesIdled                        2246796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6357795                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1365349                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             8286565                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                528073                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6789151                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13081376                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       725685                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       392383                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6067527                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4413117                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12155991                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4805500                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 193669933500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6357043                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1080636                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5221161                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            94988                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          51112                       # Transaction distribution
system.membus.trans_dist::ReadExReq            274845                       # Transaction distribution
system.membus.trans_dist::ReadExResp           269054                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6357045                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1478                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19707362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19707362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    493230912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               493230912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           128157                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6779468                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6779468    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6779468                       # Request fanout histogram
system.membus.respLayer1.occupancy        34632160667                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             17.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18833919476                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   193669933500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 193669933500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 193669933500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 193669933500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 193669933500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   193669933500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 193669933500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 193669933500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 193669933500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 193669933500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13654                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6827                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    13688729.456570                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   5289989.028043                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6827    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     83679000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6827                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   100216977500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  93452956000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 193669933500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3323334                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3323334                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3323334                       # number of overall hits
system.cpu0.icache.overall_hits::total        3323334                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1377335                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1377335                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1377335                       # number of overall misses
system.cpu0.icache.overall_misses::total      1377335                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  75993921984                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  75993921984                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  75993921984                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  75993921984                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4700669                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4700669                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4700669                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4700669                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.293008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.293008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.293008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.293008                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 55174.610377                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55174.610377                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 55174.610377                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55174.610377                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        57843                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              727                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    79.563961                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1260701                       # number of writebacks
system.cpu0.icache.writebacks::total          1260701                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       116518                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       116518                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       116518                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       116518                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1260817                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1260817                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1260817                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1260817                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  68333178487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  68333178487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  68333178487                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  68333178487                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.268221                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.268221                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.268221                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.268221                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 54197.538966                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54197.538966                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 54197.538966                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54197.538966                       # average overall mshr miss latency
system.cpu0.icache.replacements               1260701                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3323334                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3323334                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1377335                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1377335                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  75993921984                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  75993921984                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4700669                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4700669                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.293008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.293008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 55174.610377                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55174.610377                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       116518                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       116518                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1260817                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1260817                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  68333178487                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  68333178487                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.268221                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.268221                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 54197.538966                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54197.538966                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 193669933500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998547                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4584355                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1260848                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.635930                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998547                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999955                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999955                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10662154                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10662154                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 193669933500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7385765                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7385765                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7385765                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7385765                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4159984                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4159984                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4159984                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4159984                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 273674618495                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 273674618495                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 273674618495                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 273674618495                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11545749                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11545749                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11545749                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11545749                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.360304                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.360304                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.360304                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.360304                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 65787.420936                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65787.420936                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 65787.420936                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65787.420936                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     16572585                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          586                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           244938                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.660326                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    58.600000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1367843                       # number of writebacks
system.cpu0.dcache.writebacks::total          1367843                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2670637                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2670637                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2670637                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2670637                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1489347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1489347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1489347                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1489347                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 103437627680                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 103437627680                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 103437627680                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 103437627680                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.128995                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.128995                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.128995                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.128995                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 69451.664172                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 69451.664172                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 69451.664172                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 69451.664172                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1367832                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5130084                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5130084                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1937526                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1937526                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 133438272500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 133438272500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      7067610                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7067610                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.274142                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.274142                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 68870.442255                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68870.442255                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       882204                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       882204                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1055322                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1055322                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  74633772500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  74633772500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.149318                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.149318                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 70721.327235                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70721.327235                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2255681                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2255681                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2222458                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2222458                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 140236345995                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 140236345995                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4478139                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4478139                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.496291                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.496291                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63099.660824                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63099.660824                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1788433                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1788433                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       434025                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       434025                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  28803855180                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  28803855180                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.096921                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.096921                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 66364.507068                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66364.507068                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       145545                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       145545                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        24979                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        24979                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    992800500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    992800500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       170524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       170524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.146484                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.146484                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 39745.406141                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 39745.406141                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        20983                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        20983                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3996                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3996                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     30629000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     30629000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.023434                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.023434                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  7664.914915                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7664.914915                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       130892                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       130892                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        24163                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        24163                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    130415000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    130415000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       155055                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       155055                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.155835                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.155835                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5397.301660                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5397.301660                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        24132                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        24132                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    106387000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    106387000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.155635                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.155635                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4408.544671                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4408.544671                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1636000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1636000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1532000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1532000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        75977                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          75977                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        26658                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        26658                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    393295989                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    393295989                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       102635                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       102635                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.259736                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.259736                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 14753.394441                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 14753.394441                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        26656                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        26656                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    366578489                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    366578489                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.259716                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.259716                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 13752.194215                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 13752.194215                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 193669933500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.501732                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9302502                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1463002                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.358503                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.501732                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.984429                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.984429                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25410896                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25410896                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 193669933500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              593122                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              361420                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1054397                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              350062                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2359001                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             593122                       # number of overall hits
system.l2.overall_hits::.cpu0.data             361420                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1054397                       # number of overall hits
system.l2.overall_hits::.cpu1.data             350062                       # number of overall hits
system.l2.overall_hits::total                 2359001                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            667650                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            999434                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           1134282                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            711872                       # number of demand (read+write) misses
system.l2.demand_misses::total                3513238                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           667650                       # number of overall misses
system.l2.overall_misses::.cpu0.data           999434                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          1134282                       # number of overall misses
system.l2.overall_misses::.cpu1.data           711872                       # number of overall misses
system.l2.overall_misses::total               3513238                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  59760714995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  96488043588                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  98619330999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  64414966317                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     319283055899                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  59760714995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  96488043588                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  98619330999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  64414966317                       # number of overall miss cycles
system.l2.overall_miss_latency::total    319283055899                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1260772                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1360854                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         2188679                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1061934                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5872239                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1260772                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1360854                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        2188679                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1061934                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5872239                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.529556                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.734417                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.518250                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.670354                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.598279                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.529556                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.734417                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.518250                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.670354                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.598279                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89509.046649                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96542.686749                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86944.279288                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90486.725587                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90879.996146                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89509.046649                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96542.686749                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86944.279288                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90486.725587                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90879.996146                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               8688                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       204                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      42.588235                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2479812                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1080635                       # number of writebacks
system.l2.writebacks::total                   1080635                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           4533                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         162415                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          17613                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         198687                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              383248                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          4533                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        162415                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         17613                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        198687                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             383248                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       663117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       837019                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      1116669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       513185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3129990                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       663117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       837019                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      1116669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       513185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4302758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7432748                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  52905294027                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  73776147755                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  86328219011                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  42758616957                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 255768277750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  52905294027                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  73776147755                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  86328219011                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  42758616957                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 288644589157                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 544412866907                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.525961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.615069                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.510202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.483255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.533015                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.525961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.615069                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.510202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.483255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.265743                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79782.744262                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88141.544881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77308.691305                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 83320.083317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81715.365784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79782.744262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88141.544881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77308.691305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 83320.083317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 67083.621518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73245.166782                       # average overall mshr miss latency
system.l2.replacements                       10240363                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1288081                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1288081                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1288081                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1288081                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4109009                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4109009                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4109009                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4109009                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4302758                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4302758                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 288644589157                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 288644589157                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 67083.621518                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 67083.621518                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            4576                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             832                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5408                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         11904                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          7004                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              18908                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    149329000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     54391000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    203720000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        16480                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7836                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            24316                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.722330                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.893823                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.777595                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 12544.438844                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7765.705311                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10774.275439                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data        11904                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         7004                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         18908                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    239024498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    140342996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    379367494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.722330                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.893823                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.777595                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20079.342910                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20037.549400                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20063.861540                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          1312                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           591                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1903                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          736                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         3877                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             4613                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      6063500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     44846000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     50909500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2048                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         4468                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6516                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.359375                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.867726                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.707950                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  8238.451087                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 11567.191127                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 11036.093648                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          733                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         3877                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         4610                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     14471499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     78080998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     92552497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.357910                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.867726                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.707489                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19742.836289                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20139.540366                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20076.463557                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           110733                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           148994                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                259727                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         280907                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         271375                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              552282                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  26543002098                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  24697189326                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   51240191424                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       391640                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       420369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            812009                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.717258                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.645564                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.680143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94490.354808                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91007.606913                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92779.035753                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       141513                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       145837                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           287350                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       139394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       125538                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         264932                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  12145572208                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10171488453                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22317060661                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.355924                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.298638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.326267                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87131.241000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 81023.183841                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84236.938765                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        593122                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1054397                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1647519                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       667650                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      1134282                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1801932                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  59760714995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  98619330999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 158380045994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1260772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      2188679                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3449451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.529556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.518250                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.522382                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89509.046649                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86944.279288                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87894.574265                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         4533                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        17613                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         22146                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       663117                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      1116669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1779786                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  52905294027                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst  86328219011                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 139233513038                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.525961                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.510202                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.515962                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79782.744262                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77308.691305                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78230.479978                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       250687                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       201068                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            451755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       718527                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       440497                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1159024                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  69945041490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  39717776991                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 109662818481                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       969214                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       641565                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1610779                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.741350                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.686598                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.719543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97345.042692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 90165.828578                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94616.520867                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        20902                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        52850                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        73752                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       697625                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       387647                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1085272                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  61630575547                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  32587128504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  94217704051                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.719784                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.604221                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.673756                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88343.415943                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 84063.925437                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86814.829878                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2335                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          388                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2723                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1346                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          285                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1631                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6153243                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      5315994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11469237                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3681                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          673                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4354                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.365662                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.423477                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.374598                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  4571.502972                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 18652.610526                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  7032.027590                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           92                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           75                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          167                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1254                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          210                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1464                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     24329987                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4129493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     28459480                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.340668                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.312036                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.336243                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19401.903509                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19664.252381                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19439.535519                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 193669933500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 193669933500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.996849                       # Cycle average of tags in use
system.l2.tags.total_refs                    14401061                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10243303                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.405900                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.759281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.489442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.124418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        7.576057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.607868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.439783                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.324364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.070148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.080069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.118376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.040748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.366247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999951                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 100680071                       # Number of tag accesses
system.l2.tags.data_accesses                100680071                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 193669933500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      42440576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      53722432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      71478784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      33140160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    223288256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          424070208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     42440576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     71478784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     113919360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     69160704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        69160704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         663134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         839413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        1116856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         517815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3488879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6626097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1080636                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1080636                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        219138692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        277391700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        369075275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        171116700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1152931960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2189654328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    219138692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    369075275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        588213968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      357106045                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            357106045                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      357106045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       219138692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       277391700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       369075275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       171116700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1152931960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2546760373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1031094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    663128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    756647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   1116856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    432129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3418578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000264044500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        63358                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        63358                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11471589                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             974345                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6626099                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1080636                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6626099                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1080636                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 238761                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 49542                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            108558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            103178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            687546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            276580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            442255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1236137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            306148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            556533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            197355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            414798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           212809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           654895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           405673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           416440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           215323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           153110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             47721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             60564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             46450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             72208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             43250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             47367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             66653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            55662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           143887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           136834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            46268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            50954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45951                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 187194371136                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                31936690000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            306956958636                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29307.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48057.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       111                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4930233                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  819674                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6626099                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1080636                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1761297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1555979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  920748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  624907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  415194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  288879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  203255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  144422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  102206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   77236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  65865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  75321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  43625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  29764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  24390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  20414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  17892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  15477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  38033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  38312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  38592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  38955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  39536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  40615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  39682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  39930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  39911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  40275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  40676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  41201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  13574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  16137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  18192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  19398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  20664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  21430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  22099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  21853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  22152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  22507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  22745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  23373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  23812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  23217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  23339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  20005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    317                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1668527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    284.549483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.321738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.719459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       457147     27.40%     27.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       568417     34.07%     61.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       218045     13.07%     74.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       114350      6.85%     81.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        75800      4.54%     85.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        49308      2.96%     88.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        33422      2.00%     90.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        21159      1.27%     92.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       130879      7.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1668527                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        63358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     100.811705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.356479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    109.534315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          27237     42.99%     42.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          5386      8.50%     51.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          6538     10.32%     61.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         5670      8.95%     70.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         4495      7.09%     77.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         2723      4.30%     82.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         1817      2.87%     85.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         1581      2.50%     87.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         1739      2.74%     90.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         1788      2.82%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         1727      2.73%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         1228      1.94%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          661      1.04%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          335      0.53%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          186      0.29%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          109      0.17%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           64      0.10%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           48      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           17      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         63358                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        63358                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.274156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.257386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.773513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            55077     86.93%     86.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1589      2.51%     89.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4999      7.89%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1252      1.98%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              290      0.46%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               86      0.14%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               39      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               15      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         63358                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              408789632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                15280704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                65990272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               424070336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             69160704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2110.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       340.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2189.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    357.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  193669969000                       # Total gap between requests
system.mem_ctrls.avgGap                      25129.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     42440192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     48425408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     71478784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     27656256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    218788992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     65990272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 219136709.725776821375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 250040918.199623376131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 369075275.176877140999                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 142800978.449243903160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1129700351.758524179459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 340735760.101864218712                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       663135                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       839413                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      1116856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       517815                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3488880                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1080636                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  25376738344                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  39680711309                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  40134851709                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  22109290760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 179655366514                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4886638516786                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38267.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47271.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35935.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     42697.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     51493.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4522002.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5505539760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2926267575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19066677420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3173441580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15287940720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      86166361350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1808108160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       133934336565                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        691.559780                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3927326015                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6466980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 183275627485                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6407757300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3405792390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         26538915900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2208889980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15287940720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      87185775570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        949654080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       141984725940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        733.127354                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1672221630                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6466980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 185530731870                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              24064                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        12033                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5544167.414610                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10451009.538588                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        12033    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    481760500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          12033                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   126956967000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  66712966500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 193669933500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3500454                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3500454                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3500454                       # number of overall hits
system.cpu1.icache.overall_hits::total        3500454                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      2286271                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2286271                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      2286271                       # number of overall misses
system.cpu1.icache.overall_misses::total      2286271                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 120792352974                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 120792352974                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 120792352974                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 120792352974                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5786725                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5786725                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5786725                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5786725                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.395089                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.395089                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.395089                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.395089                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 52833.786097                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52833.786097                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 52833.786097                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52833.786097                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      1052751                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             9254                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   113.761725                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      2188646                       # number of writebacks
system.cpu1.icache.writebacks::total          2188646                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        97575                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        97575                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        97575                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        97575                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      2188696                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      2188696                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      2188696                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      2188696                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 113672937974                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 113672937974                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 113672937974                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 113672937974                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.378227                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.378227                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.378227                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.378227                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 51936.375803                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51936.375803                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 51936.375803                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51936.375803                       # average overall mshr miss latency
system.cpu1.icache.replacements               2188646                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3500454                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3500454                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      2286271                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2286271                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 120792352974                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 120792352974                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5786725                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5786725                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.395089                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.395089                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 52833.786097                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52833.786097                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        97575                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        97575                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      2188696                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      2188696                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 113672937974                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 113672937974                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.378227                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.378227                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 51936.375803                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51936.375803                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 193669933500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.999550                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6159554                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2188728                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.814216                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.999550                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999986                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13762146                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13762146                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 193669933500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8901961                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8901961                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8901961                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8901961                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3908157                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3908157                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3908157                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3908157                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 226176769038                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 226176769038                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 226176769038                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 226176769038                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12810118                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12810118                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12810118                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12810118                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.305084                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.305084                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.305084                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.305084                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 57872.999738                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 57872.999738                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 57872.999738                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 57872.999738                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9894629                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          994                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           141215                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.067833                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    62.125000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1091944                       # number of writebacks
system.cpu1.dcache.writebacks::total          1091944                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2717461                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2717461                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2717461                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2717461                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1190696                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1190696                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1190696                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1190696                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  71183431862                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  71183431862                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  71183431862                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  71183431862                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.092950                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.092950                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.092950                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.092950                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 59783.044423                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 59783.044423                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 59783.044423                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 59783.044423                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1091944                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5359505                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5359505                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1430882                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1430882                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  79257164500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  79257164500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6790387                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6790387                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.210722                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.210722                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 55390.426674                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55390.426674                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       701414                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       701414                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       729468                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       729468                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  43367220000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  43367220000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.107427                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.107427                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 59450.476237                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 59450.476237                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3542456                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3542456                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2477275                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2477275                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 146919604538                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 146919604538                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      6019731                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6019731                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.411526                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.411526                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 59306.941917                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59306.941917                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2016047                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2016047                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       461228                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       461228                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  27816211862                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  27816211862                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.076619                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.076619                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 60309.026906                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 60309.026906                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        86026                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        86026                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        29197                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        29197                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    732488500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    732488500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       115223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       115223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.253396                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.253396                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25087.800116                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25087.800116                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        23719                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        23719                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         5478                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         5478                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     80824500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     80824500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.047543                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.047543                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14754.381161                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14754.381161                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        63371                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        63371                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        29165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        29165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    233342000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    233342000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        92536                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        92536                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.315175                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.315175                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8000.754329                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8000.754329                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        29163                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        29163                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    204354000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    204354000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.315153                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.315153                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7007.303775                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7007.303775                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3015000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3015000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2840000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2840000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        54807                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          54807                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        26680                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        26680                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    140708500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    140708500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        81487                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        81487                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.327414                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.327414                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5273.931784                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5273.931784                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            5                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        26675                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        26675                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    113976000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    113976000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.327353                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.327353                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4272.764761                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4272.764761                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 193669933500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.497462                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10374125                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1180285                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.789508                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.497462                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.984296                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.984296                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         27378983                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        27378983                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 193669933500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5243883                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2368716                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4621041                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9159728                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6006182                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              38                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          100182                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         53016                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         153198                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          279                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          279                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           844231                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          844232                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3449512                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1794372                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4354                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4354                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3782289                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4295158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      6566021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3419063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18062531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    161374272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    174637952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    280148800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    137848512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              754009536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16585104                       # Total snoops (count)
system.tol2bus.snoopTraffic                  82996992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         22493080                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.270236                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.481765                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16807030     74.72%     74.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5293667     23.53%     98.26% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 392383      1.74%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           22493080                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11987769697                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2233935533                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1893339748                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1808140237                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        3284395288                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            57014                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
