# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
MELLANOX_0_MAC_ADDRESS=b8599ff67f40
FPGA_0_IP_ADDRESS=10.253.74.12
no_proxy=127.0.0.1,::1,localhost,.localdomain,.ethz.ch
RDI_APPROOT=/tools/Xilinx/Vitis/2022.1
PLATFORM=/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm
RDI_JAVA_PLATFORM=
LANGUAGE=en_US:en
MAKE_TERMOUT=/dev/pts/0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/tools/Xilinx/Vitis/2022.1/bin
XILINX_VIVADO=/tools/Xilinx//Vivado/2022.1
RDI_OPT_EXT=.o
RDI_INSTALLVER=2022.1
RDI_INSTALLROOT=/tools/Xilinx
XDG_CONFIG_HOME=/home/carnet/.config_ubuntu_20.04
RDI_PATCHROOT=
XILINX_XRT=/home/carnet/xrt_2022_1/opt/xilinx/xrt
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/tools/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.1/lib/lnx64.o
KRB5CCNAME=FILE:/tmp/krb5cc_186451_zHHDNo
PWD=/home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt
LOGNAME=carnet
FPGA_0_MAC_ADDRESS=000A3505FC84
XDG_SESSION_TYPE=tty
_RDI_DONT_SET_XILINX_AS_PATH=True
MAKEOVERRIDES=${-*-command-variables-*-}
RDI_PREPEND_PATH=/tools/Xilinx/Vitis/2022.1/bin
XILINX_DSP=
MOTD_SHOWN=pam
HOME=/home/carnet
SYNTH_COMMON=/tools/Xilinx/Vitis/2022.1/scripts/rt/data
LANG=en_US.UTF-8
XILINX_HLS=/tools/Xilinx//Vitis_HLS/2022.1
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
XILINXD_LICENSE_FILE=2101@129.132.186.119:2101@sgv-license-01:2100@129.132.186.119:8161@iis-lm.ee.ethz.ch
https_proxy=http://proxy.ethz.ch:3128/
RDI_PROG=/tools/Xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/v++
MSG_PLATFORM=No platform matched pattern '/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm'.
Available platforms are: 
To add more platform directories, set the PLATFORM_REPO_PATHS variable or point PLATFORM variable to the full path of platform .xpfm file.
SSH_CONNECTION=10.5.3.245 57818 10.1.212.121 22
FPGA_1_IP_ADDRESS=10.253.74.13
RT_TCL_PATH=/tools/Xilinx/Vitis/2022.1/scripts/rt/base_tcl/tcl
MFLAGS=
XILINX_SDK=/tools/Xilinx/Vitis/2022.1
XDG_SESSION_CLASS=user
MAKEFLAGS= -- PLATFORM=/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm TARGET=sw_emu
PYTHONPATH=/home/carnet/xrt_2022_1/opt/xilinx/xrt/python:/opt/xilinx/xrt/python:
TERM=xterm-256color
MELLANOX_0_IP_ADDRESS=10.253.74.10
USER=carnet
NO_PROXY=127.0.0.1,::1,localhost,.localdomain,.ethz.ch
MAKE_TERMERR=/dev/pts/0
XILINX_PLANAHEAD=/tools/Xilinx/Vitis/2022.1
RDI_BASEROOT=/tools/Xilinx/Vitis
RDI_TPS_ROOT=/tools/Xilinx/Vivado/2022.1/tps/lnx64
RDI_JAVA_VERSION=11.0.11_9
RDI_DATADIR=/tools/Xilinx/Vitis/2022.1/data
DISPLAY=localhost:10.0
SHLVL=3
MAKELEVEL=1
HTTPS_PROXY=http://proxy.ethz.ch:3128/
HTTP_PROXY=http://proxy.ethz.ch:3128/
XILINX_VIVADO_HLS=/tools/Xilinx/Vivado/2022.1
XIL_CHECK_TCL_DEBUG=False
XDG_SESSION_ID=261
http_proxy=http://proxy.ethz.ch:3128/
LD_FLAGS=-L /home/carnet/openssl/install/lib64 -Wl,-rpath,/home/carnet/openssl/install/lib64
LM_LICENSE_FILE=2101@sgv-license-01:2100@sgv-license-01:8161@iis-lm.ee.ethz.ch
LD_LIBRARY_PATH=/tools/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.1/lib/lnx64.o:/tools/Xilinx/Vitis/2022.1/tps/lnx64/jre11.0.11_9/lib/:/tools/Xilinx/Vitis/2022.1/tps/lnx64/jre11.0.11_9/lib//server:/tools/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.1/lib/lnx64.o:/home/carnet/xrt_2022_1/opt/xilinx/xrt/lib:/home/carnet/xrt_2022_1/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib::/home/carnet/openssl/install/lib64:/tools/Xilinx/Vitis/2022.1/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/tools/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.1/lib/lnx64.o:/home/carnet/xrt_2022_1/opt/xilinx/xrt/lib:/home/carnet/xrt_2022_1/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib::/home/carnet/openssl/install/lib64:/tools/Xilinx/Vitis/2022.1/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/run/user/186451
XCL_BINDIR=/home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/build_dir.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1
SSH_CLIENT=10.5.3.245 57818 22
TCL_LIBRARY=/tools/Xilinx/Vitis/2022.1/tps/tcl/tcl8.5
LC_ALL=en_US.UTF-8
XDG_DATA_DIRS=/home/carnet/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
PATH=/tools/Xilinx/Vivado/2022.1/tps/lnx64/binutils-2.26/bin:/tools/Xilinx/Vitis/2022.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2022.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/tools/Xilinx/Vitis/2022.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin:/tools/Xilinx//Vivado/2022.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2022.1/bin:/tools/Xilinx/Vitis/2022.1/tps/lnx64/jre11.0.11_9/bin:/tools/Xilinx/Vivado/2022.1/bin:/tools/Xilinx//Vitis/2022.1/bin:/home/carnet/xrt_2022_1/opt/xilinx/xrt/bin:/tools/Xilinx//DocNav:/tools/Xilinx//Vitis_HLS/2022.1/bin:/tools/Xilinx//Vivado/2022.1/bin:/tools/Xilinx//Vitis/2022.1/gnu/microblaze/lin/bin:/tools/Xilinx//Vitis/2022.1/gnu/arm/lin/bin:/tools/Xilinx//Vitis/2022.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx//Vitis/2022.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx//Vitis/2022.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx//Vitis/2022.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx//Vitis/2022.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx//Vitis/2022.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx//Vitis/2022.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx//Vitis/2022.1/aietools/bin:/opt/xilinx/xrt/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/opt/cli:/opt/user_tools:/home/carnet/bin
RT_LIBPATH=/tools/Xilinx/Vitis/2022.1/scripts/rt/data
MELLANOX_0_IP_ADDRESS_HEX=0AFD4A0A
FPGA_1_IP_ADDRESS_HEX=0AFD4A0D
HDI_APPROOT=/tools/Xilinx/Vitis/2022.1
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/186451/bus
RDI_PLATFORM=lnx64
MYVIVADO=
SSH_TTY=/dev/pts/0
FPGA_1_MAC_ADDRESS=000A3505FC85
FPGA_0_IP_ADDRESS_HEX=0AFD4A0C
ISL_IOSTREAMS_RSA=/tools/Xilinx/Vitis/2022.1/tps/isl
XILINX_VITIS=/tools/Xilinx//Vitis/2022.1
OLDPWD=/tools/Xilinx/Vitis/2022.1/bin
TARGET=sw_emu
_=/tools/Xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=36231
XILINX_CD_SESSION=65047dba-bf93-4149-af31-51737a073473
XILINX_RS_PORT=38467
XILINX_RS_SESSION=8bf682e9-875e-42a5-9b76-fca7bef97a38


V++ command line:
------------------------------------------
/tools/Xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/v++ -l -t sw_emu --platform /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm --save-temps --config /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/conn_u250.cfg -I /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/include -I /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/kernel -I /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/include --temp_dir _x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1 --report_dir /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/reports/_build.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/aes256CbcEncryptKernel --optimize 2 -R 2 --kernel_frequency 300 -o build_dir.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/aes256CbcEncryptKernel.xclbin _x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/aes256CbcEncryptKernel.xo 

FINAL PROGRAM OPTIONS
--config /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/conn_u250.cfg
--connectivity.nk aes256CbcEncryptKernel:1:aes256CbcEncryptKernel
--connectivity.sp aes256CbcEncryptKernel.inputData:bank0
--connectivity.sp aes256CbcEncryptKernel.outputData:bank0
--include /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/include
--include /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/kernel
--include /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/include
--input_files _x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/aes256CbcEncryptKernel.xo
--kernel_frequency 300
--link
--optimize 2
--output build_dir.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/aes256CbcEncryptKernel.xclbin
--platform /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm
--report_dir /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/reports/_build.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/aes256CbcEncryptKernel
--report_level 2
--save-temps
--target sw_emu
--temp_dir _x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1

PARSED COMMAND LINE OPTIONS
-l 
-t sw_emu 
--platform /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm 
--save-temps 
--config /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/conn_u250.cfg 
-I /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/include 
-I /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/kernel 
-I /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/include 
--temp_dir _x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1 
--report_dir /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/reports/_build.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/aes256CbcEncryptKernel 
--optimize 2 
-R 2 
--kernel_frequency 300 
-o build_dir.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/aes256CbcEncryptKernel.xclbin 
_x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/aes256CbcEncryptKernel.xo 

PARSED CONFIG FILE (1) OPTIONS
file: /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/conn_u250.cfg
connectivity.nk aes256CbcEncryptKernel:1:aes256CbcEncryptKernel 
connectivity.sp aes256CbcEncryptKernel.inputData:bank0 
connectivity.sp aes256CbcEncryptKernel.outputData:bank0 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.param project.writeIntermediateCheckpoints=1 --advanced.misc "report=type report_utilization name synth_report_utilization_summary steps {synth_design} runs {__KERNEL__} options {}" --advanced.misc "report=type report_utilization name impl_report_utilization_init_design_summary steps {init_design} runs {impl_1} options {}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_init_design_summary steps {init_design} runs {impl_1} options {-max_paths 10}" --advanced.param "compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__} post_route_design {__SLR__}" --advanced.param "compiler.reportQorAssessment=pre_opt_design {} post_opt_design {} post_route_design {}" --advanced.misc "report=type report_io name impl_report_io_place_design_summary steps {place_design} runs {impl_1} options {}" --advanced.misc "report=type report_utilization name impl_report_utilization_place_design_summary steps {place_design} runs {impl_1} options {}" --advanced.misc "report=type report_control_sets name impl_report_control_sets_place_design_summary steps {place_design} runs {impl_1} options {-verbose}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_place_design_summary steps {place_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_drc name impl_report_drc_route_design_summary steps {route_design} runs {impl_1} options {}" --advanced.misc "report=type report_methodology name impl_report_methodology_route_design_summary steps {route_design} runs {impl_1} options {}" --advanced.misc "report=type report_power name impl_report_power_route_design_summary steps {route_design} runs {impl_1} options {}" --advanced.misc "report=type report_route_status name impl_report_route_status_route_design_summary steps {route_design} runs {impl_1} options {}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_clock_utilization name impl_report_clock_utilization_route_design_summary steps {route_design} runs {impl_1} options {}" --advanced.misc "report=type report_bus_skew name impl_report_bus_skew_route_design_summary steps {route_design} runs {impl_1} options {-warn_on_violation}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 11 May 2023 14:45:02
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 11 May 2023 14:45:02
output: /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/_x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/aes256CbcEncryptKernel.xml
------------------------------------------
V++ internal step: running regiongen
timestamp: 11 May 2023 14:45:03
launch dir: /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/_x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int
cmd: /tools/Xilinx/Vitis/2022.1/bin/../runtime/bin/regiongen_new -v -m /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/_x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/aes256CbcEncryptKernel.xml -r /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/_x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/aes256CbcEncryptKernel.rtd -t alg -o xcl_top
V++ internal step status: success
------------------------------------------
V++ internal step: running gcc to generate obj files for kernel source
timestamp: 11 May 2023 14:45:04
launch dir: /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/_x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/aes256CbcEncryptKernel
cmd: /tools/Xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin/gcc -I . -I /tools/Xilinx//Vitis_HLS/2022.1/bin/../include -I /tools/Xilinx//Vitis_HLS/2022.1/bin/../lnx64/tools/auto_cc/include -I /tools/Xilinx//Vitis_HLS/2022.1/bin/../common/technology/autopilot/opencl -I /tools/Xilinx/Vitis/2022.1/bin/../common/technology/autopilot/opencl -I /tools/Xilinx/Vitis/2022.1/bin/../data/emulation/include -I /usr/include/x86_64-linux-gnu -std=c++14 -I /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/include -I /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/kernel -I /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/include -I /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/kernel -fPIC -g -c -DHLS_STREAM_THREAD_SAFE -MD -MT obj/aes256CbcEncryptKernel.o -MP -MF obj/aes256CbcEncryptKernel.Cd /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/_x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/aes256CbcEncryptKernel/aes256CbcEncryptKernel/cpu_sources/aes256CbcEncryptKernel.cpp -o obj/aes256CbcEncryptKernel.o
V++ internal step status: success
------------------------------------------
V++ internal step: running ar to generate .csim_cu.a
timestamp: 11 May 2023 14:45:07
launch dir: /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/_x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/aes256CbcEncryptKernel
cmd: /tools/Xilinx/Vivado/2022.1/tps/lnx64/binutils-2.26/bin/ar -cr /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/_x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/aes256CbcEncryptKernel/aes256CbcEncryptKernel.csim_cu.a /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/_x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/aes256CbcEncryptKernel/obj/aes256CbcEncryptKernel.o
V++ internal step status: success
------------------------------------------
V++ internal step: compiling xcl_top.cpp to obj/xcl_top.o
timestamp: 11 May 2023 14:45:07
launch dir: /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/_x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int
cmd: /tools/Xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin/g++ -I . -I /tools/Xilinx//Vitis_HLS/2022.1/bin/../include -I /tools/Xilinx//Vitis_HLS/2022.1/bin/../common/technology/autopilot/opencl -I /tools/Xilinx/Vitis/2022.1/bin/../common/technology/autopilot/opencl -I /tools/Xilinx/Vitis/2022.1/bin/../data/emulation/include -I /tools/Xilinx//Vitis_HLS/2022.1/bin/../lnx64/tools/auto_cc/include -fPIC -g -DHLS_STREAM_THREAD_SAFE -std=c++14 -fpermissive -c -MD -MT obj/xcl_top.o -MP -MF obj/xcl_top.CXXd xcl_top.cpp -o obj/xcl_top.o
V++ internal step status: success
------------------------------------------
V++ internal step: running g++ to generate .so
timestamp: 11 May 2023 14:45:09
launch dir: /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/_x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int
cmd: /tools/Xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin/g++ -fPIC -DHLS_STREAM_THREAD_SAFE -std=c++14 -Wall -shared -Wl,--whole-archive,-soname,aes256CbcEncryptKernel.so -o aes256CbcEncryptKernel.so aes256CbcEncryptKernel/aes256CbcEncryptKernel.csim_cu.a obj/xcl_top.o -Wl,--no-whole-archive -Wl,--as-needed -L /tools/Xilinx//Vitis_HLS/2022.1/bin/../lib/lnx64.o -lhlsmathsim -L /tools/Xilinx//Vitis_HLS/2022.1/bin/../lnx64/tools/fpo_v7_0 -lgmp -lmpfr -lIp_floating_point_v7_0_bitacc_cmodel -Wl,-rpath,/tools/Xilinx//Vitis_HLS/2022.1/bin/../lnx64/tools/fpo_v7_0 -L /tools/Xilinx//Vitis_HLS/2022.1/bin/../lnx64/tools/fft_v9_1 -lIp_xfft_v9_1_bitacc_cmodel -L /tools/Xilinx//Vitis_HLS/2022.1/bin/../lnx64/tools/fir_v7_0 -lgmp -lIp_fir_compiler_v7_2_bitacc_cmodel -L /tools/Xilinx//Vitis_HLS/2022.1/bin/../lnx64/lib/csim -lhlsmc++-GCC46 -L /tools/Xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin/../lib/gcc/x86_64-pc-linux-gnu/6.2.0/ -lgcov
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to generate xclbin
timestamp: 11 May 2023 14:45:09
launch dir: /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/_x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int
cmd: /tools/Xilinx/Vitis/2022.1/bin/xclbinutil --add-section BITSTREAM:RAW:/home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/_x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/aes256CbcEncryptKernel.so --force --target sw_emu --add-section :JSON:/home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/_x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/aes256CbcEncryptKernel.rtd --append-section :JSON:/home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/_x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/_x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/aes256CbcEncryptKernel_xml.rtd --add-section BUILD_METADATA:JSON:/home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/_x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/aes256CbcEncryptKernel_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/_x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/aes256CbcEncryptKernel.xml --add-section SYSTEM_METADATA:RAW:/home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/_x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/systemDiagramModel.json --output /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/build_dir.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/aes256CbcEncryptKernel.xclbin
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to generate xclbin info
timestamp: 11 May 2023 14:45:09
launch dir: /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/_x_temp.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int
cmd: /tools/Xilinx/Vitis/2022.1/bin/xclbinutil --quiet --info --input /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/build_dir.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/aes256CbcEncryptKernel.xclbin
V++ internal step status: success
------------------------------------------
sw emulation completed
timestamp: 11 May 2023 14:45:09
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 11 May 2023 14:45:09
output: /home/carnet/crypto-bench-tls/Vitis_Libraries/security/L1/benchmarks/aes256CbcEncrypt/reports/_build.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/aes256CbcEncryptKernel/link/system_estimate_aes256CbcEncryptKernel.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 11 May 2023 14:45:09
