Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Tue Feb 27 22:27:48 2018
| Host             : DESKTOP-0AOTANN running 64-bit major release  (build 9200)
| Command          : 
| Design           : i7_6700k
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 52.496 (Junction temp exceeded!) |
| Dynamic (W)              | 51.692                           |
| Device Static (W)        | 0.804                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    12.286 |     4809 |       --- |             --- |
|   LUT as Logic           |    10.097 |     2456 |     63400 |            3.87 |
|   CARRY4                 |     2.152 |      367 |     15850 |            2.32 |
|   Register               |     0.017 |     1307 |    126800 |            1.03 |
|   BUFG                   |     0.010 |        5 |        32 |           15.63 |
|   F7/F8 Muxes            |     0.006 |      293 |     63400 |            0.46 |
|   LUT as Distributed RAM |     0.004 |       48 |     19000 |            0.25 |
|   Others                 |     0.000 |       49 |       --- |             --- |
| Signals                  |    11.448 |     4049 |       --- |             --- |
| DSPs                     |     0.157 |        3 |       240 |            1.25 |
| I/O                      |    27.801 |       49 |       210 |           23.33 |
| Static Power             |     0.804 |          |           |                 |
| Total                    |    52.496 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    24.518 |      23.955 |      0.563 |
| Vccaux    |       1.800 |     1.109 |       1.016 |      0.093 |
| Vcco33    |       3.300 |     7.855 |       7.851 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.004 |       0.000 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| i7_6700k                       |    51.692 |
|   m_ALU                        |     0.199 |
|   m_DS                         |    <0.001 |
|   m_controller                 |    20.657 |
|   m_cpuchoose                  |     0.002 |
|   m_ct                         |     0.107 |
|   m_display                    |     0.463 |
|   m_divider                    |     0.210 |
|   m_op                         |     0.184 |
|   m_pc                         |     1.480 |
|   m_regfile                    |     0.122 |
|     register_reg_r1_0_31_0_5   |     0.007 |
|     register_reg_r1_0_31_12_17 |    <0.001 |
|     register_reg_r1_0_31_18_23 |    <0.001 |
|     register_reg_r1_0_31_24_29 |    <0.001 |
|     register_reg_r1_0_31_30_31 |    <0.001 |
|     register_reg_r1_0_31_6_11  |    <0.001 |
|     register_reg_r2_0_31_0_5   |    <0.001 |
|     register_reg_r2_0_31_12_17 |    <0.001 |
|     register_reg_r2_0_31_18_23 |    <0.001 |
|     register_reg_r2_0_31_24_29 |    <0.001 |
|     register_reg_r2_0_31_30_31 |    <0.001 |
|     register_reg_r2_0_31_6_11  |    <0.001 |
+--------------------------------+-----------+


