

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1'
================================================================
* Date:           Fri Mar 10 17:35:20 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.931 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1029|     1029|  51.450 us|  51.450 us|  1029|  1029|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_1_VITIS_LOOP_32_1  |     1027|     1027|         5|          1|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.93>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 9 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten69 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.32ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten69"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 12 [1/1] (1.32ns)   --->   "%store_ln0 = store i3 0, i3 %i_5"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 13 [1/1] (1.32ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i437"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten69_load = load i11 %indvar_flatten69" [dilithium2/polyvec.c:53]   --->   Operation 15 'load' 'indvar_flatten69_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.52ns)   --->   "%icmp_ln53 = icmp_eq  i11 %indvar_flatten69_load, i11 1024" [dilithium2/polyvec.c:53]   --->   Operation 17 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "%add_ln53_1 = add i11 %indvar_flatten69_load, i11 1" [dilithium2/polyvec.c:53]   --->   Operation 18 'add' 'add_ln53_1' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %pqcrystals_dilithium2_ref_poly_reduce.85.exit.i440, void %pqcrystals_dilithium2_ref_polyvecl_reduce.exit.exitStub" [dilithium2/polyvec.c:53]   --->   Operation 19 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [dilithium2/poly.c:32]   --->   Operation 20 'load' 'i_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_5_load = load i3 %i_5" [dilithium2/polyvec.c:53]   --->   Operation 21 'load' 'i_5_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.34ns)   --->   "%add_ln53 = add i3 %i_5_load, i3 1" [dilithium2/polyvec.c:53]   --->   Operation 22 'add' 'add_ln53' <Predicate = (!icmp_ln53)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.34ns)   --->   "%icmp_ln32 = icmp_eq  i9 %i_load, i9 256" [dilithium2/poly.c:32]   --->   Operation 23 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln53)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.07ns)   --->   "%select_ln53 = select i1 %icmp_ln32, i9 0, i9 %i_load" [dilithium2/polyvec.c:53]   --->   Operation 24 'select' 'select_ln53' <Predicate = (!icmp_ln53)> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%select_ln53_1 = select i1 %icmp_ln32, i3 %add_ln53, i3 %i_5_load" [dilithium2/polyvec.c:53]   --->   Operation 25 'select' 'select_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i3 %select_ln53_1" [dilithium2/poly.c:33]   --->   Operation 26 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln33, i8 0" [dilithium2/poly.c:33]   --->   Operation 27 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i9 %select_ln53" [dilithium2/poly.c:33]   --->   Operation 28 'zext' 'zext_ln33' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.74ns)   --->   "%add_ln33 = add i10 %tmp_s, i10 %zext_ln33" [dilithium2/poly.c:33]   --->   Operation 29 'add' 'add_ln33' <Predicate = (!icmp_ln53)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i10 %add_ln33" [dilithium2/poly.c:33]   --->   Operation 30 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr = getelementptr i32 %z_vec_coeffs, i64 0, i64 %zext_ln33_1" [dilithium2/poly.c:33]   --->   Operation 31 'getelementptr' 'z_vec_coeffs_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.77ns)   --->   "%z_vec_coeffs_load = load i10 %z_vec_coeffs_addr" [dilithium2/poly.c:33]   --->   Operation 32 'load' 'z_vec_coeffs_load' <Predicate = (!icmp_ln53)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln32 = add i9 %select_ln53, i9 1" [dilithium2/poly.c:32]   --->   Operation 33 'add' 'add_ln32' <Predicate = (!icmp_ln53)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.32ns)   --->   "%store_ln32 = store i11 %add_ln53_1, i11 %indvar_flatten69" [dilithium2/poly.c:32]   --->   Operation 34 'store' 'store_ln32' <Predicate = (!icmp_ln53)> <Delay = 1.32>
ST_1 : Operation 35 [1/1] (1.32ns)   --->   "%store_ln32 = store i3 %select_ln53_1, i3 %i_5" [dilithium2/poly.c:32]   --->   Operation 35 'store' 'store_ln32' <Predicate = (!icmp_ln53)> <Delay = 1.32>
ST_1 : Operation 36 [1/1] (1.32ns)   --->   "%store_ln32 = store i9 %add_ln32, i9 %i" [dilithium2/poly.c:32]   --->   Operation 36 'store' 'store_ln32' <Predicate = (!icmp_ln53)> <Delay = 1.32>

State 2 <SV = 1> <Delay = 6.33>
ST_2 : Operation 37 [1/2] (2.77ns)   --->   "%z_vec_coeffs_load = load i10 %z_vec_coeffs_addr" [dilithium2/poly.c:33]   --->   Operation 37 'load' 'z_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 38 [1/1] (2.18ns)   --->   "%add_ln36 = add i32 %z_vec_coeffs_load, i32 4194304" [dilithium2/reduce.c:36]   --->   Operation 38 'add' 'add_ln36' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%t = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln36, i32 23, i32 31" [dilithium2/reduce.c:36]   --->   Operation 39 'partselect' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i9 %t" [dilithium2/reduce.c:36]   --->   Operation 40 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [3/3] (1.38ns) (grouped into DSP with root node t_9)   --->   "%mul_ln37 = mul i32 %sext_ln36, i32 4286586879" [dilithium2/reduce.c:37]   --->   Operation 41 'mul' 'mul_ln37' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.38>
ST_3 : Operation 42 [2/3] (1.38ns) (grouped into DSP with root node t_9)   --->   "%mul_ln37 = mul i32 %sext_ln36, i32 4286586879" [dilithium2/reduce.c:37]   --->   Operation 42 'mul' 'mul_ln37' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 43 [1/3] (0.00ns) (grouped into DSP with root node t_9)   --->   "%mul_ln37 = mul i32 %sext_ln36, i32 4286586879" [dilithium2/reduce.c:37]   --->   Operation 43 'mul' 'mul_ln37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [2/2] (1.76ns) (root node of the DSP)   --->   "%t_9 = add i32 %z_vec_coeffs_load, i32 %mul_ln37" [dilithium2/reduce.c:37]   --->   Operation 44 'add' 't_9' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.53>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_53_1_VITIS_LOOP_32_1_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 47 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_51" [dilithium2/poly.c:29]   --->   Operation 48 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/2] (1.76ns) (root node of the DSP)   --->   "%t_9 = add i32 %z_vec_coeffs_load, i32 %mul_ln37" [dilithium2/reduce.c:37]   --->   Operation 49 'add' 't_9' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 50 [1/1] (2.77ns)   --->   "%store_ln33 = store i32 %t_9, i10 %z_vec_coeffs_addr" [dilithium2/poly.c:33]   --->   Operation 50 'store' 'store_ln33' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc.i.i437" [dilithium2/poly.c:32]   --->   Operation 51 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 6.93ns
The critical path consists of the following:
	'alloca' operation ('i') [2]  (0 ns)
	'load' operation ('i_load', dilithium2/poly.c:32) on local variable 'i' [16]  (0 ns)
	'icmp' operation ('icmp_ln32', dilithium2/poly.c:32) [21]  (1.34 ns)
	'select' operation ('select_ln53', dilithium2/polyvec.c:53) [22]  (1.07 ns)
	'add' operation ('add_ln33', dilithium2/poly.c:33) [28]  (1.75 ns)
	'getelementptr' operation ('z_vec_coeffs_addr', dilithium2/poly.c:33) [30]  (0 ns)
	'load' operation ('a', dilithium2/poly.c:33) on array 'z_vec_coeffs' [32]  (2.77 ns)

 <State 2>: 6.33ns
The critical path consists of the following:
	'load' operation ('a', dilithium2/poly.c:33) on array 'z_vec_coeffs' [32]  (2.77 ns)
	'add' operation ('add_ln36', dilithium2/reduce.c:36) [33]  (2.18 ns)
	'mul' operation of DSP[37] ('mul_ln37', dilithium2/reduce.c:37) [36]  (1.38 ns)

 <State 3>: 1.38ns
The critical path consists of the following:
	'mul' operation of DSP[37] ('mul_ln37', dilithium2/reduce.c:37) [36]  (1.38 ns)

 <State 4>: 1.76ns
The critical path consists of the following:
	'mul' operation of DSP[37] ('mul_ln37', dilithium2/reduce.c:37) [36]  (0 ns)
	'add' operation of DSP[37] ('t', dilithium2/reduce.c:37) [37]  (1.76 ns)

 <State 5>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[37] ('t', dilithium2/reduce.c:37) [37]  (1.76 ns)
	'store' operation ('store_ln33', dilithium2/poly.c:33) of variable 't', dilithium2/reduce.c:37 on array 'z_vec_coeffs' [38]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
