===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 11.6259 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.3821 ( 23.2%)    3.3821 ( 29.1%)  FIR Parser
    6.0637 ( 41.7%)    4.2392 ( 36.5%)  'firrtl.circuit' Pipeline
    1.3148 (  9.0%)    0.6588 (  5.7%)    'firrtl.module' Pipeline
    1.3124 (  9.0%)    0.6576 (  5.7%)      CSE
    0.0013 (  0.0%)    0.0007 (  0.0%)        (A) DominanceInfo
    0.0947 (  0.7%)    0.0947 (  0.8%)    InferWidths
    0.4018 (  2.8%)    0.4018 (  3.5%)    LowerFIRRTLTypes
    2.3450 ( 16.1%)    1.1766 ( 10.1%)    'firrtl.module' Pipeline
    1.1268 (  7.7%)    0.5991 (  5.2%)      ExpandWhens
    1.2140 (  8.3%)    0.6387 (  5.5%)      Canonicalizer
    0.3690 (  2.5%)    0.3690 (  3.2%)    Inliner
    1.5343 ( 10.5%)    1.5343 ( 13.2%)    IMConstProp
    0.0329 (  0.2%)    0.0329 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    BlackBoxReader
    0.8656 (  5.9%)    0.8656 (  7.4%)  LowerFIRRTLToHW
    0.1834 (  1.3%)    0.1834 (  1.6%)  HWMemSimImpl
    1.8947 ( 13.0%)    0.9475 (  8.2%)  'hw.module' Pipeline
    0.0532 (  0.4%)    0.0304 (  0.3%)    HWCleanup
    0.7129 (  4.9%)    0.3685 (  3.2%)    CSE
    0.0012 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    1.1214 (  7.7%)    0.5686 (  4.9%)    Canonicalizer
    0.3629 (  2.5%)    0.3629 (  3.1%)  HWLegalizeNames
    0.3222 (  2.2%)    0.1617 (  1.4%)  'hw.module' Pipeline
    0.3188 (  2.2%)    0.1601 (  1.4%)    PrettifyVerilog
    1.4742 ( 10.1%)    1.4742 ( 12.7%)  Output
    0.0055 (  0.0%)    0.0055 (  0.0%)  Rest
   14.5580 (100.0%)   11.6259 (100.0%)  Total

{
  totalTime: 11.656,
  maxMemory: 773369856
}
