#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x158e1ded0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x158e1e040 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x158e462c0_0 .net "active", 0 0, v0x158e43ef0_0;  1 drivers
v0x158e46350_0 .var "clk", 0 0;
v0x158e463e0_0 .var "clk_enable", 0 0;
v0x158e464b0_0 .net "data_address", 31 0, L_0x158e4bb30;  1 drivers
v0x158e46580_0 .net "data_read", 0 0, v0x158e449b0_0;  1 drivers
v0x158e46690_0 .net "data_readdata", 31 0, L_0x158e477b0;  1 drivers
v0x158e46760_0 .net "data_write", 0 0, v0x158e44b10_0;  1 drivers
v0x158e46830_0 .net "data_writedata", 31 0, v0x158e44bc0_0;  1 drivers
v0x158e46900_0 .var "init_instr", 31 0;
v0x158e46a10_0 .var "init_mem", 0 0;
v0x158e46aa0_0 .var "init_mem_addr", 31 0;
v0x158e46b30_0 .var "instr_active", 0 0;
v0x158e46bc0_0 .net "instr_address", 31 0, L_0x158e4cd80;  1 drivers
v0x158e46c50_0 .net "instr_readdata", 31 0, L_0x158e47660;  1 drivers
v0x158e46ce0_0 .net "register_v0", 31 0, v0x158e458e0_0;  1 drivers
v0x158e46d70_0 .var "reset", 0 0;
S_0x158e1c5d0 .scope module, "data" "data_ram" 3 74, 4 3 0, S_0x158e1e040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x158e477b0 .functor BUFZ 32, L_0x158e47710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x158e12e30_0 .net *"_ivl_0", 31 0, L_0x158e47710;  1 drivers
v0x158e3d6a0_0 .net "clk", 0 0, v0x158e46350_0;  1 drivers
v0x158e3d740_0 .net "data_address", 31 0, L_0x158e4bb30;  alias, 1 drivers
v0x158e3d7e0_0 .net "data_read", 0 0, v0x158e449b0_0;  alias, 1 drivers
v0x158e3d880_0 .net "data_readdata", 31 0, L_0x158e477b0;  alias, 1 drivers
v0x158e3d970_0 .net "data_write", 0 0, v0x158e44b10_0;  alias, 1 drivers
v0x158e3da10_0 .net "data_writedata", 31 0, v0x158e44bc0_0;  alias, 1 drivers
v0x158e3dac0_0 .var/i "i", 31 0;
v0x158e3db70 .array "ram", 0 65535, 31 0;
E_0x158e295b0 .event posedge, v0x158e3d6a0_0;
L_0x158e47710 .array/port v0x158e3db70, L_0x158e4bb30;
S_0x158e3dd00 .scope module, "dut" "mips_cpu_harvard" 3 83, 5 1 0, S_0x158e1e040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x158e4b0c0 .functor BUFZ 1, L_0x158e48c10, C4<0>, C4<0>, C4<0>;
L_0x158e4b770 .functor BUFZ 32, L_0x158e4b2f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x158e4bb30 .functor BUFZ 32, v0x158e3e610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x158e4c3b0 .functor OR 1, L_0x158e4c010, L_0x158e4c2d0, C4<0>, C4<0>;
L_0x158e4cba0 .functor OR 1, L_0x158e4c930, L_0x158e4c750, C4<0>, C4<0>;
L_0x158e4cc90 .functor AND 1, L_0x158e4c610, L_0x158e4cba0, C4<1>, C4<1>;
L_0x158e4cd80 .functor BUFZ 32, v0x158e41980_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x140068208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x158e42cc0_0 .net/2u *"_ivl_20", 15 0, L_0x140068208;  1 drivers
v0x158e42d50_0 .net *"_ivl_23", 15 0, L_0x158e4b820;  1 drivers
L_0x140068298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x158e42de0_0 .net/2u *"_ivl_30", 31 0, L_0x140068298;  1 drivers
v0x158e42e70_0 .net *"_ivl_34", 31 0, L_0x158e4bec0;  1 drivers
L_0x1400682e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x158e42f00_0 .net *"_ivl_37", 25 0, L_0x1400682e0;  1 drivers
L_0x140068328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x158e42fd0_0 .net/2u *"_ivl_38", 31 0, L_0x140068328;  1 drivers
v0x158e43070_0 .net *"_ivl_40", 0 0, L_0x158e4c010;  1 drivers
v0x158e43110_0 .net *"_ivl_42", 31 0, L_0x158e4c0f0;  1 drivers
L_0x140068370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x158e431c0_0 .net *"_ivl_45", 25 0, L_0x140068370;  1 drivers
L_0x1400683b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x158e432d0_0 .net/2u *"_ivl_46", 31 0, L_0x1400683b8;  1 drivers
v0x158e43380_0 .net *"_ivl_48", 0 0, L_0x158e4c2d0;  1 drivers
v0x158e43420_0 .net *"_ivl_52", 31 0, L_0x158e4c4a0;  1 drivers
L_0x140068400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x158e434d0_0 .net *"_ivl_55", 25 0, L_0x140068400;  1 drivers
L_0x140068448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x158e43580_0 .net/2u *"_ivl_56", 31 0, L_0x140068448;  1 drivers
v0x158e43630_0 .net *"_ivl_58", 0 0, L_0x158e4c610;  1 drivers
v0x158e436d0_0 .net *"_ivl_60", 31 0, L_0x158e4c6b0;  1 drivers
L_0x140068490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x158e43780_0 .net *"_ivl_63", 25 0, L_0x140068490;  1 drivers
L_0x1400684d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x158e43910_0 .net/2u *"_ivl_64", 31 0, L_0x1400684d8;  1 drivers
v0x158e439a0_0 .net *"_ivl_66", 0 0, L_0x158e4c930;  1 drivers
v0x158e43a40_0 .net *"_ivl_68", 31 0, L_0x158e4c9d0;  1 drivers
v0x158e43af0_0 .net *"_ivl_7", 4 0, L_0x158e4abc0;  1 drivers
L_0x140068520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x158e43ba0_0 .net *"_ivl_71", 25 0, L_0x140068520;  1 drivers
L_0x140068568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x158e43c50_0 .net/2u *"_ivl_72", 31 0, L_0x140068568;  1 drivers
v0x158e43d00_0 .net *"_ivl_74", 0 0, L_0x158e4c750;  1 drivers
v0x158e43da0_0 .net *"_ivl_77", 0 0, L_0x158e4cba0;  1 drivers
v0x158e43e40_0 .net *"_ivl_9", 4 0, L_0x158e4ac60;  1 drivers
v0x158e43ef0_0 .var "active", 0 0;
v0x158e43f90_0 .net "alu_control_out", 3 0, v0x158e3ea60_0;  1 drivers
v0x158e44070_0 .net "alu_fcode", 5 0, L_0x158e4b690;  1 drivers
v0x158e44100_0 .net "alu_op", 1 0, L_0x158e4a2b0;  1 drivers
v0x158e44190_0 .net "alu_op1", 31 0, L_0x158e4b770;  1 drivers
v0x158e44220_0 .net "alu_op2", 31 0, L_0x158e4b9f0;  1 drivers
v0x158e442b0_0 .net "alu_out", 31 0, v0x158e3e610_0;  1 drivers
v0x158e43830_0 .net "alu_src", 0 0, L_0x158e48540;  1 drivers
v0x158e44540_0 .net "alu_z_flag", 0 0, L_0x158e4bca0;  1 drivers
v0x158e445d0_0 .net "branch", 0 0, L_0x158e49cb0;  1 drivers
v0x158e44680_0 .net "clk", 0 0, v0x158e46350_0;  alias, 1 drivers
v0x158e44710_0 .net "clk_enable", 0 0, v0x158e463e0_0;  1 drivers
v0x158e447c0_0 .net "curr_addr", 31 0, v0x158e41980_0;  1 drivers
v0x158e44870_0 .net "curr_addr_p4", 31 0, L_0x158e4bdc0;  1 drivers
v0x158e44900_0 .net "data_address", 31 0, L_0x158e4bb30;  alias, 1 drivers
v0x158e449b0_0 .var "data_read", 0 0;
v0x158e44a60_0 .net "data_readdata", 31 0, L_0x158e477b0;  alias, 1 drivers
v0x158e44b10_0 .var "data_write", 0 0;
v0x158e44bc0_0 .var "data_writedata", 31 0;
v0x158e44c70_0 .net "instr_address", 31 0, L_0x158e4cd80;  alias, 1 drivers
v0x158e44d00_0 .net "instr_opcode", 5 0, L_0x158e47870;  1 drivers
v0x158e44db0_0 .net "instr_readdata", 31 0, L_0x158e47660;  alias, 1 drivers
v0x158e44e40_0 .net "j_type", 0 0, L_0x158e4c3b0;  1 drivers
v0x158e44ed0_0 .net "jr_type", 0 0, L_0x158e4cc90;  1 drivers
v0x158e44f60_0 .net "mem_read", 0 0, L_0x158e49180;  1 drivers
v0x158e45010_0 .net "mem_to_reg", 0 0, L_0x158e487e0;  1 drivers
v0x158e450c0_0 .net "mem_write", 0 0, L_0x158e49720;  1 drivers
v0x158e45170_0 .var "next_instr_addr", 31 0;
v0x158e45200_0 .net "offset", 31 0, L_0x158e4b910;  1 drivers
v0x158e452a0_0 .net "reg_a_read_data", 31 0, L_0x158e4b2f0;  1 drivers
v0x158e45360_0 .net "reg_a_read_index", 4 0, L_0x158e4ab20;  1 drivers
v0x158e45410_0 .net "reg_b_read_data", 31 0, L_0x158e4b5a0;  1 drivers
v0x158e454c0_0 .net "reg_b_read_index", 4 0, L_0x158e4a620;  1 drivers
v0x158e45570_0 .net "reg_dst", 0 0, L_0x158e480b0;  1 drivers
v0x158e45620_0 .net "reg_write", 0 0, L_0x158e48c10;  1 drivers
v0x158e456d0_0 .net "reg_write_data", 31 0, L_0x158e4aee0;  1 drivers
v0x158e45780_0 .net "reg_write_enable", 0 0, L_0x158e4b0c0;  1 drivers
v0x158e45830_0 .net "reg_write_index", 4 0, L_0x158e4ae00;  1 drivers
v0x158e458e0_0 .var "register_v0", 31 0;
v0x158e44340_0 .net "reset", 0 0, v0x158e46d70_0;  1 drivers
E_0x158e2d160/0 .event edge, v0x158e40f60_0, v0x158e3e700_0, v0x158e44870_0, v0x158e45200_0;
E_0x158e2d160/1 .event edge, v0x158e44e40_0, v0x158e44db0_0, v0x158e44ed0_0, v0x158e424c0_0;
E_0x158e2d160 .event/or E_0x158e2d160/0, E_0x158e2d160/1;
L_0x158e47870 .part L_0x158e47660, 26, 6;
L_0x158e4ab20 .part L_0x158e47660, 21, 5;
L_0x158e4a620 .part L_0x158e47660, 16, 5;
L_0x158e4abc0 .part L_0x158e47660, 11, 5;
L_0x158e4ac60 .part L_0x158e47660, 16, 5;
L_0x158e4ae00 .functor MUXZ 5, L_0x158e4ac60, L_0x158e4abc0, L_0x158e480b0, C4<>;
L_0x158e4aee0 .functor MUXZ 32, v0x158e3e610_0, L_0x158e477b0, L_0x158e487e0, C4<>;
L_0x158e4b690 .part L_0x158e47660, 0, 6;
L_0x158e4b820 .part L_0x158e47660, 0, 16;
L_0x158e4b910 .concat [ 16 16 0 0], L_0x158e4b820, L_0x140068208;
L_0x158e4b9f0 .functor MUXZ 32, L_0x158e4b5a0, L_0x158e4b910, L_0x158e48540, C4<>;
L_0x158e4bdc0 .arith/sum 32, v0x158e41980_0, L_0x140068298;
L_0x158e4bec0 .concat [ 6 26 0 0], L_0x158e47870, L_0x1400682e0;
L_0x158e4c010 .cmp/eq 32, L_0x158e4bec0, L_0x140068328;
L_0x158e4c0f0 .concat [ 6 26 0 0], L_0x158e47870, L_0x140068370;
L_0x158e4c2d0 .cmp/eq 32, L_0x158e4c0f0, L_0x1400683b8;
L_0x158e4c4a0 .concat [ 6 26 0 0], L_0x158e47870, L_0x140068400;
L_0x158e4c610 .cmp/eq 32, L_0x158e4c4a0, L_0x140068448;
L_0x158e4c6b0 .concat [ 6 26 0 0], L_0x158e4b690, L_0x140068490;
L_0x158e4c930 .cmp/eq 32, L_0x158e4c6b0, L_0x1400684d8;
L_0x158e4c9d0 .concat [ 6 26 0 0], L_0x158e4b690, L_0x140068520;
L_0x158e4c750 .cmp/eq 32, L_0x158e4c9d0, L_0x140068568;
S_0x158e3e080 .scope module, "cpu_alu" "alu" 5 106, 6 1 0, S_0x158e3dd00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x140068250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x158e3e340_0 .net/2u *"_ivl_0", 31 0, L_0x140068250;  1 drivers
v0x158e3e3f0_0 .net "control", 3 0, v0x158e3ea60_0;  alias, 1 drivers
v0x158e3e4a0_0 .net "op1", 31 0, L_0x158e4b770;  alias, 1 drivers
v0x158e3e560_0 .net "op2", 31 0, L_0x158e4b9f0;  alias, 1 drivers
v0x158e3e610_0 .var "result", 31 0;
v0x158e3e700_0 .net "z_flag", 0 0, L_0x158e4bca0;  alias, 1 drivers
E_0x158e3e2f0 .event edge, v0x158e3e560_0, v0x158e3e4a0_0, v0x158e3e3f0_0;
L_0x158e4bca0 .cmp/eq 32, v0x158e3e610_0, L_0x140068250;
S_0x158e3e820 .scope module, "cpu_alu_control" "alu_control" 5 91, 7 1 0, S_0x158e3dd00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x158e3ea60_0 .var "alu_control_out", 3 0;
v0x158e3eb20_0 .net "alu_fcode", 5 0, L_0x158e4b690;  alias, 1 drivers
v0x158e3ebc0_0 .net "alu_opcode", 1 0, L_0x158e4a2b0;  alias, 1 drivers
E_0x158e3ea30 .event edge, v0x158e3ebc0_0, v0x158e3eb20_0;
S_0x158e3ecd0 .scope module, "cpu_control" "control" 5 35, 8 1 0, S_0x158e3dd00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x158e480b0 .functor AND 1, L_0x158e47b00, L_0x158e47fd0, C4<1>, C4<1>;
L_0x158e482c0 .functor AND 1, L_0x158e481e0, L_0x158e47c20, C4<1>, C4<1>;
L_0x158e48370 .functor AND 1, L_0x158e482c0, L_0x158e47d80, C4<1>, C4<1>;
L_0x158e48540 .functor AND 1, L_0x158e48370, L_0x158e48460, C4<1>, C4<1>;
L_0x158e487e0 .functor AND 1, L_0x158e48670, L_0x158e47c20, C4<1>, C4<1>;
L_0x158e488d0 .functor AND 1, L_0x158e47b00, L_0x158e47c20, C4<1>, C4<1>;
L_0x158e489e0 .functor AND 1, L_0x158e488d0, L_0x158e48940, C4<1>, C4<1>;
L_0x158e48c10 .functor AND 1, L_0x158e489e0, L_0x158e48b10, C4<1>, C4<1>;
L_0x158e48da0 .functor AND 1, L_0x158e48d00, L_0x158e47c20, C4<1>, C4<1>;
L_0x158e48ff0 .functor AND 1, L_0x158e48da0, L_0x158e48e60, C4<1>, C4<1>;
L_0x158e49180 .functor AND 1, L_0x158e48ff0, L_0x158e49060, C4<1>, C4<1>;
L_0x158e48f80 .functor AND 1, L_0x158e492d0, L_0x158e493f0, C4<1>, C4<1>;
L_0x158e494d0 .functor AND 1, L_0x158e48f80, L_0x158e47d80, C4<1>, C4<1>;
L_0x158e49720 .functor AND 1, L_0x158e494d0, L_0x158e495f0, C4<1>, C4<1>;
L_0x158e48850 .functor AND 1, L_0x158e49790, L_0x158e49930, C4<1>, C4<1>;
L_0x158e49580 .functor AND 1, L_0x158e48850, L_0x158e49b70, C4<1>, C4<1>;
L_0x158e49cb0 .functor AND 1, L_0x158e49580, L_0x158e47ec0, C4<1>, C4<1>;
L_0x158e49ef0 .functor AND 1, L_0x158e47b00, L_0x158e49da0, C4<1>, C4<1>;
L_0x158e4a000 .functor AND 1, L_0x158e49ef0, L_0x158e49f60, C4<1>, C4<1>;
L_0x158e49690 .functor AND 1, L_0x158e4a000, L_0x158e4a150, C4<1>, C4<1>;
L_0x158e4a1f0 .functor AND 1, L_0x158e4a390, L_0x158e4a500, C4<1>, C4<1>;
L_0x158e48f00 .functor AND 1, L_0x158e4a1f0, L_0x158e4a0b0, C4<1>, C4<1>;
L_0x158e4a8b0 .functor AND 1, L_0x158e48f00, L_0x158e47ec0, C4<1>, C4<1>;
v0x158e3efd0_0 .net *"_ivl_0", 31 0, L_0x158e479d0;  1 drivers
v0x158e3f080_0 .net *"_ivl_102", 0 0, L_0x158e4a390;  1 drivers
v0x158e3f120_0 .net *"_ivl_104", 0 0, L_0x158e4a500;  1 drivers
v0x158e3f1d0_0 .net *"_ivl_106", 0 0, L_0x158e4a1f0;  1 drivers
v0x158e3f270_0 .net *"_ivl_108", 0 0, L_0x158e4a0b0;  1 drivers
v0x158e3f350_0 .net *"_ivl_110", 0 0, L_0x158e48f00;  1 drivers
v0x158e3f3f0_0 .net *"_ivl_112", 0 0, L_0x158e4a8b0;  1 drivers
L_0x1400680e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x158e3f490_0 .net/2u *"_ivl_12", 5 0, L_0x1400680e8;  1 drivers
L_0x140068130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x158e3f540_0 .net/2u *"_ivl_16", 5 0, L_0x140068130;  1 drivers
v0x158e3f650_0 .net *"_ivl_21", 0 0, L_0x158e47fd0;  1 drivers
v0x158e3f6f0_0 .net *"_ivl_25", 0 0, L_0x158e481e0;  1 drivers
v0x158e3f790_0 .net *"_ivl_27", 0 0, L_0x158e482c0;  1 drivers
v0x158e3f830_0 .net *"_ivl_29", 0 0, L_0x158e48370;  1 drivers
L_0x140068010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x158e3f8d0_0 .net *"_ivl_3", 25 0, L_0x140068010;  1 drivers
v0x158e3f980_0 .net *"_ivl_31", 0 0, L_0x158e48460;  1 drivers
v0x158e3fa20_0 .net *"_ivl_35", 0 0, L_0x158e48670;  1 drivers
v0x158e3fac0_0 .net *"_ivl_39", 0 0, L_0x158e488d0;  1 drivers
L_0x140068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x158e3fc50_0 .net/2u *"_ivl_4", 31 0, L_0x140068058;  1 drivers
v0x158e3fce0_0 .net *"_ivl_41", 0 0, L_0x158e48940;  1 drivers
v0x158e3fd70_0 .net *"_ivl_43", 0 0, L_0x158e489e0;  1 drivers
v0x158e3fe10_0 .net *"_ivl_45", 0 0, L_0x158e48b10;  1 drivers
v0x158e3feb0_0 .net *"_ivl_49", 0 0, L_0x158e48d00;  1 drivers
v0x158e3ff50_0 .net *"_ivl_51", 0 0, L_0x158e48da0;  1 drivers
v0x158e3fff0_0 .net *"_ivl_53", 0 0, L_0x158e48e60;  1 drivers
v0x158e40090_0 .net *"_ivl_55", 0 0, L_0x158e48ff0;  1 drivers
v0x158e40130_0 .net *"_ivl_57", 0 0, L_0x158e49060;  1 drivers
v0x158e401d0_0 .net *"_ivl_61", 0 0, L_0x158e492d0;  1 drivers
v0x158e40270_0 .net *"_ivl_63", 0 0, L_0x158e493f0;  1 drivers
v0x158e40310_0 .net *"_ivl_65", 0 0, L_0x158e48f80;  1 drivers
v0x158e403b0_0 .net *"_ivl_67", 0 0, L_0x158e494d0;  1 drivers
v0x158e40450_0 .net *"_ivl_69", 0 0, L_0x158e495f0;  1 drivers
v0x158e404f0_0 .net *"_ivl_73", 0 0, L_0x158e49790;  1 drivers
v0x158e40590_0 .net *"_ivl_75", 0 0, L_0x158e49930;  1 drivers
v0x158e3fb60_0 .net *"_ivl_77", 0 0, L_0x158e48850;  1 drivers
v0x158e40820_0 .net *"_ivl_79", 0 0, L_0x158e49b70;  1 drivers
L_0x1400680a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x158e408b0_0 .net/2u *"_ivl_8", 5 0, L_0x1400680a0;  1 drivers
v0x158e40940_0 .net *"_ivl_81", 0 0, L_0x158e49580;  1 drivers
v0x158e409d0_0 .net *"_ivl_87", 0 0, L_0x158e49da0;  1 drivers
v0x158e40a60_0 .net *"_ivl_89", 0 0, L_0x158e49ef0;  1 drivers
v0x158e40b00_0 .net *"_ivl_91", 0 0, L_0x158e49f60;  1 drivers
v0x158e40ba0_0 .net *"_ivl_93", 0 0, L_0x158e4a000;  1 drivers
v0x158e40c40_0 .net *"_ivl_95", 0 0, L_0x158e4a150;  1 drivers
v0x158e40ce0_0 .net *"_ivl_97", 0 0, L_0x158e49690;  1 drivers
v0x158e40d80_0 .net "alu_op", 1 0, L_0x158e4a2b0;  alias, 1 drivers
v0x158e40e40_0 .net "alu_src", 0 0, L_0x158e48540;  alias, 1 drivers
v0x158e40ed0_0 .net "beq", 0 0, L_0x158e47ec0;  1 drivers
v0x158e40f60_0 .net "branch", 0 0, L_0x158e49cb0;  alias, 1 drivers
v0x158e40ff0_0 .net "instr_opcode", 5 0, L_0x158e47870;  alias, 1 drivers
v0x158e41080_0 .var "jump", 0 0;
v0x158e41110_0 .net "lw", 0 0, L_0x158e47c20;  1 drivers
v0x158e411a0_0 .net "mem_read", 0 0, L_0x158e49180;  alias, 1 drivers
v0x158e41230_0 .net "mem_to_reg", 0 0, L_0x158e487e0;  alias, 1 drivers
v0x158e412c0_0 .net "mem_write", 0 0, L_0x158e49720;  alias, 1 drivers
v0x158e41360_0 .net "r_format", 0 0, L_0x158e47b00;  1 drivers
v0x158e41400_0 .net "reg_dst", 0 0, L_0x158e480b0;  alias, 1 drivers
v0x158e414a0_0 .net "reg_write", 0 0, L_0x158e48c10;  alias, 1 drivers
v0x158e41540_0 .net "sw", 0 0, L_0x158e47d80;  1 drivers
L_0x158e479d0 .concat [ 6 26 0 0], L_0x158e47870, L_0x140068010;
L_0x158e47b00 .cmp/eq 32, L_0x158e479d0, L_0x140068058;
L_0x158e47c20 .cmp/eq 6, L_0x158e47870, L_0x1400680a0;
L_0x158e47d80 .cmp/eq 6, L_0x158e47870, L_0x1400680e8;
L_0x158e47ec0 .cmp/eq 6, L_0x158e47870, L_0x140068130;
L_0x158e47fd0 .reduce/nor L_0x158e47c20;
L_0x158e481e0 .reduce/nor L_0x158e47b00;
L_0x158e48460 .reduce/nor L_0x158e47ec0;
L_0x158e48670 .reduce/nor L_0x158e47b00;
L_0x158e48940 .reduce/nor L_0x158e47d80;
L_0x158e48b10 .reduce/nor L_0x158e47ec0;
L_0x158e48d00 .reduce/nor L_0x158e47b00;
L_0x158e48e60 .reduce/nor L_0x158e47d80;
L_0x158e49060 .reduce/nor L_0x158e47ec0;
L_0x158e492d0 .reduce/nor L_0x158e47b00;
L_0x158e493f0 .reduce/nor L_0x158e47c20;
L_0x158e495f0 .reduce/nor L_0x158e47ec0;
L_0x158e49790 .reduce/nor L_0x158e47b00;
L_0x158e49930 .reduce/nor L_0x158e47c20;
L_0x158e49b70 .reduce/nor L_0x158e47d80;
L_0x158e49da0 .reduce/nor L_0x158e47c20;
L_0x158e49f60 .reduce/nor L_0x158e47d80;
L_0x158e4a150 .reduce/nor L_0x158e47ec0;
L_0x158e4a2b0 .concat8 [ 1 1 0 0], L_0x158e4a8b0, L_0x158e49690;
L_0x158e4a390 .reduce/nor L_0x158e47b00;
L_0x158e4a500 .reduce/nor L_0x158e47c20;
L_0x158e4a0b0 .reduce/nor L_0x158e47d80;
S_0x158e416d0 .scope module, "cpu_pc" "pc" 5 140, 9 1 0, S_0x158e3dd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x158e418c0_0 .net "clk", 0 0, v0x158e46350_0;  alias, 1 drivers
v0x158e41980_0 .var "curr_addr", 31 0;
v0x158e41a20_0 .net "next_addr", 31 0, v0x158e45170_0;  1 drivers
v0x158e41ae0_0 .net "reset", 0 0, v0x158e46d70_0;  alias, 1 drivers
S_0x158e41be0 .scope module, "register" "regfile" 5 66, 10 1 0, S_0x158e3dd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
L_0x158e4b2f0 .functor BUFZ 32, L_0x158e4b130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x158e4b5a0 .functor BUFZ 32, L_0x158e4b3e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x158e41f20_0 .net *"_ivl_0", 31 0, L_0x158e4b130;  1 drivers
v0x158e41fc0_0 .net *"_ivl_10", 6 0, L_0x158e4b480;  1 drivers
L_0x1400681c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x158e42060_0 .net *"_ivl_13", 1 0, L_0x1400681c0;  1 drivers
v0x158e42110_0 .net *"_ivl_2", 6 0, L_0x158e4b1d0;  1 drivers
L_0x140068178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x158e421c0_0 .net *"_ivl_5", 1 0, L_0x140068178;  1 drivers
v0x158e422b0_0 .net *"_ivl_8", 31 0, L_0x158e4b3e0;  1 drivers
v0x158e42360_0 .net "r_clk", 0 0, v0x158e46350_0;  alias, 1 drivers
v0x158e42430_0 .net "r_clk_enable", 0 0, v0x158e463e0_0;  alias, 1 drivers
v0x158e424c0_0 .net "read_data1", 31 0, L_0x158e4b2f0;  alias, 1 drivers
v0x158e425d0_0 .net "read_data2", 31 0, L_0x158e4b5a0;  alias, 1 drivers
v0x158e42670_0 .net "read_reg1", 4 0, L_0x158e4ab20;  alias, 1 drivers
v0x158e42720_0 .net "read_reg2", 4 0, L_0x158e4a620;  alias, 1 drivers
v0x158e427d0 .array "registers", 31 0, 31 0;
v0x158e42870_0 .net "reset", 0 0, v0x158e46d70_0;  alias, 1 drivers
v0x158e42920_0 .net "write_control", 0 0, L_0x158e4b0c0;  alias, 1 drivers
v0x158e429b0_0 .net "write_data", 31 0, L_0x158e4aee0;  alias, 1 drivers
v0x158e42a40_0 .net "write_reg", 4 0, L_0x158e4ae00;  alias, 1 drivers
L_0x158e4b130 .array/port v0x158e427d0, L_0x158e4b1d0;
L_0x158e4b1d0 .concat [ 5 2 0 0], L_0x158e4ab20, L_0x140068178;
L_0x158e4b3e0 .array/port v0x158e427d0, L_0x158e4b480;
L_0x158e4b480 .concat [ 5 2 0 0], L_0x158e4a620, L_0x1400681c0;
S_0x158e45970 .scope module, "instr" "data_ram" 3 65, 4 3 0, S_0x158e1e040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x158e47660 .functor BUFZ 32, L_0x158e47580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x158e45bc0_0 .net *"_ivl_0", 31 0, L_0x158e47580;  1 drivers
v0x158e45c50_0 .net "clk", 0 0, v0x158e46350_0;  alias, 1 drivers
v0x158e45d60_0 .net "data_address", 31 0, v0x158e46aa0_0;  1 drivers
v0x158e45df0_0 .net "data_read", 0 0, v0x158e46b30_0;  1 drivers
v0x158e45e80_0 .net "data_readdata", 31 0, L_0x158e47660;  alias, 1 drivers
v0x158e45f20_0 .net "data_write", 0 0, v0x158e46a10_0;  1 drivers
v0x158e45fb0_0 .net "data_writedata", 31 0, v0x158e46900_0;  1 drivers
v0x158e46060_0 .var/i "i", 31 0;
v0x158e46110 .array "ram", 0 65535, 31 0;
L_0x158e47580 .array/port v0x158e46110, v0x158e46aa0_0;
S_0x158e1c460 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x158e1ec90 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x158e4d110 .functor BUFZ 32, L_0x158e4ce70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x158e47050_0 .net *"_ivl_0", 31 0, L_0x158e4ce70;  1 drivers
v0x158e470f0_0 .net *"_ivl_3", 29 0, L_0x158e4cf10;  1 drivers
v0x158e471a0_0 .net *"_ivl_4", 31 0, L_0x158e4cfb0;  1 drivers
L_0x1400685b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x158e47260_0 .net *"_ivl_7", 1 0, L_0x1400685b0;  1 drivers
o0x1400323b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x158e47310_0 .net "instr_address", 31 0, o0x1400323b0;  0 drivers
v0x158e47400_0 .net "instr_readdata", 31 0, L_0x158e4d110;  1 drivers
v0x158e474b0 .array "memory1", 0 1073741823, 31 0;
L_0x158e4ce70 .array/port v0x158e474b0, L_0x158e4cfb0;
L_0x158e4cf10 .part o0x1400323b0, 0, 30;
L_0x158e4cfb0 .concat [ 30 2 0 0], L_0x158e4cf10, L_0x1400685b0;
S_0x158e46e00 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x158e1c460;
 .timescale 0 0;
v0x158e46fc0_0 .var/i "i", 31 0;
    .scope S_0x158e45970;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x158e46060_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x158e46060_0;
    %cmpi/s 65535, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x158e46060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e46110, 0, 4;
    %load/vec4 v0x158e46060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x158e46060_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x158e45970;
T_1 ;
    %wait E_0x158e295b0;
    %load/vec4 v0x158e45f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x158e45fb0_0;
    %ix/getv 3, v0x158e45d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e46110, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x158e1c5d0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x158e3dac0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x158e3dac0_0;
    %cmpi/s 65535, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x158e3dac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e3db70, 0, 4;
    %load/vec4 v0x158e3dac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x158e3dac0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x158e1c5d0;
T_3 ;
    %wait E_0x158e295b0;
    %load/vec4 v0x158e3d970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x158e3da10_0;
    %ix/getv 3, v0x158e3d740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e3db70, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x158e41be0;
T_4 ;
    %wait E_0x158e295b0;
    %load/vec4 v0x158e42870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x158e42430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x158e42920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x158e429b0_0;
    %load/vec4 v0x158e42a40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158e427d0, 0, 4;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x158e3e820;
T_5 ;
    %wait E_0x158e3ea30;
    %load/vec4 v0x158e3ebc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x158e3ea60_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x158e3ebc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x158e3ea60_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x158e3ebc0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x158e3eb20_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x158e3ea60_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x158e3ea60_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x158e3ea60_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x158e3ea60_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x158e3ea60_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x158e3e080;
T_6 ;
    %wait E_0x158e3e2f0;
    %load/vec4 v0x158e3e3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x158e3e610_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x158e3e4a0_0;
    %load/vec4 v0x158e3e560_0;
    %and;
    %assign/vec4 v0x158e3e610_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x158e3e4a0_0;
    %load/vec4 v0x158e3e560_0;
    %or;
    %assign/vec4 v0x158e3e610_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x158e3e4a0_0;
    %load/vec4 v0x158e3e560_0;
    %add;
    %assign/vec4 v0x158e3e610_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x158e3e4a0_0;
    %load/vec4 v0x158e3e560_0;
    %sub;
    %assign/vec4 v0x158e3e610_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x158e3e4a0_0;
    %load/vec4 v0x158e3e560_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x158e3e610_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x158e3e4a0_0;
    %load/vec4 v0x158e3e560_0;
    %or;
    %inv;
    %assign/vec4 v0x158e3e610_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x158e416d0;
T_7 ;
    %wait E_0x158e295b0;
    %load/vec4 v0x158e41ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x158e41980_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x158e41a20_0;
    %assign/vec4 v0x158e41980_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x158e3dd00;
T_8 ;
    %wait E_0x158e2d160;
    %load/vec4 v0x158e445d0_0;
    %load/vec4 v0x158e44540_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x158e44870_0;
    %load/vec4 v0x158e45200_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x158e45170_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x158e44e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x158e44870_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x158e44db0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x158e45170_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x158e44ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x158e452a0_0;
    %store/vec4 v0x158e45170_0, 0, 32;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x158e1e040;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x158e46350_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x158e46350_0;
    %inv;
    %store/vec4 v0x158e46350_0, 0, 1;
    %delay 1, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 43 "$fatal", 32'sb00000000000000000000000000000101, "clock ran to the end" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x158e1e040;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x158e46d70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158e46d70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x158e46d70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158e46a10_0, 0, 1;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x158e46aa0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 60 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 61 "$display", "succ" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x158e1c460;
T_11 ;
    %fork t_1, S_0x158e46e00;
    %jmp t_0;
    .scope S_0x158e46e00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x158e46fc0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x158e46fc0_0;
    %cmpi/s 1073741823, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x158e46fc0_0;
    %store/vec4a v0x158e474b0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x158e46fc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x158e46fc0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x158e474b0, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x158e474b0, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x158e474b0, 4, 0;
    %end;
    .scope S_0x158e1c460;
t_0 %join;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/jr_1_harvard_tb.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/instruction_ram.v";
