//==================================================
// This file contains the Excluded objects
// Generated By User: cn9642
// Format Version: 2
// Date: Thu Jun 19 14:45:52 2025
// ExclMode: default
//==================================================
CHECKSUM: "612623884 3779502554"
INSTANCE: rvv_backend_top.DUT.u_pmtrdt.gen_pmtrdt_unit[0].u_pmtrdt_unit0.genblk3.pmt_go_reg
ANNOTATION: "the enable signal is always 1."
Toggle e "net e"
CHECKSUM: "612623884 2232066820"
INSTANCE: rvv_backend_top.DUT.u_pmtrdt.gen_pmtrdt_unit[0].u_pmtrdt_unit0.genblk3.compress_cnt_reg_reg
ANNOTATION: "the enable signal is always 1."
Toggle e "net e"
CHECKSUM: "612623884 3735944629"
INSTANCE: rvv_backend_top.DUT.u_pmtrdt.gen_pmtrdt_unit[0].u_pmtrdt_unit0.rdt_ctrl_reg
ANNOTATION: "minium of cmp_evl is 4 "
Toggle d.cmp_evl [0] "logic d.cmp_evl[7:0]"
ANNOTATION: "minium of cmp_evl is 4"
Toggle d.cmp_evl [1] "logic d.cmp_evl[7:0]"
CHECKSUM: "2008780549 2234362618"
INSTANCE: rvv_backend_top.DUT.u_pmtrdt.gen_pmtrdt_unit[0].u_pmtrdt_unit0
ANNOTATION: "the signal is never used!"
Toggle uop_data[4].vs2_data_valid "logic uop_data[4].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle uop_data[5].vs2_data_valid "logic uop_data[5].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle uop_data[6].vs2_data_valid "logic uop_data[6].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle uop_data[7].vs2_data_valid "logic uop_data[7].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle uop_data[3].vs2_data_valid "logic uop_data[3].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle uop_data[2].vs2_data_valid "logic uop_data[2].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle uop_data[0].vs2_data_valid "logic uop_data[0].vs2_data_valid"
ANNOTATION: "the signal is never used"
Toggle uop_data[1].vs2_data_valid "logic uop_data[1].vs2_data_valid"
ANNOTATION: "the signal is always 1."
Toggle pmtrdt_res_ready "net pmtrdt_res_ready"
ANNOTATION: "the signal is never used!"
Toggle pmtrdt_uop.vs2_data_valid "logic pmtrdt_uop.vs2_data_valid"
CHECKSUM: "2846833483 3464633410"
INSTANCE: rvv_backend_top.DUT.u_pmtrdt
ANNOTATION: "the signal is never used!"
Toggle pmtrdt_uop[0].vs2_data_valid "logic pmtrdt_uop[0].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle all_uop_data[1].vs2_data_valid "logic all_uop_data[1].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle all_uop_data[2].vs2_data_valid "logic all_uop_data[2].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle all_uop_data[3].vs2_data_valid "logic all_uop_data[3].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle all_uop_data[4].vs2_data_valid "logic all_uop_data[4].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle all_uop_data[5].vs2_data_valid "logic all_uop_data[5].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle all_uop_data[6].vs2_data_valid "logic all_uop_data[6].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle all_uop_data[7].vs2_data_valid "logic all_uop_data[7].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle all_uop_data[0].vs2_data_valid "logic all_uop_data[0].vs2_data_valid"
ANNOTATION: "the ready signal is always 1"
Toggle result_ready_rob2ex "logic result_ready_rob2ex[0:0]"
ANNOTATION: "the signal is never used!"
Toggle pmtrdt_uop_rs2ex[0].vs2_data_valid "logic pmtrdt_uop_rs2ex[0].vs2_data_valid"
CHECKSUM: "4169051749 4038947360"
INSTANCE: rvv_backend_top.DUT.u_pmtrdt.gen_pmtrdt_unit[0].u_pmtrdt_unit0.genblk3.compress_mask_reg
ANNOTATION: "the MSB 4bit are never asserted because data is shifted 4-bit at least."
Toggle d [126] "logic d[127:0]"
ANNOTATION: "the MSB 4bit are never asserted because data is shifted 4-bit at least."
Toggle d [125] "logic d[127:0]"
ANNOTATION: "the MSB 4bit are never asserted because data is shifted 4-bit at least."
Toggle d [124] "logic d[127:0]"
ANNOTATION: "the MSB 4bit are never asserted because data is shifted 4-bit at least."
Toggle d [127] "logic d[127:0]"
ANNOTATION: "the MSB 4bit are never asserted because data is shifted 4-bit at least."
Toggle q [126] "logic q[127:0]"
ANNOTATION: "the MSB 4bit are never asserted because data is shifted 4-bit at least."
Toggle q [125] "logic q[127:0]"
ANNOTATION: "the MSB 4bit are never asserted because data is shifted 4-bit at least."
Toggle q [124] "logic q[127:0]"
ANNOTATION: "the MSB 4bit are never asserted because data is shifted 4-bit at least."
Toggle q [127] "logic q[127:0]"
CHECKSUM: "3126538397 225796470"
INSTANCE: rvv_backend_top.DUT.u_pmtrdt.gen_pmtrdt_unit[0].u_pmtrdt_unit0.genblk3.compress_ctrl_fifo
ANNOTATION: "push can not be asserted when fifo is full"
Condition 1 "626325517" "(push_seq[0] && ((!full))) 1 -1" (2 "10")
CHECKSUM: "2008780549 3798716723"
INSTANCE: rvv_backend_top.DUT.u_pmtrdt.gen_pmtrdt_unit[0].u_pmtrdt_unit0
ANNOTATION: "red_widen_sum_flag can be asserted only if rdt_ctrl.widen is valid"
Condition 1183 "4118967389" "(rdt_ctrl.last_uop_valid && rdt_ctrl.widen && red_widen_sum_flag) 1 -1" (2 "101")
ANNOTATION: "VCOMPRESS instruction must be PMT instruction"
Condition 1174 "4186538070" "((pmtrdt_uop.uop_exe_unit == PMT) && (pmtrdt_uop.uop_funct6 == $unit::VCOMPRESS)) 1 -1" (1 "01")

CHECKSUM: "3126538397 2158215905"
INSTANCE: rvv_backend_top.DUT.u_pmtrdt_rs
ANNOTATION: "pmtrdt always use vs2_data"
Toggle dataout[0].vs2_data_valid "logic dataout[0].vs2_data_valid"
ANNOTATION: "pmtrdt always use vs2_data"
Toggle mem[7].vs2_data_valid "logic mem[7].vs2_data_valid"
ANNOTATION: "pmtrdt always use vs2_data"
Toggle mem[6].vs2_data_valid "logic mem[6].vs2_data_valid"
ANNOTATION: "pmtrdt always use vs2_data"
Toggle mem[5].vs2_data_valid "logic mem[5].vs2_data_valid"
ANNOTATION: "pmtrdt always use vs2_data"
Toggle mem[4].vs2_data_valid "logic mem[4].vs2_data_valid"
ANNOTATION: "pmtrdt always use vs2_data"
Toggle mem[3].vs2_data_valid "logic mem[3].vs2_data_valid"
ANNOTATION: "pmtrdt always use vs2_data"
Toggle mem[2].vs2_data_valid "logic mem[2].vs2_data_valid"
ANNOTATION: "pmtrdt always use vs2_data"
Toggle mem[1].vs2_data_valid "logic mem[1].vs2_data_valid"
ANNOTATION: "pmtrdt always use vs2_data"
Toggle mem[0].vs2_data_valid "logic mem[0].vs2_data_valid"
ANNOTATION: "pmtrdt always use vs2_data"
Toggle fifo_data[7].vs2_data_valid "logic fifo_data[7].vs2_data_valid"
ANNOTATION: "pmtrdt always use vs2_data"
Toggle fifo_data[6].vs2_data_valid "logic fifo_data[6].vs2_data_valid"
ANNOTATION: "pmtrdt always use vs2_data"
Toggle fifo_data[5].vs2_data_valid "logic fifo_data[5].vs2_data_valid"
ANNOTATION: "pmtrdt always use vs2_data"
Toggle fifo_data[4].vs2_data_valid "logic fifo_data[4].vs2_data_valid"
ANNOTATION: "pmtrdt always use vs2_data"
Toggle fifo_data[3].vs2_data_valid "logic fifo_data[3].vs2_data_valid"
ANNOTATION: "pmtrdt always use vs2_data"
Toggle fifo_data[2].vs2_data_valid "logic fifo_data[2].vs2_data_valid"
ANNOTATION: "pmtrdt always use vs2_data"
Toggle fifo_data[1].vs2_data_valid "logic fifo_data[1].vs2_data_valid"
ANNOTATION: "pmtrdt always use vs2_data"
Toggle fifo_data[0].vs2_data_valid "logic fifo_data[0].vs2_data_valid"

CHECKSUM: "3126538397 3313272632"
INSTANCE: rvv_backend_top.DUT.u_pmtrdt_rs
ANNOTATION: "vcs_gen_start:i=0:vcs_gen_end"
Condition 2 "3028140233" "(push_seq[genblk5.current_rptr_psh[0]] & (genblk5.current_rptr_psh[0] < M) & (((|pop)) | ((|push_seq)))) 1 -1" (2 "101")

CHECKSUM: "1112454279 1857034367"
INSTANCE: rvv_backend_top.DUT.u_rob
ANNOTATION: "vcs_gen_start:i=0:vcs_gen_end:uop only done when uop is valid"
Condition 132 "1997221168" "(uop_valid_rob2rt[0] & (uop_done[wind_uop_rptr[0]] | trap_flag[wind_uop_rptr[0]])) 1 -1" (1 "01")
ANNOTATION: "vcs_gen_start:i=3:vcs_gen_end:uop only done when uop is valid"
Condition 142 "2598158137" "(uop_valid_rob2rt[3] & uop_done[wind_uop_rptr[3]]) 1 -1" (1 "01")
ANNOTATION: "vcs_gen_start:i=2:vcs_gen_end:uop only done when uop is valid"
Condition 139 "356954986" "(uop_valid_rob2rt[2] & uop_done[wind_uop_rptr[2]]) 1 -1" (1 "01")
ANNOTATION: "vcs_gen_start:i=1:vcs_gen_end:uop only done when uop is valid"
Condition 136 "852704532" "(uop_valid_rob2rt[1] & uop_done[wind_uop_rptr[1]]) 1 -1" (1 "01")
ANNOTATION: "uop record trap only when uop is valid"
Condition 2 "2993166929" "(rd_rob2rt[0].trap_flag & rd_ready_rt2rob[0] & uop_retire_valid[0]) 1 -1" (3 "110")
ANNOTATION: "vcs_gen_start:i=2:vcs_gen_end:uops with trap_flag can only be retired when it is rt_uop[0]"
Condition 140 "1254123907" "(rd_ready_rt2rob[2] && uop_retire_valid[2] && rd_valid_rob2rt[(2 - 1)] && ((~trap_flag[(wind_uop_rptr[2] - 1'b1)]))) 1 -1" (4 "1110")
ANNOTATION: "vcs_gen_start:i=3:vcs_gen_end:uops with trap_flag can only be retired when it is rt_uop[0]"
Condition 143 "959074004" "(rd_ready_rt2rob[3] && uop_retire_valid[3] && rd_valid_rob2rt[(3 - 1)] && ((~trap_flag[(wind_uop_rptr[3] - 1'b1)]))) 1 -1" (4 "1110")

CHECKSUM: "1112454279 2712915609"
INSTANCE: rvv_backend_top.DUT.u_rob
ANNOTATION: "sew[2]==0 in zve32x"
Toggle rd_rob2rt[0].vector_csr.sew [2] "logic rd_rob2rt[0].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle uop_rob2rt[2].vector_csr.sew [2] "logic uop_rob2rt[2].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle uop_rob2rt[1].vector_csr.sew [2] "logic uop_rob2rt[1].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle uop_rob2rt[0].vector_csr.sew [2] "logic uop_rob2rt[0].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle uop_rob2dp[7].vector_csr.sew [2] "logic uop_rob2dp[7].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle uop_rob2dp[6].vector_csr.sew [2] "logic uop_rob2dp[6].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle uop_rob2dp[5].vector_csr.sew [2] "logic uop_rob2dp[5].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle uop_rob2dp[4].vector_csr.sew [2] "logic uop_rob2dp[4].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle uop_rob2dp[3].vector_csr.sew [2] "logic uop_rob2dp[3].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle uop_rob2dp[2].vector_csr.sew [2] "logic uop_rob2dp[2].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle uop_rob2rt[3].vector_csr.sew [2] "logic uop_rob2rt[3].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle uop_rob2dp[1].vector_csr.sew [2] "logic uop_rob2dp[1].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle uop_rob2dp[0].vector_csr.sew [2] "logic uop_rob2dp[0].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle uop_info[7].vector_csr.sew [2] "logic uop_info[7].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle uop_info[6].vector_csr.sew [2] "logic uop_info[6].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle uop_info[5].vector_csr.sew [2] "logic uop_info[5].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle uop_info[4].vector_csr.sew [2] "logic uop_info[4].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle uop_info[2].vector_csr.sew [2] "logic uop_info[2].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle uop_info[1].vector_csr.sew [2] "logic uop_info[1].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle uop_info[0].vector_csr.sew [2] "logic uop_info[0].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle uop_info[3].vector_csr.sew [2] "logic uop_info[3].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle uop_dp2rob[2].vector_csr.sew [2] "logic uop_dp2rob[2].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle uop_dp2rob[1].vector_csr.sew [2] "logic uop_dp2rob[1].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle uop_dp2rob[0].vector_csr.sew [2] "logic uop_dp2rob[0].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle rd_rob2rt[3].vector_csr.sew [2] "logic rd_rob2rt[3].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle rd_rob2rt[2].vector_csr.sew [2] "logic rd_rob2rt[2].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle rd_rob2rt[1].vector_csr.sew [2] "logic rd_rob2rt[1].vector_csr.sew[2:0]"
ANNOTATION: "div/lsu/pmtrdt will not generate vxsat"
Toggle wr_div2rob[0].vsaturate "logic wr_div2rob[0].vsaturate[15:0]"
ANNOTATION: "tied to 1"
Toggle wr_pmtrdt2rob[0].w_valid "logic wr_pmtrdt2rob[0].w_valid"
ANNOTATION: "div/lsu/pmtrdt will not generate vxsat"
Toggle wr_pmtrdt2rob[0].vsaturate "logic wr_pmtrdt2rob[0].vsaturate[15:0]"
ANNOTATION: "div/lsu/pmtrdt will not generate vxsat"
Toggle wr_lsu2rob[1].vsaturate "logic wr_lsu2rob[1].vsaturate[15:0]"
ANNOTATION: "div/lsu/pmtrdt will not generate vxsat"
Toggle wr_lsu2rob[0].vsaturate "logic wr_lsu2rob[0].vsaturate[15:0]"
CHECKSUM: "3126538397 1416770297"
INSTANCE: rvv_backend_top.DUT.u_rob.u_uop_info_fifo
ANNOTATION: "sew[2]==0 in zve32x"
Toggle datain[0].vector_csr.sew [2] "logic datain[0].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle mem[7].vector_csr.sew [2] "logic mem[7].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle mem[6].vector_csr.sew [2] "logic mem[6].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle mem[5].vector_csr.sew [2] "logic mem[5].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle mem[4].vector_csr.sew [2] "logic mem[4].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle mem[2].vector_csr.sew [2] "logic mem[2].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle mem[3].vector_csr.sew [2] "logic mem[3].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle mem[1].vector_csr.sew [2] "logic mem[1].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle mem[0].vector_csr.sew [2] "logic mem[0].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle fifo_data[7].vector_csr.sew [2] "logic fifo_data[7].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle fifo_data[6].vector_csr.sew [2] "logic fifo_data[6].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle fifo_data[5].vector_csr.sew [2] "logic fifo_data[5].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle fifo_data[4].vector_csr.sew [2] "logic fifo_data[4].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle fifo_data[3].vector_csr.sew [2] "logic fifo_data[3].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle fifo_data[2].vector_csr.sew [2] "logic fifo_data[2].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle fifo_data[1].vector_csr.sew [2] "logic fifo_data[1].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle fifo_data[0].vector_csr.sew [2] "logic fifo_data[0].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle dataout[3].vector_csr.sew [2] "logic dataout[3].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle dataout[2].vector_csr.sew [2] "logic dataout[2].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle dataout[1].vector_csr.sew [2] "logic dataout[1].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle dataout[0].vector_csr.sew [2] "logic dataout[0].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle datain_seq[2].vector_csr.sew [2] "logic datain_seq[2].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle datain_seq[1].vector_csr.sew [2] "logic datain_seq[1].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle datain_seq[0].vector_csr.sew [2] "logic datain_seq[0].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle datain[2].vector_csr.sew [2] "logic datain[2].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle 0to1 datain[1].vector_csr.sew [2] "logic datain[1].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle datain[1].vector_csr.sew [2] "logic datain[1].vector_csr.sew[2:0]"

CHECKSUM: "3345021061 2701748790"
INSTANCE: rvv_backend_top.DUT.u_pmtrdt.gen_pmtrdt_unit[0].u_pmtrdt_unit0
ANNOTATION: "cmp_res_en_offset = cmp_res_offset >> 2"
Toggle cmp_res_en_offset [6] "logic cmp_res_en_offset[6:0]"
ANNOTATION: "cmp_res_en_offset = cmp_res_offset >> 2"
Toggle cmp_res_en_offset [5] "logic cmp_res_en_offset[6:0]"
