# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/alu.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/clock.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/cpu_top.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module cpu_top
# -- Importing package pa_cpu
# 
# Top level modules:
# 	cpu_top
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/memory.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/microcode_sequencer.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module microcode_sequencer
# -- Importing package pa_microcode
# -- Importing package pa_cpu
# 
# Top level modules:
# 	microcode_sequencer
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/pa_cpu.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_cpu
# 
# Top level modules:
# 	--none--
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/pa_microcode.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_microcode
# 
# Top level modules:
# 	--none--
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Importing package pa_testbench
# 
# Top level modules:
# 	testbench
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/uart.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module uart
# -- Importing package pa_testbench
# 
# Top level modules:
# 	uart
# 
# 
# 11 compiles, 0 failed with no errors.
do C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/wave.do
# ** Error: Missing or invalid install path
# Executing ONERROR command at macro C:\Users\pcons\Desktop\SOL1_MiniComputer\systemverilog\wave.do line 2
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/alu.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/clock.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/cpu_top.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module cpu_top
# -- Importing package pa_cpu
# 
# Top level modules:
# 	cpu_top
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/memory.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/microcode_sequencer.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module microcode_sequencer
# -- Importing package pa_microcode
# -- Importing package pa_cpu
# 
# Top level modules:
# 	microcode_sequencer
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/pa_cpu.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_cpu
# 
# Top level modules:
# 	--none--
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/pa_microcode.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_microcode
# 
# Top level modules:
# 	--none--
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Importing package pa_testbench
# 
# Top level modules:
# 	testbench
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/uart.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module uart
# -- Importing package pa_testbench
# 
# Top level modules:
# 	uart
# 
# 
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.testbench
# vsim -voptargs="+acc" work.testbench 
# Start time: 23:13:14 on Dec 27,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
run -all
# OK.
# Loading microcode ROM: ../hardware/microcode/roms/rom0
# Loading microcode ROM: ../hardware/microcode/roms/rom1
# Loading microcode ROM: ../hardware/microcode/roms/rom2
# Loading microcode ROM: ../hardware/microcode/roms/rom3
# Loading microcode ROM: ../hardware/microcode/roms/rom4
# Loading microcode ROM: ../hardware/microcode/roms/rom5
# Loading microcode ROM: ../hardware/microcode/roms/rom6
# Loading microcode ROM: ../hardware/microcode/roms/rom7
# Loading microcode ROM: ../hardware/microcode/roms/rom8
# Loading microcode ROM: ../hardware/microcode/roms/rom9
# Loading microcode ROM: ../hardware/microcode/roms/rom10
# Loading microcode ROM: ../hardware/microcode/roms/rom11
# Loading microcode ROM: ../hardware/microcode/roms/rom12
# Loading microcode ROM: ../hardware/microcode/roms/rom13
# Loading microcode ROM: ../hardware/microcode/roms/rom14
# Loading disk image...
# OK.
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv(58)
#    Time: 15000200 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv line 58
do C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/wave.do
_add_menu main controls right SystemButtonFace black {Load Wave} {}
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# Warning: Invalid arguments '--force' to restart ignored.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/alu.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/clock.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/cpu_top.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module cpu_top
# -- Importing package pa_cpu
# 
# Top level modules:
# 	cpu_top
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/memory.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/microcode_sequencer.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module microcode_sequencer
# -- Importing package pa_microcode
# -- Importing package pa_cpu
# 
# Top level modules:
# 	microcode_sequencer
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/pa_cpu.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_cpu
# 
# Top level modules:
# 	--none--
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/pa_microcode.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_microcode
# 
# Top level modules:
# 	--none--
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Importing package pa_testbench
# 
# Top level modules:
# 	testbench
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/uart.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module uart
# -- Importing package pa_testbench
# 
# Top level modules:
# 	uart
# 
# 
# 11 compiles, 0 failed with no errors.
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module alu
# -- Compiling module clock
# -- Compiling module cpu_top
# -- Importing package pa_cpu
# -- Compiling module ide
# -- Importing package pa_testbench
# -- Compiling module memory
# -- Compiling module microcode_sequencer
# -- Importing package pa_microcode
# -- Compiling package pa_cpu
# -- Compiling package pa_microcode
# -- Compiling package pa_testbench
# -- Compiling module testbench
# -- Compiling module uart
# 
# Top level modules:
# 	testbench
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module alu
# -- Compiling module clock
# -- Compiling module cpu_top
# -- Importing package pa_cpu
# -- Compiling module ide
# -- Importing package pa_testbench
# -- Compiling module memory
# -- Compiling module microcode_sequencer
# -- Importing package pa_microcode
# -- Compiling package pa_cpu
# -- Compiling package pa_microcode
# -- Compiling package pa_testbench
# -- Compiling module testbench
# -- Compiling module uart
# 
# Top level modules:
# 	testbench
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module alu
# -- Compiling module clock
# -- Compiling module cpu_top
# -- Importing package pa_cpu
# -- Compiling module ide
# -- Importing package pa_testbench
# -- Compiling module memory
# -- Compiling module microcode_sequencer
# -- Importing package pa_microcode
# -- Compiling package pa_cpu
# -- Compiling package pa_microcode
# -- Compiling package pa_testbench
# -- Compiling module testbench
# -- Compiling module uart
# 
# Top level modules:
# 	testbench
vsim -voptargs=+acc work.testbench
# End time: 00:00:43 on Dec 28,2022, Elapsed time: 0:47:29
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.testbench 
# Start time: 00:00:43 on Dec 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# End time: 00:01:13 on Dec 28,2022, Elapsed time: 0:00:30
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.testbench 
# Start time: 00:01:13 on Dec 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
run -all
# OK.
# Loading microcode ROM: ../hardware/microcode/roms/rom0
# Loading microcode ROM: ../hardware/microcode/roms/rom1
# Loading microcode ROM: ../hardware/microcode/roms/rom2
# Loading microcode ROM: ../hardware/microcode/roms/rom3
# Loading microcode ROM: ../hardware/microcode/roms/rom4
# Loading microcode ROM: ../hardware/microcode/roms/rom5
# Loading microcode ROM: ../hardware/microcode/roms/rom6
# Loading microcode ROM: ../hardware/microcode/roms/rom7
# Loading microcode ROM: ../hardware/microcode/roms/rom8
# Loading microcode ROM: ../hardware/microcode/roms/rom9
# Loading microcode ROM: ../hardware/microcode/roms/rom10
# Loading microcode ROM: ../hardware/microcode/roms/rom11
# Loading microcode ROM: ../hardware/microcode/roms/rom12
# Loading microcode ROM: ../hardware/microcode/roms/rom13
# Loading microcode ROM: ../hardware/microcode/roms/rom14
# Loading disk image...
# OK.
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv(58)
#    Time: 15000200 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv line 58
# End time: 00:01:57 on Dec 28,2022, Elapsed time: 0:00:44
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.testbench 
# Start time: 00:01:57 on Dec 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# OK.
# Loading microcode ROM: ../hardware/microcode/roms/rom0
# Loading microcode ROM: ../hardware/microcode/roms/rom1
# Loading microcode ROM: ../hardware/microcode/roms/rom2
# Loading microcode ROM: ../hardware/microcode/roms/rom3
# Loading microcode ROM: ../hardware/microcode/roms/rom4
# Loading microcode ROM: ../hardware/microcode/roms/rom5
# Loading microcode ROM: ../hardware/microcode/roms/rom6
# Loading microcode ROM: ../hardware/microcode/roms/rom7
# Loading microcode ROM: ../hardware/microcode/roms/rom8
# Loading microcode ROM: ../hardware/microcode/roms/rom9
# Loading microcode ROM: ../hardware/microcode/roms/rom10
# Loading microcode ROM: ../hardware/microcode/roms/rom11
# Loading microcode ROM: ../hardware/microcode/roms/rom12
# Loading microcode ROM: ../hardware/microcode/roms/rom13
# Loading microcode ROM: ../hardware/microcode/roms/rom14
# Loading disk image...
# OK.
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv(58)
#    Time: 15000200 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv line 58
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# OK.
# Loading microcode ROM: ../hardware/microcode/roms/rom0
# Loading microcode ROM: ../hardware/microcode/roms/rom1
# Loading microcode ROM: ../hardware/microcode/roms/rom2
# Loading microcode ROM: ../hardware/microcode/roms/rom3
# Loading microcode ROM: ../hardware/microcode/roms/rom4
# Loading microcode ROM: ../hardware/microcode/roms/rom5
# Loading microcode ROM: ../hardware/microcode/roms/rom6
# Loading microcode ROM: ../hardware/microcode/roms/rom7
# Loading microcode ROM: ../hardware/microcode/roms/rom8
# Loading microcode ROM: ../hardware/microcode/roms/rom9
# Loading microcode ROM: ../hardware/microcode/roms/rom10
# Loading microcode ROM: ../hardware/microcode/roms/rom11
# Loading microcode ROM: ../hardware/microcode/roms/rom12
# Loading microcode ROM: ../hardware/microcode/roms/rom13
# Loading microcode ROM: ../hardware/microcode/roms/rom14
# Loading disk image...
# OK.
# Error: an error occured servicing binding <Alt-Key-s> - cmd is vsim -voptargs=+acc work.testbench
# run -all
# 
# running
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv(58)
#    Time: 15000200 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv line 58
# End time: 00:02:30 on Dec 28,2022, Elapsed time: 0:00:33
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.testbench 
# Start time: 00:02:30 on Dec 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# OK.
# Loading microcode ROM: ../hardware/microcode/roms/rom0
# Loading microcode ROM: ../hardware/microcode/roms/rom1
# Loading microcode ROM: ../hardware/microcode/roms/rom2
# Loading microcode ROM: ../hardware/microcode/roms/rom3
# Loading microcode ROM: ../hardware/microcode/roms/rom4
# Loading microcode ROM: ../hardware/microcode/roms/rom5
# Loading microcode ROM: ../hardware/microcode/roms/rom6
# Loading microcode ROM: ../hardware/microcode/roms/rom7
# Loading microcode ROM: ../hardware/microcode/roms/rom8
# Loading microcode ROM: ../hardware/microcode/roms/rom9
# Loading microcode ROM: ../hardware/microcode/roms/rom10
# Loading microcode ROM: ../hardware/microcode/roms/rom11
# Loading microcode ROM: ../hardware/microcode/roms/rom12
# Loading microcode ROM: ../hardware/microcode/roms/rom13
# Loading microcode ROM: ../hardware/microcode/roms/rom14
# Loading disk image...
# OK.
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv(58)
#    Time: 15000200 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv line 58
# End time: 00:02:44 on Dec 28,2022, Elapsed time: 0:00:14
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.testbench 
# Start time: 00:02:44 on Dec 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# OK.
# Loading microcode ROM: ../hardware/microcode/roms/rom0
# Loading microcode ROM: ../hardware/microcode/roms/rom1
# Loading microcode ROM: ../hardware/microcode/roms/rom2
# Loading microcode ROM: ../hardware/microcode/roms/rom3
# Loading microcode ROM: ../hardware/microcode/roms/rom4
# Loading microcode ROM: ../hardware/microcode/roms/rom5
# Loading microcode ROM: ../hardware/microcode/roms/rom6
# Loading microcode ROM: ../hardware/microcode/roms/rom7
# Loading microcode ROM: ../hardware/microcode/roms/rom8
# Loading microcode ROM: ../hardware/microcode/roms/rom9
# Loading microcode ROM: ../hardware/microcode/roms/rom10
# Loading microcode ROM: ../hardware/microcode/roms/rom11
# Loading microcode ROM: ../hardware/microcode/roms/rom12
# Loading microcode ROM: ../hardware/microcode/roms/rom13
# Loading microcode ROM: ../hardware/microcode/roms/rom14
# Loading disk image...
# OK.
# Error: an error occured servicing binding <Alt-Key-s> - cmd is do wave.do
# 
# vsim -voptargs=+acc work.testbench
# run -all
# 
# 
# running
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv(58)
#    Time: 15000200 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv line 58
# End time: 00:03:17 on Dec 28,2022, Elapsed time: 0:00:33
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.testbench 
# Start time: 00:03:17 on Dec 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# OK.
# Loading microcode ROM: ../hardware/microcode/roms/rom0
# Loading microcode ROM: ../hardware/microcode/roms/rom1
# Loading microcode ROM: ../hardware/microcode/roms/rom2
# Loading microcode ROM: ../hardware/microcode/roms/rom3
# Loading microcode ROM: ../hardware/microcode/roms/rom4
# Loading microcode ROM: ../hardware/microcode/roms/rom5
# Loading microcode ROM: ../hardware/microcode/roms/rom6
# Loading microcode ROM: ../hardware/microcode/roms/rom7
# Loading microcode ROM: ../hardware/microcode/roms/rom8
# Loading microcode ROM: ../hardware/microcode/roms/rom9
# Loading microcode ROM: ../hardware/microcode/roms/rom10
# Loading microcode ROM: ../hardware/microcode/roms/rom11
# Loading microcode ROM: ../hardware/microcode/roms/rom12
# Loading microcode ROM: ../hardware/microcode/roms/rom13
# Loading microcode ROM: ../hardware/microcode/roms/rom14
# Loading disk image...
# OK.
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv(58)
#    Time: 15000200 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv line 58
# End time: 00:03:27 on Dec 28,2022, Elapsed time: 0:00:10
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.testbench 
# Start time: 00:03:27 on Dec 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# OK.
# Loading microcode ROM: ../hardware/microcode/roms/rom0
# Loading microcode ROM: ../hardware/microcode/roms/rom1
# Loading microcode ROM: ../hardware/microcode/roms/rom2
# Loading microcode ROM: ../hardware/microcode/roms/rom3
# Loading microcode ROM: ../hardware/microcode/roms/rom4
# Loading microcode ROM: ../hardware/microcode/roms/rom5
# Loading microcode ROM: ../hardware/microcode/roms/rom6
# Loading microcode ROM: ../hardware/microcode/roms/rom7
# Loading microcode ROM: ../hardware/microcode/roms/rom8
# Loading microcode ROM: ../hardware/microcode/roms/rom9
# Loading microcode ROM: ../hardware/microcode/roms/rom10
# Loading microcode ROM: ../hardware/microcode/roms/rom11
# Loading microcode ROM: ../hardware/microcode/roms/rom12
# Loading microcode ROM: ../hardware/microcode/roms/rom13
# Loading microcode ROM: ../hardware/microcode/roms/rom14
# Loading disk image...
# OK.
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv(58)
#    Time: 15000200 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv line 58
# End time: 00:03:50 on Dec 28,2022, Elapsed time: 0:00:23
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.testbench 
# Start time: 00:03:50 on Dec 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# OK.
# Loading microcode ROM: ../hardware/microcode/roms/rom0
# Loading microcode ROM: ../hardware/microcode/roms/rom1
# Loading microcode ROM: ../hardware/microcode/roms/rom2
# Loading microcode ROM: ../hardware/microcode/roms/rom3
# Loading microcode ROM: ../hardware/microcode/roms/rom4
# Loading microcode ROM: ../hardware/microcode/roms/rom5
# Loading microcode ROM: ../hardware/microcode/roms/rom6
# Loading microcode ROM: ../hardware/microcode/roms/rom7
# Loading microcode ROM: ../hardware/microcode/roms/rom8
# Loading microcode ROM: ../hardware/microcode/roms/rom9
# Loading microcode ROM: ../hardware/microcode/roms/rom10
# Loading microcode ROM: ../hardware/microcode/roms/rom11
# Loading microcode ROM: ../hardware/microcode/roms/rom12
# Loading microcode ROM: ../hardware/microcode/roms/rom13
# Loading microcode ROM: ../hardware/microcode/roms/rom14
# Loading disk image...
# OK.
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv(58)
#    Time: 15000200 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv line 58
# End time: 00:04:22 on Dec 28,2022, Elapsed time: 0:00:32
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.testbench 
# Start time: 00:04:22 on Dec 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# OK.
# Loading microcode ROM: ../hardware/microcode/roms/rom0
# Loading microcode ROM: ../hardware/microcode/roms/rom1
# Loading microcode ROM: ../hardware/microcode/roms/rom2
# Loading microcode ROM: ../hardware/microcode/roms/rom3
# Loading microcode ROM: ../hardware/microcode/roms/rom4
# Loading microcode ROM: ../hardware/microcode/roms/rom5
# Loading microcode ROM: ../hardware/microcode/roms/rom6
# Loading microcode ROM: ../hardware/microcode/roms/rom7
# Loading microcode ROM: ../hardware/microcode/roms/rom8
# Loading microcode ROM: ../hardware/microcode/roms/rom9
# Loading microcode ROM: ../hardware/microcode/roms/rom10
# Loading microcode ROM: ../hardware/microcode/roms/rom11
# Loading microcode ROM: ../hardware/microcode/roms/rom12
# Loading microcode ROM: ../hardware/microcode/roms/rom13
# Loading microcode ROM: ../hardware/microcode/roms/rom14
# Loading disk image...
# OK.
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv(58)
#    Time: 15000200 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv line 58
# End time: 00:09:52 on Dec 28,2022, Elapsed time: 0:05:30
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.testbench 
# Start time: 00:09:52 on Dec 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# OK.
# Loading microcode ROM: ../hardware/microcode/roms/rom0
# Loading microcode ROM: ../hardware/microcode/roms/rom1
# Loading microcode ROM: ../hardware/microcode/roms/rom2
# Loading microcode ROM: ../hardware/microcode/roms/rom3
# Loading microcode ROM: ../hardware/microcode/roms/rom4
# Loading microcode ROM: ../hardware/microcode/roms/rom5
# Loading microcode ROM: ../hardware/microcode/roms/rom6
# Loading microcode ROM: ../hardware/microcode/roms/rom7
# Loading microcode ROM: ../hardware/microcode/roms/rom8
# Loading microcode ROM: ../hardware/microcode/roms/rom9
# Loading microcode ROM: ../hardware/microcode/roms/rom10
# Loading microcode ROM: ../hardware/microcode/roms/rom11
# Loading microcode ROM: ../hardware/microcode/roms/rom12
# Loading microcode ROM: ../hardware/microcode/roms/rom13
# Loading microcode ROM: ../hardware/microcode/roms/rom14
# Loading disk image...
# OK.
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv(58)
#    Time: 15000200 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv line 58
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# OK.
# Loading microcode ROM: ../hardware/microcode/roms/rom0
# Loading microcode ROM: ../hardware/microcode/roms/rom1
# Loading microcode ROM: ../hardware/microcode/roms/rom2
# Loading microcode ROM: ../hardware/microcode/roms/rom3
# Loading microcode ROM: ../hardware/microcode/roms/rom4
# Loading microcode ROM: ../hardware/microcode/roms/rom5
# Loading microcode ROM: ../hardware/microcode/roms/rom6
# Loading microcode ROM: ../hardware/microcode/roms/rom7
# Loading microcode ROM: ../hardware/microcode/roms/rom8
# Loading microcode ROM: ../hardware/microcode/roms/rom9
# Loading microcode ROM: ../hardware/microcode/roms/rom10
# Loading microcode ROM: ../hardware/microcode/roms/rom11
# Loading microcode ROM: ../hardware/microcode/roms/rom12
# Loading microcode ROM: ../hardware/microcode/roms/rom13
# Loading microcode ROM: ../hardware/microcode/roms/rom14
# Loading disk image...
# OK.
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv(58)
#    Time: 15000200 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv line 58
# A bookmark named "bookmark0" has been added for window "Wave"
# Bookmarks will be automatically saved and restored
# A bookmark named "bookmark1" has been added for window "Wave"
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module alu
# -- Compiling module clock
# -- Compiling module cpu_top
# -- Importing package pa_cpu
# -- Compiling module ide
# -- Importing package pa_testbench
# -- Compiling module memory
# -- Compiling module microcode_sequencer
# -- Importing package pa_microcode
# -- Compiling package pa_cpu
# -- Compiling package pa_microcode
# -- Compiling package pa_testbench
# -- Compiling module testbench
# -- Compiling module uart
# 
# Top level modules:
# 	testbench
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "ide(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# OK.
# Loading microcode ROM: ../hardware/microcode/roms/rom0
# Loading microcode ROM: ../hardware/microcode/roms/rom1
# Loading microcode ROM: ../hardware/microcode/roms/rom2
# Loading microcode ROM: ../hardware/microcode/roms/rom3
# Loading microcode ROM: ../hardware/microcode/roms/rom4
# Loading microcode ROM: ../hardware/microcode/roms/rom5
# Loading microcode ROM: ../hardware/microcode/roms/rom6
# Loading microcode ROM: ../hardware/microcode/roms/rom7
# Loading microcode ROM: ../hardware/microcode/roms/rom8
# Loading microcode ROM: ../hardware/microcode/roms/rom9
# Loading microcode ROM: ../hardware/microcode/roms/rom10
# Loading microcode ROM: ../hardware/microcode/roms/rom11
# Loading microcode ROM: ../hardware/microcode/roms/rom12
# Loading microcode ROM: ../hardware/microcode/roms/rom13
# Loading microcode ROM: ../hardware/microcode/roms/rom14
# Loading disk image...
# OK.
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv(58)
#    Time: 15000200 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv line 58
