Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 10:21:55 2020
| Host         : DESKTOP-1U76CUD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file color_timing_summary_routed.rpt -pb color_timing_summary_routed.pb -rpx color_timing_summary_routed.rpx -warn_on_violation
| Design       : color
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 22 register/latch pins with no clock driven by root clock pin: Rgb0/Clk_Division0/inst/Clk_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Rgb0/RGB_LED_Task0/inst/Clk_Division0/Clk_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Rgb0/RGB_LED_Task0/inst/Clk_Division1/Clk_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Rgb0/RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Rgb0/RGB_LED_Task0/inst/Clk_Division1/flag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 524 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.474     -338.136                     32                 2003        0.032        0.000                      0                 2003       -0.155       -0.155                       1                  1272  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                        ------------         ----------      --------------
MIPI_Trans_Driver/camera_clock/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                         {0.000 5.000}        10.000          100.000         
    CLKFBIN                                  {0.000 5.000}        10.000          100.000         
    Mini_HDMI_Driver/U0/SerialClk            {0.000 1.000}        2.000           500.000         
    PixelClkIO                               {0.000 5.000}        10.000          100.000         
    SerialClkIO                              {0.000 1.000}        2.000           500.000         
  clkfbout_clk_wiz_1                         {0.000 5.000}        10.000          100.000         
dphy_hs_clock_p                              {0.000 2.380}        4.761           210.040         
  pclk                                       {0.000 9.522}        19.044          52.510          
i_clk                                        {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                         {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0                         {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0                         {0.000 5.000}        10.000          100.000         
sys_clk_pin                                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1                       {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0_1                       {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0_1                       {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MIPI_Trans_Driver/camera_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                               4.047        0.000                      0                  665        0.078        0.000                      0                  665        3.000        0.000                       0                   420  
    CLKFBIN                                                                                                                                                                                    8.751        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                                 7.845        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                               -0.155       -0.155                       1                    10  
  clkfbout_clk_wiz_1                                                                                                                                                                           7.845        0.000                       0                     3  
dphy_hs_clock_p                                                                                                                                                                                2.606        0.000                       0                     9  
  pclk                                             7.740        0.000                      0                  469        0.032        0.000                      0                  469        9.022        0.000                       0                   284  
i_clk                                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                             -19.474     -338.136                     32                  550        0.132        0.000                      0                  550        4.500        0.000                       0                   419  
  clk_out2_clk_wiz_0                               0.806        0.000                      0                  237        0.132        0.000                      0                  237        0.264        0.000                       0                   110  
  clkfbout_clk_wiz_0                                                                                                                                                                           7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                           -19.473     -338.109                     32                  550        0.132        0.000                      0                  550        4.500        0.000                       0                   419  
  clk_out2_clk_wiz_0_1                             0.807        0.000                      0                  237        0.132        0.000                      0                  237        0.264        0.000                       0                   110  
  clkfbout_clk_wiz_0_1                                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1    PixelClkIO                  3.779        0.000                      0                   38        0.178        0.000                      0                   38  
clk_out1_clk_wiz_1    clk_out1_clk_wiz_0          1.589        0.000                      0                   40        1.437        0.000                      0                   40  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        -19.474     -338.136                     32                  550        0.058        0.000                      0                  550  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          0.806        0.000                      0                  237        0.065        0.000                      0                  237  
clk_out1_clk_wiz_1    clk_out1_clk_wiz_0_1        1.590        0.000                      0                   40        1.438        0.000                      0                   40  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      -19.474     -338.136                     32                  550        0.058        0.000                      0                  550  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        0.806        0.000                      0                  237        0.065        0.000                      0                  237  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_1  clk_out1_clk_wiz_1        8.401        0.000                      0                    4        0.433        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MIPI_Trans_Driver/camera_clock/inst/clk_in1
  To Clock:  MIPI_Trans_Driver/camera_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MIPI_Trans_Driver/camera_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.047ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line2_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 1.824ns (30.869%)  route 4.085ns (69.131%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.689     1.689    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X34Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line2_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518     2.207 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line2_reg[2][6]/Q
                         net (fo=4, routed)           0.874     3.081    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line2_reg[2]_5[6]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.124     3.205 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry__0_i_9/O
                         net (fo=2, routed)           0.423     3.629    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry__0_i_9_n_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I0_O)        0.124     3.753 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry__0_i_1/O
                         net (fo=2, routed)           0.811     4.564    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry__0_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.949 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.949    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.171 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry__1/O[0]
                         net (fo=2, routed)           1.104     6.275    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry__1_n_7
    SLICE_X36Y20         LUT6 (Prop_lut6_I1_O)        0.299     6.574 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r[8]_i_2/O
                         net (fo=1, routed)           0.872     7.446    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r[8]_i_2_n_0
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.152     7.598 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r[8]_i_1/O
                         net (fo=1, routed)           0.000     7.598    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r[8]_i_1_n_0
    SLICE_X37Y20         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.569    11.569    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X37Y20         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r_reg[8]/C
                         clock pessimism              0.075    11.644    
                         clock uncertainty           -0.074    11.570    
    SLICE_X37Y20         FDRE (Setup_fdre_C_D)        0.075    11.645    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r_reg[8]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                  4.047    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line2_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 1.789ns (33.346%)  route 3.576ns (66.654%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.689     1.689    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X34Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line2_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518     2.207 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line2_reg[2][6]/Q
                         net (fo=4, routed)           0.874     3.081    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line2_reg[2]_5[6]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.124     3.205 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry__0_i_9/O
                         net (fo=2, routed)           0.423     3.629    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry__0_i_9_n_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I0_O)        0.124     3.753 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry__0_i_1/O
                         net (fo=2, routed)           0.811     4.564    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry__0_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.949 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.949    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.106 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry__1/CO[1]
                         net (fo=2, routed)           0.829     5.935    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry__1_n_2
    SLICE_X35Y18         LUT6 (Prop_lut6_I3_O)        0.329     6.264 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b[9]_i_3/O
                         net (fo=1, routed)           0.638     6.902    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b[9]_i_3_n_0
    SLICE_X35Y19         LUT3 (Prop_lut3_I2_O)        0.152     7.054 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b[9]_i_1/O
                         net (fo=1, routed)           0.000     7.054    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b[9]_i_1_n_0
    SLICE_X35Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.568    11.568    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X35Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b_reg[9]/C
                         clock pessimism              0.089    11.657    
                         clock uncertainty           -0.074    11.583    
    SLICE_X35Y19         FDRE (Setup_fdre_C_D)        0.075    11.658    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b_reg[9]
  -------------------------------------------------------------------
                         required time                         11.658    
                         arrival time                          -7.054    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line1_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 1.690ns (31.915%)  route 3.605ns (68.085%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.689     1.689    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X32Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line1_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.419     2.108 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line1_reg[0][4]/Q
                         net (fo=6, routed)           0.958     3.066    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line1_reg[0]_1[4]
    SLICE_X39Y17         LUT3 (Prop_lut3_I1_O)        0.299     3.365 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g0__2_carry__0_i_11/O
                         net (fo=2, routed)           1.044     4.409    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g0__2_carry__0_i_11_n_0
    SLICE_X39Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.533 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g0__2_carry__0_i_3/O
                         net (fo=2, routed)           0.648     5.181    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g0__2_carry__0_i_3_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     5.728 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g0__2_carry__0/O[2]
                         net (fo=1, routed)           0.956     6.684    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g0[6]
    SLICE_X39Y19         LUT3 (Prop_lut3_I2_O)        0.301     6.985 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g[6]_i_1/O
                         net (fo=1, routed)           0.000     6.985    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/p_1_in[6]
    SLICE_X39Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.569    11.569    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X39Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g_reg[6]/C
                         clock pessimism              0.075    11.644    
                         clock uncertainty           -0.074    11.570    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.031    11.601    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g_reg[6]
  -------------------------------------------------------------------
                         required time                         11.601    
                         arrival time                          -6.985    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line0_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 2.015ns (38.236%)  route 3.255ns (61.764%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.693     1.693    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X32Y14         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line0_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456     2.149 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line0_reg[0][1]/Q
                         net (fo=3, routed)           0.969     3.119    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line0_reg[0]_3[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.124     3.243 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry_i_3/O
                         net (fo=2, routed)           0.812     4.054    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry_i_3_n_0
    SLICE_X33Y15         LUT4 (Prop_lut4_I0_O)        0.124     4.178 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry_i_6/O
                         net (fo=1, routed)           0.000     4.178    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry_i_6_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.728 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.728    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.062 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry__0/O[1]
                         net (fo=2, routed)           0.818     5.880    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry__0_n_6
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.303     6.183 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b[5]_i_2/O
                         net (fo=1, routed)           0.656     6.839    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b[5]_i_2_n_0
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.124     6.963 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b[5]_i_1/O
                         net (fo=1, routed)           0.000     6.963    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b[5]_i_1_n_0
    SLICE_X37Y20         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.569    11.569    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X37Y20         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b_reg[5]/C
                         clock pessimism              0.075    11.644    
                         clock uncertainty           -0.074    11.570    
    SLICE_X37Y20         FDRE (Setup_fdre_C_D)        0.029    11.599    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b_reg[5]
  -------------------------------------------------------------------
                         required time                         11.599    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line1_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 1.904ns (35.587%)  route 3.446ns (64.413%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.689     1.689    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X32Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line1_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.419     2.108 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line1_reg[0][4]/Q
                         net (fo=6, routed)           0.958     3.066    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line1_reg[0]_1[4]
    SLICE_X39Y17         LUT3 (Prop_lut3_I1_O)        0.299     3.365 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g0__2_carry__0_i_11/O
                         net (fo=2, routed)           1.044     4.409    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g0__2_carry__0_i_11_n_0
    SLICE_X39Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.533 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g0__2_carry__0_i_3/O
                         net (fo=2, routed)           0.648     5.181    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g0__2_carry__0_i_3_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.701 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g0__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.701    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g0__2_carry__0_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.920 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g0__2_carry__1/O[0]
                         net (fo=1, routed)           0.797     6.717    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g0[8]
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.323     7.040 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g[8]_i_1/O
                         net (fo=1, routed)           0.000     7.040    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/p_1_in[8]
    SLICE_X38Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.569    11.569    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X38Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g_reg[8]/C
                         clock pessimism              0.075    11.644    
                         clock uncertainty           -0.074    11.570    
    SLICE_X38Y19         FDRE (Setup_fdre_C_D)        0.118    11.688    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g_reg[8]
  -------------------------------------------------------------------
                         required time                         11.688    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line0_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 2.015ns (38.607%)  route 3.204ns (61.393%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.693     1.693    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X32Y14         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line0_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456     2.149 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line0_reg[0][1]/Q
                         net (fo=3, routed)           0.969     3.119    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line0_reg[0]_3[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.124     3.243 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry_i_3/O
                         net (fo=2, routed)           0.812     4.054    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry_i_3_n_0
    SLICE_X33Y15         LUT4 (Prop_lut4_I0_O)        0.124     4.178 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry_i_6/O
                         net (fo=1, routed)           0.000     4.178    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry_i_6_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.728 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.728    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.062 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry__0/O[1]
                         net (fo=2, routed)           0.939     6.002    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry__0_n_6
    SLICE_X36Y20         LUT6 (Prop_lut6_I1_O)        0.303     6.305 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r[5]_i_2/O
                         net (fo=1, routed)           0.484     6.789    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r[5]_i_2_n_0
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.124     6.913 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r[5]_i_1/O
                         net (fo=1, routed)           0.000     6.913    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r[5]_i_1_n_0
    SLICE_X36Y20         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.569    11.569    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X36Y20         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r_reg[5]/C
                         clock pessimism              0.075    11.644    
                         clock uncertainty           -0.074    11.570    
    SLICE_X36Y20         FDRE (Setup_fdre_C_D)        0.029    11.599    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         11.599    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line2_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 1.796ns (34.493%)  route 3.411ns (65.507%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.689     1.689    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X34Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line2_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518     2.207 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line2_reg[2][6]/Q
                         net (fo=4, routed)           0.874     3.081    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line2_reg[2]_5[6]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.124     3.205 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry__0_i_9/O
                         net (fo=2, routed)           0.423     3.629    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry__0_i_9_n_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I0_O)        0.124     3.753 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry__0_i_1/O
                         net (fo=2, routed)           0.811     4.564    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry__0_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.949 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.949    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.171 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry__1/O[0]
                         net (fo=2, routed)           0.487     5.658    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry__1_n_7
    SLICE_X36Y19         LUT6 (Prop_lut6_I3_O)        0.299     5.957 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b[8]_i_2/O
                         net (fo=1, routed)           0.816     6.772    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b[8]_i_2_n_0
    SLICE_X35Y19         LUT3 (Prop_lut3_I2_O)        0.124     6.896 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b[8]_i_1/O
                         net (fo=1, routed)           0.000     6.896    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b[8]_i_1_n_0
    SLICE_X35Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.568    11.568    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X35Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b_reg[8]/C
                         clock pessimism              0.089    11.657    
                         clock uncertainty           -0.074    11.583    
    SLICE_X35Y19         FDRE (Setup_fdre_C_D)        0.031    11.614    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b_reg[8]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line1_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 1.787ns (34.118%)  route 3.451ns (65.882%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.689     1.689    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X32Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line1_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.419     2.108 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line1_reg[0][4]/Q
                         net (fo=6, routed)           0.958     3.066    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line1_reg[0]_1[4]
    SLICE_X39Y17         LUT3 (Prop_lut3_I1_O)        0.299     3.365 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g0__2_carry__0_i_11/O
                         net (fo=2, routed)           1.044     4.409    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g0__2_carry__0_i_11_n_0
    SLICE_X39Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.533 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g0__2_carry__0_i_3/O
                         net (fo=2, routed)           0.648     5.181    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g0__2_carry__0_i_3_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     5.791 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g0__2_carry__0/O[3]
                         net (fo=1, routed)           0.801     6.592    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g0[7]
    SLICE_X39Y19         LUT3 (Prop_lut3_I2_O)        0.335     6.927 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g[7]_i_1/O
                         net (fo=1, routed)           0.000     6.927    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/p_1_in[7]
    SLICE_X39Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.569    11.569    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X39Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g_reg[7]/C
                         clock pessimism              0.075    11.644    
                         clock uncertainty           -0.074    11.570    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.075    11.645    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g_reg[7]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line0_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 1.710ns (33.003%)  route 3.471ns (66.997%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.693     1.693    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X32Y14         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line0_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456     2.149 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line0_reg[0][1]/Q
                         net (fo=3, routed)           0.969     3.119    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line0_reg[0]_3[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.124     3.243 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry_i_3/O
                         net (fo=2, routed)           0.812     4.054    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry_i_3_n_0
    SLICE_X33Y15         LUT4 (Prop_lut4_I0_O)        0.124     4.178 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry_i_6/O
                         net (fo=1, routed)           0.000     4.178    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry_i_6_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.758 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry/O[2]
                         net (fo=2, routed)           0.869     5.627    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry_n_5
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.302     5.929 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b[2]_i_2/O
                         net (fo=1, routed)           0.821     6.751    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b[2]_i_2_n_0
    SLICE_X36Y19         LUT3 (Prop_lut3_I2_O)        0.124     6.875 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b[2]_i_1/O
                         net (fo=1, routed)           0.000     6.875    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b[2]_i_1_n_0
    SLICE_X36Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.569    11.569    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X36Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b_reg[2]/C
                         clock pessimism              0.075    11.644    
                         clock uncertainty           -0.074    11.570    
    SLICE_X36Y19         FDRE (Setup_fdre_C_D)        0.029    11.599    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_b_reg[2]
  -------------------------------------------------------------------
                         required time                         11.599    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line2_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 1.785ns (33.774%)  route 3.500ns (66.226%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.689     1.689    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X34Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line2_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518     2.207 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line2_reg[2][6]/Q
                         net (fo=4, routed)           0.874     3.081    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line2_reg[2]_5[6]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.124     3.205 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry__0_i_9/O
                         net (fo=2, routed)           0.423     3.629    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry__0_i_9_n_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I0_O)        0.124     3.753 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry__0_i_1/O
                         net (fo=2, routed)           0.811     4.564    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i___2_carry__0_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.949 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.949    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.106 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry__1/CO[1]
                         net (fo=2, routed)           0.662     5.768    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r0_inferred__1/i___2_carry__1_n_2
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.329     6.097 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r[9]_i_3/O
                         net (fo=1, routed)           0.729     6.827    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r[9]_i_3_n_0
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.148     6.975 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r[9]_i_1/O
                         net (fo=1, routed)           0.000     6.975    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r[9]_i_1_n_0
    SLICE_X34Y18         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.569    11.569    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X34Y18         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r_reg[9]/C
                         clock pessimism              0.089    11.658    
                         clock uncertainty           -0.074    11.584    
    SLICE_X34Y18         FDRE (Setup_fdre_C_D)        0.118    11.702    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_r_reg[9]
  -------------------------------------------------------------------
                         required time                         11.702    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                  4.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.404%)  route 0.175ns (51.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.564     0.564    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X28Y11         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[7]/Q
                         net (fo=2, routed)           0.175     0.902    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X0Y5          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.875     0.875    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y5          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.641    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.824    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/flg_neg_vde_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/state_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.589     0.589    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X35Y13         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/flg_neg_vde_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     0.730 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/flg_neg_vde_reg[2]/Q
                         net (fo=2, routed)           0.065     0.795    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/p_0_in_1
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.840 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/state_current[1]_i_1/O
                         net (fo=1, routed)           0.000     0.840    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/state_current[1]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/state_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.858     0.858    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X34Y13         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/state_current_reg[1]/C
                         clock pessimism             -0.256     0.602    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.121     0.723    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/state_current_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.568     0.568    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X3Y38          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     0.709 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.764    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X3Y38          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.837     0.837    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X3Y38          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.568    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.075     0.643    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.418%)  route 0.223ns (57.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.564     0.564    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X28Y11         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[4]/Q
                         net (fo=2, routed)           0.223     0.950    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X0Y5          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.875     0.875    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y5          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.641    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.824    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.637%)  route 0.230ns (58.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.564     0.564    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X28Y11         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[6]/Q
                         net (fo=2, routed)           0.230     0.957    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X0Y5          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.875     0.875    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y5          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.641    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.824    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.090%)  route 0.235ns (58.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.563     0.563    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X28Y12         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[9]/Q
                         net (fo=2, routed)           0.235     0.962    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X0Y5          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.875     0.875    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y5          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.641    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.824    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.583     0.583    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X33Y28         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.058     0.782    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.045     0.827 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.827    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0_n_0
    SLICE_X32Y28         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.851     0.851    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X32Y28         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X32Y28         FDSE (Hold_fdse_C_D)         0.092     0.688    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.589     0.589    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y34         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.164     0.753 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.808    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y34         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.858     0.858    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y34         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.589    
    SLICE_X38Y34         FDPE (Hold_fdpe_C_D)         0.060     0.649    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X2Y35          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDPE (Prop_fdpe_C_Q)         0.164     0.730 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.785    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X2Y35          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.834     0.834    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X2Y35          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.268     0.566    
    SLICE_X2Y35          FDPE (Hold_fdpe_C_D)         0.060     0.626    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[22]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.318%)  route 0.145ns (50.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.587     0.587    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X35Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[6]/Q
                         net (fo=4, routed)           0.145     0.872    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i[6]
    SLICE_X34Y16         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[22]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.856     0.856    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X34Y16         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[22]_srl2/CLK
                         clock pessimism             -0.254     0.602    
    SLICE_X34Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.711    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[22]_srl2
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5      MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[16]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[17]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[18]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[19]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[20]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[21]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[22]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[23]_srl2/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y12     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/flg_pos_vde_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y12     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/flg_pos_vde_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y18     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hsync_delay_reg[5]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y18     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hsync_delay_reg[5]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[16]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[16]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[17]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[17]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y26    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y25    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y32    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y31    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y30    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y29    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y28    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y27    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y2   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y26    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y25    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y32    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y31    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y30    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y29    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y28    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y27    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.000       0.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.000       158.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    MIPI_Trans_Driver/camera_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dphy_hs_clock_p
  To Clock:  dphy_hs_clock_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_hs_clock_p
Waveform(ns):       { 0.000 2.380 }
Period(ns):         4.761
Sources:            { i_clk_rx_data_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y6  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I0
Min Period  n/a     BUFGCTRL/I1     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y6  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I1
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     BUFMRCE/I       n/a            1.666         4.761       3.095      BUFMRCE_X0Y1   MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/I
Min Period  n/a     BUFIO/I         n/a            1.666         4.761       3.095      BUFIO_X0Y1     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFIO_inst/I
Min Period  n/a     BUFR/I          n/a            1.666         4.761       3.095      BUFR_X0Y1      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        7.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.616ns  (logic 0.459ns (28.408%)  route 1.157ns (71.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/Q
                         net (fo=1, routed)           1.157    22.443    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[13]
    SLICE_X1Y8           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.518    29.108    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y8           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/C
                         clock pessimism              1.215    30.323    
                         clock uncertainty           -0.035    30.288    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)       -0.105    30.183    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.183    
                         arrival time                         -22.443    
  -------------------------------------------------------------------
                         slack                                  7.740    

Slack (MET) :             7.939ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.413ns  (logic 0.459ns (32.487%)  route 0.954ns (67.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[14]/Q
                         net (fo=1, routed)           0.954    22.240    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[14]
    SLICE_X1Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.518    29.108    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/C
                         clock pessimism              1.215    30.323    
                         clock uncertainty           -0.035    30.288    
    SLICE_X1Y7           FDRE (Setup_fdre_C_D)       -0.109    30.179    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]
  -------------------------------------------------------------------
                         required time                         30.179    
                         arrival time                         -22.240    
  -------------------------------------------------------------------
                         slack                                  7.939    

Slack (MET) :             7.944ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.416ns  (logic 0.459ns (32.413%)  route 0.957ns (67.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[15]/Q
                         net (fo=1, routed)           0.957    22.243    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[15]
    SLICE_X1Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.518    29.108    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/C
                         clock pessimism              1.215    30.323    
                         clock uncertainty           -0.035    30.288    
    SLICE_X1Y7           FDRE (Setup_fdre_C_D)       -0.101    30.187    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                         30.187    
                         arrival time                         -22.243    
  -------------------------------------------------------------------
                         slack                                  7.944    

Slack (MET) :             8.088ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.272ns  (logic 0.459ns (36.073%)  route 0.813ns (63.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[11]/Q
                         net (fo=1, routed)           0.813    22.099    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[11]
    SLICE_X1Y6           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.519    29.109    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y6           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.101    30.188    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]
  -------------------------------------------------------------------
                         required time                         30.188    
                         arrival time                         -22.099    
  -------------------------------------------------------------------
                         slack                                  8.088    

Slack (MET) :             8.117ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.240ns  (logic 0.459ns (37.019%)  route 0.781ns (62.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[8]/Q
                         net (fo=1, routed)           0.781    22.067    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[8]
    SLICE_X1Y6           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.519    29.109    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y6           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.105    30.184    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]
  -------------------------------------------------------------------
                         required time                         30.184    
                         arrival time                         -22.067    
  -------------------------------------------------------------------
                         slack                                  8.117    

Slack (MET) :             8.121ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.236ns  (logic 0.459ns (37.128%)  route 0.777ns (62.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/Q
                         net (fo=1, routed)           0.777    22.063    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[10]
    SLICE_X1Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.518    29.108    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/C
                         clock pessimism              1.215    30.323    
                         clock uncertainty           -0.035    30.288    
    SLICE_X1Y7           FDRE (Setup_fdre_C_D)       -0.103    30.184    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.185    
                         arrival time                         -22.063    
  -------------------------------------------------------------------
                         slack                                  8.121    

Slack (MET) :             8.158ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.209ns  (logic 0.459ns (37.977%)  route 0.750ns (62.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.057ns = ( 29.101 - 19.044 ) 
    Source Clock Delay      (SCD):    11.297ns = ( 20.819 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.631    20.819    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.459    21.278 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[0]/Q
                         net (fo=1, routed)           0.750    22.027    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[0]
    SLICE_X0Y17          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.511    29.101    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
                         clock pessimism              1.215    30.316    
                         clock uncertainty           -0.035    30.281    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.095    30.186    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]
  -------------------------------------------------------------------
                         required time                         30.186    
                         arrival time                         -22.027    
  -------------------------------------------------------------------
                         slack                                  8.158    

Slack (MET) :             8.184ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.173ns  (logic 0.459ns (39.120%)  route 0.714ns (60.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[12]/Q
                         net (fo=1, routed)           0.714    22.000    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[12]
    SLICE_X1Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.518    29.108    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/C
                         clock pessimism              1.215    30.323    
                         clock uncertainty           -0.035    30.288    
    SLICE_X1Y7           FDRE (Setup_fdre_C_D)       -0.103    30.184    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]
  -------------------------------------------------------------------
                         required time                         30.185    
                         arrival time                         -22.000    
  -------------------------------------------------------------------
                         slack                                  8.184    

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.105ns  (logic 0.459ns (41.529%)  route 0.646ns (58.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[9]/Q
                         net (fo=1, routed)           0.646    21.932    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[9]
    SLICE_X1Y6           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.519    29.109    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y6           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.108    30.181    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                         30.181    
                         arrival time                         -21.932    
  -------------------------------------------------------------------
                         slack                                  8.248    

Slack (MET) :             8.327ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.042ns  (logic 0.459ns (44.065%)  route 0.583ns (55.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.057ns = ( 29.101 - 19.044 ) 
    Source Clock Delay      (SCD):    11.297ns = ( 20.819 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.631    20.819    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.459    21.278 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/Q
                         net (fo=1, routed)           0.583    21.860    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[2]
    SLICE_X0Y17          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.511    29.101    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
                         clock pessimism              1.215    30.316    
                         clock uncertainty           -0.035    30.281    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.093    30.188    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.188    
                         arrival time                         -21.860    
  -------------------------------------------------------------------
                         slack                                  8.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.104%)  route 0.229ns (61.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    1.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.561     3.496    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X13Y14         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     3.637 r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[9]/Q
                         net (fo=1, routed)           0.229     3.866    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[15]_0[9]
    SLICE_X21Y14         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.826     4.921    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X21Y14         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[9]/C
                         clock pessimism             -1.165     3.756    
    SLICE_X21Y14         FDRE (Hold_fdre_C_D)         0.078     3.834    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.834    
                         arrival time                           3.866    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.497%)  route 0.225ns (61.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    1.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.561     3.496    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X13Y14         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     3.637 r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[5]/Q
                         net (fo=1, routed)           0.225     3.862    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[15]_0[5]
    SLICE_X21Y14         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.826     4.921    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X21Y14         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[5]/C
                         clock pessimism             -1.165     3.756    
    SLICE_X21Y14         FDRE (Hold_fdre_C_D)         0.071     3.827    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.827    
                         arrival time                           3.862    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.584%)  route 0.224ns (61.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    1.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.561     3.496    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X13Y14         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     3.637 r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[3]/Q
                         net (fo=1, routed)           0.224     3.861    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[15]_0[3]
    SLICE_X21Y14         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.826     4.921    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X21Y14         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[3]/C
                         clock pessimism             -1.165     3.756    
    SLICE_X21Y14         FDRE (Hold_fdre_C_D)         0.047     3.803    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.803    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.777%)  route 0.213ns (60.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.564     3.499    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X31Y10         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     3.640 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[8]/Q
                         net (fo=3, routed)           0.213     3.853    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X0Y5          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.872     4.967    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.413     3.554    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     3.737    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.737    
                         arrival time                           3.853    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.734%)  route 0.223ns (61.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.564     3.499    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X31Y10         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     3.640 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[6]/Q
                         net (fo=5, routed)           0.223     3.863    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X0Y5          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.872     4.967    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.413     3.554    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.737    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.737    
                         arrival time                           3.863    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tuser_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tuser_i_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    1.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.559     3.494    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X15Y17         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tuser_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141     3.635 r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tuser_reg/Q
                         net (fo=2, routed)           0.056     3.691    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/m_axis_tuser
    SLICE_X15Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tuser_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.827     4.922    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X15Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tuser_i_reg/C
                         clock pessimism             -1.428     3.494    
    SLICE_X15Y17         FDRE (Hold_fdre_C_D)         0.071     3.565    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tuser_i_reg
  -------------------------------------------------------------------
                         required time                         -3.565    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.258%)  route 0.228ns (61.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.564     3.499    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X31Y10         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     3.640 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[5]/Q
                         net (fo=3, routed)           0.228     3.867    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y5          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.872     4.967    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.413     3.554    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.737    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.737    
                         arrival time                           3.867    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tlast_i_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    1.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.559     3.494    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X15Y17         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tlast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141     3.635 r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tlast_reg/Q
                         net (fo=2, routed)           0.067     3.702    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/m_axis_tlast
    SLICE_X15Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tlast_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.827     4.922    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X15Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tlast_i_reg/C
                         clock pessimism             -1.428     3.494    
    SLICE_X15Y17         FDRE (Hold_fdre_C_D)         0.075     3.569    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tlast_i_reg
  -------------------------------------------------------------------
                         required time                         -3.569    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.564     3.499    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.128     3.627 r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[4]/Q
                         net (fo=1, routed)           0.059     3.686    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/dl0_datahs[4]
    SLICE_X1Y17          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.831     4.926    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X1Y17          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][20]/C
                         clock pessimism             -1.414     3.512    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.016     3.528    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -3.528    
                         arrival time                           3.686    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.564     3.499    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.128     3.627 r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/Q
                         net (fo=1, routed)           0.064     3.691    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/dl0_datahs[5]
    SLICE_X1Y17          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.831     4.926    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X1Y17          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][21]/C
                         clock pessimism             -1.414     3.512    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.019     3.531    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][21]
  -------------------------------------------------------------------
                         required time                         -3.531    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 9.522 }
Period(ns):         19.044
Sources:            { MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y5    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         19.044      16.889     BUFGCTRL_X0Y5  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y17    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y17    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y17    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y17    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y17    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y17    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y17    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y17    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y17    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y17    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y17    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y17    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y17    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y17    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y19    MIPI_Trans_Driver/Data_Read/U0/dl0_rxvalidhs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y7     MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y17    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y17    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y17    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y17    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y17    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y17    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y17    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y17    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X7Y12    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X5Y12    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][10]/C



---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           32  Failing Endpoints,  Worst Slack      -19.474ns,  Total Violation     -338.136ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.474ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.422ns  (logic 17.640ns (59.956%)  route 11.782ns (40.044%))
  Logic Levels:           58  (CARRY4=45 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.277 r  RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.391 r  RGB_To_HSV0/HSV_H0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.391    RGB_To_HSV0/HSV_H0_carry__0_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    28.614 r  RGB_To_HSV0/HSV_H0_carry__1/O[0]
                         net (fo=1, routed)           0.000    28.614    RGB_To_HSV0/HSV_H0_carry__1_n_7
    SLICE_X23Y29         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.491     8.582    RGB_To_HSV0/clk_out1
    SLICE_X23Y29         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[8]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X23Y29         FDRE (Setup_fdre_C_D)        0.062     9.140    RGB_To_HSV0/HSV_H_reg[8]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                         -28.614    
  -------------------------------------------------------------------
                         slack                                -19.474    

Slack (VIOLATED) :        -19.472ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.419ns  (logic 17.637ns (59.952%)  route 11.782ns (40.048%))
  Logic Levels:           57  (CARRY4=44 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.277 r  RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.611 r  RGB_To_HSV0/HSV_H0_carry__0/O[1]
                         net (fo=1, routed)           0.000    28.611    RGB_To_HSV0/HSV_H0_carry__0_n_6
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.490     8.581    RGB_To_HSV0/clk_out1
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[5]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)        0.062     9.139    RGB_To_HSV0/HSV_H_reg[5]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -28.611    
  -------------------------------------------------------------------
                         slack                                -19.472    

Slack (VIOLATED) :        -19.451ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.398ns  (logic 17.616ns (59.923%)  route 11.782ns (40.077%))
  Logic Levels:           57  (CARRY4=44 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.277 r  RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.590 r  RGB_To_HSV0/HSV_H0_carry__0/O[3]
                         net (fo=1, routed)           0.000    28.590    RGB_To_HSV0/HSV_H0_carry__0_n_4
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.490     8.581    RGB_To_HSV0/clk_out1
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[7]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)        0.062     9.139    RGB_To_HSV0/HSV_H_reg[7]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -28.590    
  -------------------------------------------------------------------
                         slack                                -19.451    

Slack (VIOLATED) :        -19.377ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.324ns  (logic 17.542ns (59.822%)  route 11.782ns (40.178%))
  Logic Levels:           57  (CARRY4=44 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.277 r  RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.516 r  RGB_To_HSV0/HSV_H0_carry__0/O[2]
                         net (fo=1, routed)           0.000    28.516    RGB_To_HSV0/HSV_H0_carry__0_n_5
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.490     8.581    RGB_To_HSV0/clk_out1
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[6]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)        0.062     9.139    RGB_To_HSV0/HSV_H_reg[6]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -28.516    
  -------------------------------------------------------------------
                         slack                                -19.377    

Slack (VIOLATED) :        -19.361ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.308ns  (logic 17.526ns (59.800%)  route 11.782ns (40.200%))
  Logic Levels:           57  (CARRY4=44 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.277 r  RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    28.500 r  RGB_To_HSV0/HSV_H0_carry__0/O[0]
                         net (fo=1, routed)           0.000    28.500    RGB_To_HSV0/HSV_H0_carry__0_n_7
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.490     8.581    RGB_To_HSV0/clk_out1
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[4]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)        0.062     9.139    RGB_To_HSV0/HSV_H_reg[4]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -28.500    
  -------------------------------------------------------------------
                         slack                                -19.361    

Slack (VIOLATED) :        -19.214ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.159ns  (logic 17.377ns (59.595%)  route 11.782ns (40.405%))
  Logic Levels:           56  (CARRY4=43 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    28.351 r  RGB_To_HSV0/HSV_H0_carry/O[3]
                         net (fo=1, routed)           0.000    28.351    RGB_To_HSV0/HSV_H0_carry_n_4
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.488     8.579    RGB_To_HSV0/clk_out1
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[3]/C
                         clock pessimism              0.570     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.062     9.137    RGB_To_HSV0/HSV_H_reg[3]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                         -28.351    
  -------------------------------------------------------------------
                         slack                                -19.214    

Slack (VIOLATED) :        -19.155ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.100ns  (logic 17.318ns (59.513%)  route 11.782ns (40.487%))
  Logic Levels:           56  (CARRY4=43 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    28.292 r  RGB_To_HSV0/HSV_H0_carry/O[2]
                         net (fo=1, routed)           0.000    28.292    RGB_To_HSV0/HSV_H0_carry_n_5
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.488     8.579    RGB_To_HSV0/clk_out1
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[2]/C
                         clock pessimism              0.570     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.062     9.137    RGB_To_HSV0/HSV_H_reg[2]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                         -28.292    
  -------------------------------------------------------------------
                         slack                                -19.155    

Slack (VIOLATED) :        -19.032ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.977ns  (logic 17.195ns (59.341%)  route 11.782ns (40.659%))
  Logic Levels:           56  (CARRY4=43 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    28.169 r  RGB_To_HSV0/HSV_H0_carry/O[1]
                         net (fo=1, routed)           0.000    28.169    RGB_To_HSV0/HSV_H0_carry_n_6
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.488     8.579    RGB_To_HSV0/clk_out1
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[1]/C
                         clock pessimism              0.570     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.062     9.137    RGB_To_HSV0/HSV_H_reg[1]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                         -28.169    
  -------------------------------------------------------------------
                         slack                                -19.032    

Slack (VIOLATED) :        -18.926ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_S_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_S_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.857ns  (logic 17.901ns (62.033%)  route 10.956ns (37.967%))
  Logic Levels:           59  (CARRY4=45 LUT3=12 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.614    -0.805    RGB_To_HSV0/clk_out1
    SLICE_X19Y14         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.386 f  RGB_To_HSV0/HSV_Divisior_S_reg[1]/Q
                         net (fo=21, routed)          0.883     0.497    RGB_To_HSV0/HSV_Divisior_S[1]
    SLICE_X20Y14         LUT6 (Prop_lut6_I1_O)        0.299     0.796 r  RGB_To_HSV0/HSV_S[7]_i_106/O
                         net (fo=13, routed)          0.626     1.422    RGB_To_HSV0/HSV_S[7]_i_106_n_0
    SLICE_X18Y14         LUT5 (Prop_lut5_I1_O)        0.124     1.546 r  RGB_To_HSV0/HSV_S[7]_i_101/O
                         net (fo=1, routed)           0.635     2.182    RGB_To_HSV0/HSV_S[7]_i_101_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.689 r  RGB_To_HSV0/HSV_S_reg[7]_i_80/CO[3]
                         net (fo=1, routed)           0.000     2.689    RGB_To_HSV0/HSV_S_reg[7]_i_80_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  RGB_To_HSV0/HSV_S_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.803    RGB_To_HSV0/HSV_S_reg[7]_i_77_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.074 r  RGB_To_HSV0/HSV_S_reg[7]_i_76/CO[0]
                         net (fo=11, routed)          0.501     3.575    RGB_To_HSV0/HSV_S_reg[7]_i_76_n_3
    SLICE_X18Y17         LUT3 (Prop_lut3_I0_O)        0.373     3.948 r  RGB_To_HSV0/HSV_S[7]_i_87/O
                         net (fo=1, routed)           0.000     3.948    RGB_To_HSV0/HSV_S[7]_i_87_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.481 r  RGB_To_HSV0/HSV_S_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.481    RGB_To_HSV0/HSV_S_reg[7]_i_68_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.598 r  RGB_To_HSV0/HSV_S_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.598    RGB_To_HSV0/HSV_S_reg[7]_i_65_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.755 r  RGB_To_HSV0/HSV_S_reg[7]_i_64/CO[1]
                         net (fo=11, routed)          0.500     5.255    RGB_To_HSV0/HSV_S_reg[7]_i_64_n_2
    SLICE_X19Y18         LUT3 (Prop_lut3_I0_O)        0.332     5.587 r  RGB_To_HSV0/HSV_S[7]_i_75/O
                         net (fo=1, routed)           0.000     5.587    RGB_To_HSV0/HSV_S[7]_i_75_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.137 r  RGB_To_HSV0/HSV_S_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.137    RGB_To_HSV0/HSV_S_reg[7]_i_56_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.251 r  RGB_To_HSV0/HSV_S_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.251    RGB_To_HSV0/HSV_S_reg[7]_i_53_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.408 r  RGB_To_HSV0/HSV_S_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.649     7.057    RGB_To_HSV0/HSV_S_reg[7]_i_52_n_2
    SLICE_X20Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.386 r  RGB_To_HSV0/HSV_S[7]_i_63/O
                         net (fo=1, routed)           0.000     7.386    RGB_To_HSV0/HSV_S[7]_i_63_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.936 r  RGB_To_HSV0/HSV_S_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.936    RGB_To_HSV0/HSV_S_reg[7]_i_44_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  RGB_To_HSV0/HSV_S_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.050    RGB_To_HSV0/HSV_S_reg[7]_i_41_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.207 r  RGB_To_HSV0/HSV_S_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.639     8.846    RGB_To_HSV0/HSV_S_reg[7]_i_40_n_2
    SLICE_X21Y19         LUT3 (Prop_lut3_I0_O)        0.329     9.175 r  RGB_To_HSV0/HSV_S[7]_i_51/O
                         net (fo=1, routed)           0.000     9.175    RGB_To_HSV0/HSV_S[7]_i_51_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.725 r  RGB_To_HSV0/HSV_S_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.725    RGB_To_HSV0/HSV_S_reg[7]_i_32_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.839 r  RGB_To_HSV0/HSV_S_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.839    RGB_To_HSV0/HSV_S_reg[7]_i_29_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.996 r  RGB_To_HSV0/HSV_S_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.691    10.687    RGB_To_HSV0/HSV_S_reg[7]_i_28_n_2
    SLICE_X22Y21         LUT3 (Prop_lut3_I0_O)        0.329    11.016 r  RGB_To_HSV0/HSV_S[7]_i_39/O
                         net (fo=1, routed)           0.000    11.016    RGB_To_HSV0/HSV_S[7]_i_39_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.549 r  RGB_To_HSV0/HSV_S_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.549    RGB_To_HSV0/HSV_S_reg[7]_i_17_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.666 r  RGB_To_HSV0/HSV_S_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.666    RGB_To_HSV0/HSV_S_reg[7]_i_14_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.823 r  RGB_To_HSV0/HSV_S_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.641    12.464    RGB_To_HSV0/HSV_S_reg[7]_i_13_n_2
    SLICE_X21Y22         LUT3 (Prop_lut3_I0_O)        0.332    12.796 r  RGB_To_HSV0/HSV_S[7]_i_27/O
                         net (fo=1, routed)           0.000    12.796    RGB_To_HSV0/HSV_S[7]_i_27_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.346 r  RGB_To_HSV0/HSV_S_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.346    RGB_To_HSV0/HSV_S_reg[7]_i_8_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.460 r  RGB_To_HSV0/HSV_S_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.460    RGB_To_HSV0/HSV_S_reg[7]_i_4_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.617 r  RGB_To_HSV0/HSV_S_reg[7]_i_3/CO[1]
                         net (fo=11, routed)          0.782    14.399    RGB_To_HSV0/HSV_S_reg[7]_i_3_n_2
    SLICE_X22Y24         LUT3 (Prop_lut3_I0_O)        0.329    14.728 r  RGB_To_HSV0/HSV_S[7]_i_24/O
                         net (fo=1, routed)           0.000    14.728    RGB_To_HSV0/HSV_S[7]_i_24_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.261 r  RGB_To_HSV0/HSV_S_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.009    15.270    RGB_To_HSV0/HSV_S_reg[7]_i_7_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.387 r  RGB_To_HSV0/HSV_S_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.387    RGB_To_HSV0/HSV_S_reg[7]_i_2_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    15.566 r  RGB_To_HSV0/HSV_S_reg[7]_i_1/CO[1]
                         net (fo=12, routed)          0.907    16.473    RGB_To_HSV0/Res_S[7]
    SLICE_X21Y25         LUT3 (Prop_lut3_I0_O)        0.332    16.805 r  RGB_To_HSV0/HSV_S[6]_i_12/O
                         net (fo=1, routed)           0.000    16.805    RGB_To_HSV0/HSV_S[6]_i_12_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.355 r  RGB_To_HSV0/HSV_S_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.355    RGB_To_HSV0/HSV_S_reg[6]_i_5_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.469 r  RGB_To_HSV0/HSV_S_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.469    RGB_To_HSV0/HSV_S_reg[6]_i_2_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.647 r  RGB_To_HSV0/HSV_S_reg[6]_i_1/CO[1]
                         net (fo=12, routed)          0.561    18.208    RGB_To_HSV0/Res_S[6]
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.329    18.537 r  RGB_To_HSV0/HSV_S[5]_i_12/O
                         net (fo=1, routed)           0.000    18.537    RGB_To_HSV0/HSV_S[5]_i_12_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.087 r  RGB_To_HSV0/HSV_S_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.087    RGB_To_HSV0/HSV_S_reg[5]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  RGB_To_HSV0/HSV_S_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.201    RGB_To_HSV0/HSV_S_reg[5]_i_2_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.379 r  RGB_To_HSV0/HSV_S_reg[5]_i_1/CO[1]
                         net (fo=12, routed)          0.579    19.958    RGB_To_HSV0/Res_S[5]
    SLICE_X19Y26         LUT3 (Prop_lut3_I0_O)        0.329    20.287 r  RGB_To_HSV0/HSV_S[4]_i_12/O
                         net (fo=1, routed)           0.000    20.287    RGB_To_HSV0/HSV_S[4]_i_12_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.837 r  RGB_To_HSV0/HSV_S_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.837    RGB_To_HSV0/HSV_S_reg[4]_i_5_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.951 r  RGB_To_HSV0/HSV_S_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.951    RGB_To_HSV0/HSV_S_reg[4]_i_2_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.129 r  RGB_To_HSV0/HSV_S_reg[4]_i_1/CO[1]
                         net (fo=12, routed)          0.541    21.670    RGB_To_HSV0/Res_S[4]
    SLICE_X20Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.455 r  RGB_To_HSV0/HSV_S_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.455    RGB_To_HSV0/HSV_S_reg[3]_i_5_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.569 r  RGB_To_HSV0/HSV_S_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.569    RGB_To_HSV0/HSV_S_reg[3]_i_2_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.747 r  RGB_To_HSV0/HSV_S_reg[3]_i_1/CO[1]
                         net (fo=12, routed)          0.555    23.302    RGB_To_HSV0/Res_S[3]
    SLICE_X21Y28         LUT3 (Prop_lut3_I0_O)        0.329    23.631 r  RGB_To_HSV0/HSV_S[2]_i_12/O
                         net (fo=1, routed)           0.000    23.631    RGB_To_HSV0/HSV_S[2]_i_12_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.181 r  RGB_To_HSV0/HSV_S_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.181    RGB_To_HSV0/HSV_S_reg[2]_i_5_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.295 r  RGB_To_HSV0/HSV_S_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.295    RGB_To_HSV0/HSV_S_reg[2]_i_2_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.473 r  RGB_To_HSV0/HSV_S_reg[2]_i_1/CO[1]
                         net (fo=12, routed)          0.592    25.065    RGB_To_HSV0/Res_S[2]
    SLICE_X21Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.850 r  RGB_To_HSV0/HSV_S_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.850    RGB_To_HSV0/HSV_S_reg[1]_i_5_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.964 r  RGB_To_HSV0/HSV_S_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.964    RGB_To_HSV0/HSV_S_reg[1]_i_2_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.142 r  RGB_To_HSV0/HSV_S_reg[1]_i_1/CO[1]
                         net (fo=12, routed)          0.665    26.806    RGB_To_HSV0/Res_S[1]
    SLICE_X20Y33         LUT3 (Prop_lut3_I0_O)        0.329    27.135 r  RGB_To_HSV0/HSV_S[0]_i_12/O
                         net (fo=1, routed)           0.000    27.135    RGB_To_HSV0/HSV_S[0]_i_12_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.667 r  RGB_To_HSV0/HSV_S_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.667    RGB_To_HSV0/HSV_S_reg[0]_i_4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.781 r  RGB_To_HSV0/HSV_S_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.781    RGB_To_HSV0/HSV_S_reg[0]_i_2_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.052 r  RGB_To_HSV0/HSV_S_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    28.052    RGB_To_HSV0/Res_S[0]
    SLICE_X20Y35         FDRE                                         r  RGB_To_HSV0/HSV_S_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.494     8.585    RGB_To_HSV0/clk_out1
    SLICE_X20Y35         FDRE                                         r  RGB_To_HSV0/HSV_S_reg[0]/C
                         clock pessimism              0.570     9.155    
                         clock uncertainty           -0.074     9.081    
    SLICE_X20Y35         FDRE (Setup_fdre_C_D)        0.046     9.127    RGB_To_HSV0/HSV_S_reg[0]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                         -28.052    
  -------------------------------------------------------------------
                         slack                                -18.926    

Slack (VIOLATED) :        -18.855ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.800ns  (logic 17.018ns (59.091%)  route 11.782ns (40.909%))
  Logic Levels:           56  (CARRY4=43 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.992 r  RGB_To_HSV0/HSV_H0_carry/O[0]
                         net (fo=1, routed)           0.000    27.992    RGB_To_HSV0/HSV_H0_carry_n_7
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.488     8.579    RGB_To_HSV0/clk_out1
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[0]/C
                         clock pessimism              0.570     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.062     9.137    RGB_To_HSV0/HSV_H_reg[0]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                         -27.992    
  -------------------------------------------------------------------
                         slack                                -18.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/flg_initial_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.569    -0.557    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y1           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.416 f  MIPI_Camera_Driver/initial_cnt_reg[5]/Q
                         net (fo=4, routed)           0.079    -0.337    MIPI_Camera_Driver/initial_cnt_reg[5]
    SLICE_X6Y1           LUT4 (Prop_lut4_I0_O)        0.045    -0.292 r  MIPI_Camera_Driver/flg_initial_i_1/O
                         net (fo=1, routed)           0.000    -0.292    MIPI_Camera_Driver/flg_initial
    SLICE_X6Y1           FDCE                                         r  MIPI_Camera_Driver/flg_initial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y1           FDCE                                         r  MIPI_Camera_Driver/flg_initial_reg/C
                         clock pessimism              0.246    -0.544    
    SLICE_X6Y1           FDCE (Hold_fdce_C_D)         0.120    -0.424    MIPI_Camera_Driver/flg_initial_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_l_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_l_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.569    -0.557    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y2           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  MIPI_Camera_Driver/reg_addr_l_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.298    MIPI_Camera_IIC/buf_reg_addr_l_reg[6]_0[1]
    SLICE_X3Y3           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.839    -0.790    MIPI_Camera_IIC/clk_out1
    SLICE_X3Y3           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[1]/C
                         clock pessimism              0.269    -0.521    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.075    -0.446    MIPI_Camera_IIC/buf_reg_addr_l_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.570    -0.556    MIPI_Camera_Driver/clk_out1
    SLICE_X3Y6           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  MIPI_Camera_Driver/data_w_reg[7]/Q
                         net (fo=1, routed)           0.117    -0.299    MIPI_Camera_IIC/buf_data_reg[7]_0[7]
    SLICE_X4Y6           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.838    -0.791    MIPI_Camera_IIC/clk_out1
    SLICE_X4Y6           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[7]/C
                         clock pessimism              0.269    -0.522    
    SLICE_X4Y6           FDCE (Hold_fdce_C_D)         0.070    -0.452    MIPI_Camera_IIC/buf_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.568    -0.558    MIPI_Camera_Driver/clk_out1
    SLICE_X5Y4           FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  MIPI_Camera_Driver/reg_addr_h_reg[4]/Q
                         net (fo=1, routed)           0.101    -0.316    MIPI_Camera_IIC/D[4]
    SLICE_X7Y4           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.838    -0.791    MIPI_Camera_IIC/clk_out1
    SLICE_X7Y4           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_h_reg[4]/C
                         clock pessimism              0.249    -0.542    
    SLICE_X7Y4           FDCE (Hold_fdce_C_D)         0.070    -0.472    MIPI_Camera_IIC/buf_reg_addr_h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_l_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.571    -0.555    MIPI_Camera_Driver/clk_out1
    SLICE_X3Y1           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  MIPI_Camera_Driver/reg_addr_l_reg[6]/Q
                         net (fo=1, routed)           0.117    -0.298    MIPI_Camera_IIC/buf_reg_addr_l_reg[6]_0[6]
    SLICE_X5Y1           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.839    -0.790    MIPI_Camera_IIC/clk_out1
    SLICE_X5Y1           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/C
                         clock pessimism              0.269    -0.521    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.066    -0.455    MIPI_Camera_IIC/buf_reg_addr_l_reg[6]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MIPI_Camera_IIC/iic_busy_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/iic_busy_down_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.567    -0.559    MIPI_Camera_IIC/clk_out1
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_IIC/iic_busy_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  MIPI_Camera_IIC/iic_busy_o_reg/Q
                         net (fo=1, routed)           0.056    -0.339    MIPI_Camera_Driver/o_iic_busy
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/iic_busy_down_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.837    -0.792    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/iic_busy_down_reg[0]/C
                         clock pessimism              0.233    -0.559    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.060    -0.499    MIPI_Camera_Driver/iic_busy_down_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.570    -0.556    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X3Y5           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  MIPI_Camera_Driver/OV5647/data_o_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.303    MIPI_Camera_Driver/data_o[5]
    SLICE_X3Y6           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X3Y6           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[5]/C
                         clock pessimism              0.250    -0.540    
    SLICE_X3Y6           FDCE (Hold_fdce_C_D)         0.070    -0.470    MIPI_Camera_Driver/data_w_reg[5]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.315%)  route 0.086ns (31.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X8Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/Q
                         net (fo=4, routed)           0.086    -0.334    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[0]
    SLICE_X9Y8           LUT6 (Prop_lut6_I1_O)        0.045    -0.289 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[3]
    SLICE_X9Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.835    -0.794    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X9Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
                         clock pessimism              0.246    -0.548    
    SLICE_X9Y8           FDCE (Hold_fdce_C_D)         0.092    -0.456    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.065%)  route 0.087ns (31.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X8Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/Q
                         net (fo=4, routed)           0.087    -0.333    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[0]
    SLICE_X9Y8           LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[2]
    SLICE_X9Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.835    -0.794    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X9Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/C
                         clock pessimism              0.246    -0.548    
    SLICE_X9Y8           FDCE (Hold_fdce_C_D)         0.091    -0.457    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.569    -0.557    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X4Y1           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  MIPI_Camera_Driver/OV5647/data_o_reg[9]/Q
                         net (fo=1, routed)           0.121    -0.295    MIPI_Camera_Driver/data_o[9]
    SLICE_X4Y2           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y2           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[1]/C
                         clock pessimism              0.249    -0.541    
    SLICE_X4Y2           FDCE (Hold_fdce_C_D)         0.070    -0.471    MIPI_Camera_Driver/reg_addr_l_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_10/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y14      Rgb0/RGB_LED_Task0/inst/Clk_Division1/Count1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y12      Rgb0/RGB_LED_Task0/inst/Clk_Divide_2_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y2       MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y4       MIPI_Camera_Driver/OV5647/data_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y33     Rgb0/RGB_LED_Task0/inst/Clk_Division1/Count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y4       MIPI_Camera_Driver/OV5647/data_o_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y31     Rgb0/RGB_LED_Task0/inst/Clk_Division1/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y33     Rgb0/RGB_LED_Task0/inst/Clk_Division1/Count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y33     Rgb0/RGB_LED_Task0/inst/Clk_Division1/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y33     Rgb0/RGB_LED_Task0/inst/Clk_Division1/Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y33     Rgb0/RGB_LED_Task0/inst/Clk_Division1/Count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y34     Rgb0/RGB_LED_Task0/inst/Clk_Division1/Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y34     Rgb0/RGB_LED_Task0/inst/Clk_Division1/Count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y34     Rgb0/RGB_LED_Task0/inst/Clk_Division1/Count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y34     Rgb0/RGB_LED_Task0/inst/Clk_Division1/Count_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.564%)  route 1.832ns (51.436%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 3.592 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.764    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.501     3.592    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.162    
                         clock uncertainty           -0.067     4.095    
    SLICE_X10Y26         FDSE (Setup_fdse_C_S)       -0.524     3.571    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.571    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.564%)  route 1.832ns (51.436%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 3.592 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.764    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.501     3.592    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.570     4.162    
                         clock uncertainty           -0.067     4.095    
    SLICE_X10Y26         FDSE (Setup_fdse_C_S)       -0.524     3.571    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.571    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.564%)  route 1.832ns (51.436%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 3.592 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.764    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.501     3.592    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.570     4.162    
                         clock uncertainty           -0.067     4.095    
    SLICE_X10Y26         FDSE (Setup_fdse_C_S)       -0.524     3.571    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.571    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.561%)  route 1.832ns (51.439%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.765    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     3.669    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.561%)  route 1.832ns (51.439%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.765    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     3.669    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.561%)  route 1.832ns (51.439%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.765    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     3.669    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.561%)  route 1.832ns (51.439%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.765    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     3.669    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.730ns (46.619%)  route 1.981ns (53.381%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.609     1.916    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.329     2.245 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.668     2.913    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_CE)      -0.205     3.893    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.893    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.730ns (46.619%)  route 1.981ns (53.381%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.609     1.916    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.329     2.245 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.668     2.913    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_CE)      -0.205     3.893    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.893    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.730ns (46.619%)  route 1.981ns (53.381%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.609     1.916    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.329     2.245 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.668     2.913    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_CE)      -0.205     3.893    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.893    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  0.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/Q
                         net (fo=2, routed)           0.087    -0.338    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[4]
    SLICE_X2Y28          LUT5 (Prop_lut5_I0_O)        0.048    -0.290 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.290    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[5]_i_2_n_0
    SLICE_X2Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.131    -0.422    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/Q
                         net (fo=2, routed)           0.087    -0.338    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[4]
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.045    -0.293 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[4]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120    -0.433    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/Q
                         net (fo=2, routed)           0.064    -0.361    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[2]
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.045    -0.316 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.092    -0.461    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.709%)  route 0.097ns (34.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/Q
                         net (fo=3, routed)           0.097    -0.328    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[3]
    SLICE_X1Y28          LUT3 (Prop_lut3_I1_O)        0.045    -0.283 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[3]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.092    -0.461    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.290    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in[3]
    SLICE_X2Y27          LUT5 (Prop_lut5_I1_O)        0.045    -0.245 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.120    -0.433    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.662%)  route 0.111ns (40.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/Q
                         net (fo=2, routed)           0.111    -0.294    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.072    -0.483    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/Q
                         net (fo=3, routed)           0.108    -0.317    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[0]
    SLICE_X1Y28          LUT4 (Prop_lut4_I1_O)        0.045    -0.272 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.091    -0.462    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/Q
                         net (fo=2, routed)           0.110    -0.294    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
    SLICE_X3Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.072    -0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.558%)  route 0.138ns (49.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.138    -0.287    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.070    -0.482    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.939%)  route 0.114ns (41.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/Q
                         net (fo=2, routed)           0.114    -0.288    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.072    -0.483    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X8Y31      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X8Y31      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y24      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y24      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y24      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           32  Failing Endpoints,  Worst Slack      -19.473ns,  Total Violation     -338.109ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.473ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        29.422ns  (logic 17.640ns (59.956%)  route 11.782ns (40.044%))
  Logic Levels:           58  (CARRY4=45 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.277 r  RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.391 r  RGB_To_HSV0/HSV_H0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.391    RGB_To_HSV0/HSV_H0_carry__0_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    28.614 r  RGB_To_HSV0/HSV_H0_carry__1/O[0]
                         net (fo=1, routed)           0.000    28.614    RGB_To_HSV0/HSV_H0_carry__1_n_7
    SLICE_X23Y29         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.491     8.582    RGB_To_HSV0/clk_out1
    SLICE_X23Y29         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[8]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.079    
    SLICE_X23Y29         FDRE (Setup_fdre_C_D)        0.062     9.141    RGB_To_HSV0/HSV_H_reg[8]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                         -28.614    
  -------------------------------------------------------------------
                         slack                                -19.473    

Slack (VIOLATED) :        -19.471ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        29.419ns  (logic 17.637ns (59.952%)  route 11.782ns (40.048%))
  Logic Levels:           57  (CARRY4=44 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.277 r  RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.611 r  RGB_To_HSV0/HSV_H0_carry__0/O[1]
                         net (fo=1, routed)           0.000    28.611    RGB_To_HSV0/HSV_H0_carry__0_n_6
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.490     8.581    RGB_To_HSV0/clk_out1
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[5]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.078    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)        0.062     9.140    RGB_To_HSV0/HSV_H_reg[5]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                         -28.611    
  -------------------------------------------------------------------
                         slack                                -19.471    

Slack (VIOLATED) :        -19.450ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        29.398ns  (logic 17.616ns (59.923%)  route 11.782ns (40.077%))
  Logic Levels:           57  (CARRY4=44 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.277 r  RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.590 r  RGB_To_HSV0/HSV_H0_carry__0/O[3]
                         net (fo=1, routed)           0.000    28.590    RGB_To_HSV0/HSV_H0_carry__0_n_4
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.490     8.581    RGB_To_HSV0/clk_out1
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[7]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.078    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)        0.062     9.140    RGB_To_HSV0/HSV_H_reg[7]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                         -28.590    
  -------------------------------------------------------------------
                         slack                                -19.450    

Slack (VIOLATED) :        -19.376ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        29.324ns  (logic 17.542ns (59.822%)  route 11.782ns (40.178%))
  Logic Levels:           57  (CARRY4=44 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.277 r  RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.516 r  RGB_To_HSV0/HSV_H0_carry__0/O[2]
                         net (fo=1, routed)           0.000    28.516    RGB_To_HSV0/HSV_H0_carry__0_n_5
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.490     8.581    RGB_To_HSV0/clk_out1
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[6]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.078    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)        0.062     9.140    RGB_To_HSV0/HSV_H_reg[6]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                         -28.516    
  -------------------------------------------------------------------
                         slack                                -19.376    

Slack (VIOLATED) :        -19.360ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        29.308ns  (logic 17.526ns (59.800%)  route 11.782ns (40.200%))
  Logic Levels:           57  (CARRY4=44 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.277 r  RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    28.500 r  RGB_To_HSV0/HSV_H0_carry__0/O[0]
                         net (fo=1, routed)           0.000    28.500    RGB_To_HSV0/HSV_H0_carry__0_n_7
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.490     8.581    RGB_To_HSV0/clk_out1
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[4]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.078    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)        0.062     9.140    RGB_To_HSV0/HSV_H_reg[4]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                         -28.500    
  -------------------------------------------------------------------
                         slack                                -19.360    

Slack (VIOLATED) :        -19.213ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        29.159ns  (logic 17.377ns (59.595%)  route 11.782ns (40.405%))
  Logic Levels:           56  (CARRY4=43 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    28.351 r  RGB_To_HSV0/HSV_H0_carry/O[3]
                         net (fo=1, routed)           0.000    28.351    RGB_To_HSV0/HSV_H0_carry_n_4
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.488     8.579    RGB_To_HSV0/clk_out1
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[3]/C
                         clock pessimism              0.570     9.149    
                         clock uncertainty           -0.074     9.076    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.062     9.138    RGB_To_HSV0/HSV_H_reg[3]
  -------------------------------------------------------------------
                         required time                          9.138    
                         arrival time                         -28.351    
  -------------------------------------------------------------------
                         slack                                -19.213    

Slack (VIOLATED) :        -19.154ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        29.100ns  (logic 17.318ns (59.513%)  route 11.782ns (40.487%))
  Logic Levels:           56  (CARRY4=43 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    28.292 r  RGB_To_HSV0/HSV_H0_carry/O[2]
                         net (fo=1, routed)           0.000    28.292    RGB_To_HSV0/HSV_H0_carry_n_5
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.488     8.579    RGB_To_HSV0/clk_out1
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[2]/C
                         clock pessimism              0.570     9.149    
                         clock uncertainty           -0.074     9.076    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.062     9.138    RGB_To_HSV0/HSV_H_reg[2]
  -------------------------------------------------------------------
                         required time                          9.138    
                         arrival time                         -28.292    
  -------------------------------------------------------------------
                         slack                                -19.154    

Slack (VIOLATED) :        -19.031ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.977ns  (logic 17.195ns (59.341%)  route 11.782ns (40.659%))
  Logic Levels:           56  (CARRY4=43 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    28.169 r  RGB_To_HSV0/HSV_H0_carry/O[1]
                         net (fo=1, routed)           0.000    28.169    RGB_To_HSV0/HSV_H0_carry_n_6
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.488     8.579    RGB_To_HSV0/clk_out1
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[1]/C
                         clock pessimism              0.570     9.149    
                         clock uncertainty           -0.074     9.076    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.062     9.138    RGB_To_HSV0/HSV_H_reg[1]
  -------------------------------------------------------------------
                         required time                          9.138    
                         arrival time                         -28.169    
  -------------------------------------------------------------------
                         slack                                -19.031    

Slack (VIOLATED) :        -18.925ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_S_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_S_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.857ns  (logic 17.901ns (62.033%)  route 10.956ns (37.967%))
  Logic Levels:           59  (CARRY4=45 LUT3=12 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.614    -0.805    RGB_To_HSV0/clk_out1
    SLICE_X19Y14         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.386 f  RGB_To_HSV0/HSV_Divisior_S_reg[1]/Q
                         net (fo=21, routed)          0.883     0.497    RGB_To_HSV0/HSV_Divisior_S[1]
    SLICE_X20Y14         LUT6 (Prop_lut6_I1_O)        0.299     0.796 r  RGB_To_HSV0/HSV_S[7]_i_106/O
                         net (fo=13, routed)          0.626     1.422    RGB_To_HSV0/HSV_S[7]_i_106_n_0
    SLICE_X18Y14         LUT5 (Prop_lut5_I1_O)        0.124     1.546 r  RGB_To_HSV0/HSV_S[7]_i_101/O
                         net (fo=1, routed)           0.635     2.182    RGB_To_HSV0/HSV_S[7]_i_101_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.689 r  RGB_To_HSV0/HSV_S_reg[7]_i_80/CO[3]
                         net (fo=1, routed)           0.000     2.689    RGB_To_HSV0/HSV_S_reg[7]_i_80_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  RGB_To_HSV0/HSV_S_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.803    RGB_To_HSV0/HSV_S_reg[7]_i_77_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.074 r  RGB_To_HSV0/HSV_S_reg[7]_i_76/CO[0]
                         net (fo=11, routed)          0.501     3.575    RGB_To_HSV0/HSV_S_reg[7]_i_76_n_3
    SLICE_X18Y17         LUT3 (Prop_lut3_I0_O)        0.373     3.948 r  RGB_To_HSV0/HSV_S[7]_i_87/O
                         net (fo=1, routed)           0.000     3.948    RGB_To_HSV0/HSV_S[7]_i_87_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.481 r  RGB_To_HSV0/HSV_S_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.481    RGB_To_HSV0/HSV_S_reg[7]_i_68_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.598 r  RGB_To_HSV0/HSV_S_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.598    RGB_To_HSV0/HSV_S_reg[7]_i_65_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.755 r  RGB_To_HSV0/HSV_S_reg[7]_i_64/CO[1]
                         net (fo=11, routed)          0.500     5.255    RGB_To_HSV0/HSV_S_reg[7]_i_64_n_2
    SLICE_X19Y18         LUT3 (Prop_lut3_I0_O)        0.332     5.587 r  RGB_To_HSV0/HSV_S[7]_i_75/O
                         net (fo=1, routed)           0.000     5.587    RGB_To_HSV0/HSV_S[7]_i_75_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.137 r  RGB_To_HSV0/HSV_S_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.137    RGB_To_HSV0/HSV_S_reg[7]_i_56_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.251 r  RGB_To_HSV0/HSV_S_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.251    RGB_To_HSV0/HSV_S_reg[7]_i_53_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.408 r  RGB_To_HSV0/HSV_S_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.649     7.057    RGB_To_HSV0/HSV_S_reg[7]_i_52_n_2
    SLICE_X20Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.386 r  RGB_To_HSV0/HSV_S[7]_i_63/O
                         net (fo=1, routed)           0.000     7.386    RGB_To_HSV0/HSV_S[7]_i_63_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.936 r  RGB_To_HSV0/HSV_S_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.936    RGB_To_HSV0/HSV_S_reg[7]_i_44_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  RGB_To_HSV0/HSV_S_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.050    RGB_To_HSV0/HSV_S_reg[7]_i_41_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.207 r  RGB_To_HSV0/HSV_S_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.639     8.846    RGB_To_HSV0/HSV_S_reg[7]_i_40_n_2
    SLICE_X21Y19         LUT3 (Prop_lut3_I0_O)        0.329     9.175 r  RGB_To_HSV0/HSV_S[7]_i_51/O
                         net (fo=1, routed)           0.000     9.175    RGB_To_HSV0/HSV_S[7]_i_51_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.725 r  RGB_To_HSV0/HSV_S_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.725    RGB_To_HSV0/HSV_S_reg[7]_i_32_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.839 r  RGB_To_HSV0/HSV_S_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.839    RGB_To_HSV0/HSV_S_reg[7]_i_29_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.996 r  RGB_To_HSV0/HSV_S_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.691    10.687    RGB_To_HSV0/HSV_S_reg[7]_i_28_n_2
    SLICE_X22Y21         LUT3 (Prop_lut3_I0_O)        0.329    11.016 r  RGB_To_HSV0/HSV_S[7]_i_39/O
                         net (fo=1, routed)           0.000    11.016    RGB_To_HSV0/HSV_S[7]_i_39_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.549 r  RGB_To_HSV0/HSV_S_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.549    RGB_To_HSV0/HSV_S_reg[7]_i_17_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.666 r  RGB_To_HSV0/HSV_S_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.666    RGB_To_HSV0/HSV_S_reg[7]_i_14_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.823 r  RGB_To_HSV0/HSV_S_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.641    12.464    RGB_To_HSV0/HSV_S_reg[7]_i_13_n_2
    SLICE_X21Y22         LUT3 (Prop_lut3_I0_O)        0.332    12.796 r  RGB_To_HSV0/HSV_S[7]_i_27/O
                         net (fo=1, routed)           0.000    12.796    RGB_To_HSV0/HSV_S[7]_i_27_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.346 r  RGB_To_HSV0/HSV_S_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.346    RGB_To_HSV0/HSV_S_reg[7]_i_8_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.460 r  RGB_To_HSV0/HSV_S_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.460    RGB_To_HSV0/HSV_S_reg[7]_i_4_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.617 r  RGB_To_HSV0/HSV_S_reg[7]_i_3/CO[1]
                         net (fo=11, routed)          0.782    14.399    RGB_To_HSV0/HSV_S_reg[7]_i_3_n_2
    SLICE_X22Y24         LUT3 (Prop_lut3_I0_O)        0.329    14.728 r  RGB_To_HSV0/HSV_S[7]_i_24/O
                         net (fo=1, routed)           0.000    14.728    RGB_To_HSV0/HSV_S[7]_i_24_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.261 r  RGB_To_HSV0/HSV_S_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.009    15.270    RGB_To_HSV0/HSV_S_reg[7]_i_7_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.387 r  RGB_To_HSV0/HSV_S_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.387    RGB_To_HSV0/HSV_S_reg[7]_i_2_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    15.566 r  RGB_To_HSV0/HSV_S_reg[7]_i_1/CO[1]
                         net (fo=12, routed)          0.907    16.473    RGB_To_HSV0/Res_S[7]
    SLICE_X21Y25         LUT3 (Prop_lut3_I0_O)        0.332    16.805 r  RGB_To_HSV0/HSV_S[6]_i_12/O
                         net (fo=1, routed)           0.000    16.805    RGB_To_HSV0/HSV_S[6]_i_12_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.355 r  RGB_To_HSV0/HSV_S_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.355    RGB_To_HSV0/HSV_S_reg[6]_i_5_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.469 r  RGB_To_HSV0/HSV_S_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.469    RGB_To_HSV0/HSV_S_reg[6]_i_2_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.647 r  RGB_To_HSV0/HSV_S_reg[6]_i_1/CO[1]
                         net (fo=12, routed)          0.561    18.208    RGB_To_HSV0/Res_S[6]
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.329    18.537 r  RGB_To_HSV0/HSV_S[5]_i_12/O
                         net (fo=1, routed)           0.000    18.537    RGB_To_HSV0/HSV_S[5]_i_12_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.087 r  RGB_To_HSV0/HSV_S_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.087    RGB_To_HSV0/HSV_S_reg[5]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  RGB_To_HSV0/HSV_S_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.201    RGB_To_HSV0/HSV_S_reg[5]_i_2_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.379 r  RGB_To_HSV0/HSV_S_reg[5]_i_1/CO[1]
                         net (fo=12, routed)          0.579    19.958    RGB_To_HSV0/Res_S[5]
    SLICE_X19Y26         LUT3 (Prop_lut3_I0_O)        0.329    20.287 r  RGB_To_HSV0/HSV_S[4]_i_12/O
                         net (fo=1, routed)           0.000    20.287    RGB_To_HSV0/HSV_S[4]_i_12_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.837 r  RGB_To_HSV0/HSV_S_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.837    RGB_To_HSV0/HSV_S_reg[4]_i_5_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.951 r  RGB_To_HSV0/HSV_S_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.951    RGB_To_HSV0/HSV_S_reg[4]_i_2_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.129 r  RGB_To_HSV0/HSV_S_reg[4]_i_1/CO[1]
                         net (fo=12, routed)          0.541    21.670    RGB_To_HSV0/Res_S[4]
    SLICE_X20Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.455 r  RGB_To_HSV0/HSV_S_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.455    RGB_To_HSV0/HSV_S_reg[3]_i_5_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.569 r  RGB_To_HSV0/HSV_S_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.569    RGB_To_HSV0/HSV_S_reg[3]_i_2_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.747 r  RGB_To_HSV0/HSV_S_reg[3]_i_1/CO[1]
                         net (fo=12, routed)          0.555    23.302    RGB_To_HSV0/Res_S[3]
    SLICE_X21Y28         LUT3 (Prop_lut3_I0_O)        0.329    23.631 r  RGB_To_HSV0/HSV_S[2]_i_12/O
                         net (fo=1, routed)           0.000    23.631    RGB_To_HSV0/HSV_S[2]_i_12_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.181 r  RGB_To_HSV0/HSV_S_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.181    RGB_To_HSV0/HSV_S_reg[2]_i_5_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.295 r  RGB_To_HSV0/HSV_S_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.295    RGB_To_HSV0/HSV_S_reg[2]_i_2_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.473 r  RGB_To_HSV0/HSV_S_reg[2]_i_1/CO[1]
                         net (fo=12, routed)          0.592    25.065    RGB_To_HSV0/Res_S[2]
    SLICE_X21Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.850 r  RGB_To_HSV0/HSV_S_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.850    RGB_To_HSV0/HSV_S_reg[1]_i_5_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.964 r  RGB_To_HSV0/HSV_S_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.964    RGB_To_HSV0/HSV_S_reg[1]_i_2_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.142 r  RGB_To_HSV0/HSV_S_reg[1]_i_1/CO[1]
                         net (fo=12, routed)          0.665    26.806    RGB_To_HSV0/Res_S[1]
    SLICE_X20Y33         LUT3 (Prop_lut3_I0_O)        0.329    27.135 r  RGB_To_HSV0/HSV_S[0]_i_12/O
                         net (fo=1, routed)           0.000    27.135    RGB_To_HSV0/HSV_S[0]_i_12_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.667 r  RGB_To_HSV0/HSV_S_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.667    RGB_To_HSV0/HSV_S_reg[0]_i_4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.781 r  RGB_To_HSV0/HSV_S_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.781    RGB_To_HSV0/HSV_S_reg[0]_i_2_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.052 r  RGB_To_HSV0/HSV_S_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    28.052    RGB_To_HSV0/Res_S[0]
    SLICE_X20Y35         FDRE                                         r  RGB_To_HSV0/HSV_S_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.494     8.585    RGB_To_HSV0/clk_out1
    SLICE_X20Y35         FDRE                                         r  RGB_To_HSV0/HSV_S_reg[0]/C
                         clock pessimism              0.570     9.155    
                         clock uncertainty           -0.074     9.082    
    SLICE_X20Y35         FDRE (Setup_fdre_C_D)        0.046     9.128    RGB_To_HSV0/HSV_S_reg[0]
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                         -28.052    
  -------------------------------------------------------------------
                         slack                                -18.925    

Slack (VIOLATED) :        -18.854ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.800ns  (logic 17.018ns (59.091%)  route 11.782ns (40.909%))
  Logic Levels:           56  (CARRY4=43 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.992 r  RGB_To_HSV0/HSV_H0_carry/O[0]
                         net (fo=1, routed)           0.000    27.992    RGB_To_HSV0/HSV_H0_carry_n_7
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.488     8.579    RGB_To_HSV0/clk_out1
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[0]/C
                         clock pessimism              0.570     9.149    
                         clock uncertainty           -0.074     9.076    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.062     9.138    RGB_To_HSV0/HSV_H_reg[0]
  -------------------------------------------------------------------
                         required time                          9.138    
                         arrival time                         -27.992    
  -------------------------------------------------------------------
                         slack                                -18.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/flg_initial_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.569    -0.557    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y1           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.416 f  MIPI_Camera_Driver/initial_cnt_reg[5]/Q
                         net (fo=4, routed)           0.079    -0.337    MIPI_Camera_Driver/initial_cnt_reg[5]
    SLICE_X6Y1           LUT4 (Prop_lut4_I0_O)        0.045    -0.292 r  MIPI_Camera_Driver/flg_initial_i_1/O
                         net (fo=1, routed)           0.000    -0.292    MIPI_Camera_Driver/flg_initial
    SLICE_X6Y1           FDCE                                         r  MIPI_Camera_Driver/flg_initial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y1           FDCE                                         r  MIPI_Camera_Driver/flg_initial_reg/C
                         clock pessimism              0.246    -0.544    
    SLICE_X6Y1           FDCE (Hold_fdce_C_D)         0.120    -0.424    MIPI_Camera_Driver/flg_initial_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_l_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_l_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.569    -0.557    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y2           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  MIPI_Camera_Driver/reg_addr_l_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.298    MIPI_Camera_IIC/buf_reg_addr_l_reg[6]_0[1]
    SLICE_X3Y3           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.839    -0.790    MIPI_Camera_IIC/clk_out1
    SLICE_X3Y3           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[1]/C
                         clock pessimism              0.269    -0.521    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.075    -0.446    MIPI_Camera_IIC/buf_reg_addr_l_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.570    -0.556    MIPI_Camera_Driver/clk_out1
    SLICE_X3Y6           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  MIPI_Camera_Driver/data_w_reg[7]/Q
                         net (fo=1, routed)           0.117    -0.299    MIPI_Camera_IIC/buf_data_reg[7]_0[7]
    SLICE_X4Y6           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.838    -0.791    MIPI_Camera_IIC/clk_out1
    SLICE_X4Y6           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[7]/C
                         clock pessimism              0.269    -0.522    
    SLICE_X4Y6           FDCE (Hold_fdce_C_D)         0.070    -0.452    MIPI_Camera_IIC/buf_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.568    -0.558    MIPI_Camera_Driver/clk_out1
    SLICE_X5Y4           FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  MIPI_Camera_Driver/reg_addr_h_reg[4]/Q
                         net (fo=1, routed)           0.101    -0.316    MIPI_Camera_IIC/D[4]
    SLICE_X7Y4           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.838    -0.791    MIPI_Camera_IIC/clk_out1
    SLICE_X7Y4           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_h_reg[4]/C
                         clock pessimism              0.249    -0.542    
    SLICE_X7Y4           FDCE (Hold_fdce_C_D)         0.070    -0.472    MIPI_Camera_IIC/buf_reg_addr_h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_l_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.571    -0.555    MIPI_Camera_Driver/clk_out1
    SLICE_X3Y1           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  MIPI_Camera_Driver/reg_addr_l_reg[6]/Q
                         net (fo=1, routed)           0.117    -0.298    MIPI_Camera_IIC/buf_reg_addr_l_reg[6]_0[6]
    SLICE_X5Y1           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.839    -0.790    MIPI_Camera_IIC/clk_out1
    SLICE_X5Y1           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/C
                         clock pessimism              0.269    -0.521    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.066    -0.455    MIPI_Camera_IIC/buf_reg_addr_l_reg[6]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MIPI_Camera_IIC/iic_busy_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/iic_busy_down_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.567    -0.559    MIPI_Camera_IIC/clk_out1
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_IIC/iic_busy_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  MIPI_Camera_IIC/iic_busy_o_reg/Q
                         net (fo=1, routed)           0.056    -0.339    MIPI_Camera_Driver/o_iic_busy
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/iic_busy_down_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.837    -0.792    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/iic_busy_down_reg[0]/C
                         clock pessimism              0.233    -0.559    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.060    -0.499    MIPI_Camera_Driver/iic_busy_down_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.570    -0.556    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X3Y5           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  MIPI_Camera_Driver/OV5647/data_o_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.303    MIPI_Camera_Driver/data_o[5]
    SLICE_X3Y6           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X3Y6           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[5]/C
                         clock pessimism              0.250    -0.540    
    SLICE_X3Y6           FDCE (Hold_fdce_C_D)         0.070    -0.470    MIPI_Camera_Driver/data_w_reg[5]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.315%)  route 0.086ns (31.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X8Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/Q
                         net (fo=4, routed)           0.086    -0.334    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[0]
    SLICE_X9Y8           LUT6 (Prop_lut6_I1_O)        0.045    -0.289 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[3]
    SLICE_X9Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.835    -0.794    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X9Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
                         clock pessimism              0.246    -0.548    
    SLICE_X9Y8           FDCE (Hold_fdce_C_D)         0.092    -0.456    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.065%)  route 0.087ns (31.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X8Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/Q
                         net (fo=4, routed)           0.087    -0.333    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[0]
    SLICE_X9Y8           LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[2]
    SLICE_X9Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.835    -0.794    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X9Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/C
                         clock pessimism              0.246    -0.548    
    SLICE_X9Y8           FDCE (Hold_fdce_C_D)         0.091    -0.457    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.569    -0.557    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X4Y1           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  MIPI_Camera_Driver/OV5647/data_o_reg[9]/Q
                         net (fo=1, routed)           0.121    -0.295    MIPI_Camera_Driver/data_o[9]
    SLICE_X4Y2           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y2           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[1]/C
                         clock pessimism              0.249    -0.541    
    SLICE_X4Y2           FDCE (Hold_fdce_C_D)         0.070    -0.471    MIPI_Camera_Driver/reg_addr_l_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_10/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y14      Rgb0/RGB_LED_Task0/inst/Clk_Division1/Count1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y12      Rgb0/RGB_LED_Task0/inst/Clk_Divide_2_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y1       MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y2       MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y4       MIPI_Camera_Driver/OV5647/data_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y33     Rgb0/RGB_LED_Task0/inst/Clk_Division1/Count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y4       MIPI_Camera_Driver/OV5647/data_o_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y31     Rgb0/RGB_LED_Task0/inst/Clk_Division1/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y33     Rgb0/RGB_LED_Task0/inst/Clk_Division1/Count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y33     Rgb0/RGB_LED_Task0/inst/Clk_Division1/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y33     Rgb0/RGB_LED_Task0/inst/Clk_Division1/Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y33     Rgb0/RGB_LED_Task0/inst/Clk_Division1/Count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y34     Rgb0/RGB_LED_Task0/inst/Clk_Division1/Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y34     Rgb0/RGB_LED_Task0/inst/Clk_Division1/Count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y34     Rgb0/RGB_LED_Task0/inst/Clk_Division1/Count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y34     Rgb0/RGB_LED_Task0/inst/Clk_Division1/Count_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.564%)  route 1.832ns (51.436%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 3.592 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.764    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.501     3.592    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.162    
                         clock uncertainty           -0.067     4.095    
    SLICE_X10Y26         FDSE (Setup_fdse_C_S)       -0.524     3.571    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.571    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.564%)  route 1.832ns (51.436%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 3.592 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.764    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.501     3.592    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.570     4.162    
                         clock uncertainty           -0.067     4.095    
    SLICE_X10Y26         FDSE (Setup_fdse_C_S)       -0.524     3.571    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.571    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.564%)  route 1.832ns (51.436%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 3.592 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.764    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.501     3.592    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.570     4.162    
                         clock uncertainty           -0.067     4.095    
    SLICE_X10Y26         FDSE (Setup_fdse_C_S)       -0.524     3.571    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.571    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.561%)  route 1.832ns (51.439%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.765    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     3.669    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.561%)  route 1.832ns (51.439%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.765    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     3.669    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.561%)  route 1.832ns (51.439%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.765    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     3.669    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.561%)  route 1.832ns (51.439%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.765    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     3.669    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.730ns (46.619%)  route 1.981ns (53.381%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.609     1.916    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.329     2.245 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.668     2.913    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_CE)      -0.205     3.893    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.893    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.730ns (46.619%)  route 1.981ns (53.381%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.609     1.916    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.329     2.245 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.668     2.913    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_CE)      -0.205     3.893    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.893    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.730ns (46.619%)  route 1.981ns (53.381%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.609     1.916    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.329     2.245 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.668     2.913    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_CE)      -0.205     3.893    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.893    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  0.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/Q
                         net (fo=2, routed)           0.087    -0.338    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[4]
    SLICE_X2Y28          LUT5 (Prop_lut5_I0_O)        0.048    -0.290 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.290    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[5]_i_2_n_0
    SLICE_X2Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.131    -0.422    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/Q
                         net (fo=2, routed)           0.087    -0.338    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[4]
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.045    -0.293 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[4]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120    -0.433    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/Q
                         net (fo=2, routed)           0.064    -0.361    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[2]
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.045    -0.316 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.092    -0.461    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.709%)  route 0.097ns (34.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/Q
                         net (fo=3, routed)           0.097    -0.328    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[3]
    SLICE_X1Y28          LUT3 (Prop_lut3_I1_O)        0.045    -0.283 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[3]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.092    -0.461    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.290    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in[3]
    SLICE_X2Y27          LUT5 (Prop_lut5_I1_O)        0.045    -0.245 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.120    -0.433    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.662%)  route 0.111ns (40.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/Q
                         net (fo=2, routed)           0.111    -0.294    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.072    -0.483    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/Q
                         net (fo=3, routed)           0.108    -0.317    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[0]
    SLICE_X1Y28          LUT4 (Prop_lut4_I1_O)        0.045    -0.272 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.091    -0.462    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/Q
                         net (fo=2, routed)           0.110    -0.294    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
    SLICE_X3Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.072    -0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.558%)  route 0.138ns (49.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.138    -0.287    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.070    -0.482    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.939%)  route 0.114ns (41.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/Q
                         net (fo=2, routed)           0.114    -0.288    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.072    -0.483    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X8Y31      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X8Y31      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y24      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y24      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y24      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        3.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.779ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.998ns  (logic 0.478ns (5.977%)  route 7.520ns (94.023%))
  Logic Levels:           0  
  Clock Path Skew:        3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.694     1.694    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y34         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.478     2.172 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.520     9.692    Mini_HDMI_Driver/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.710    Mini_HDMI_Driver/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.705    
                         clock uncertainty           -0.214    14.491    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.471    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.471    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                  3.779    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 0.478ns (6.014%)  route 7.471ns (93.986%))
  Logic Levels:           0  
  Clock Path Skew:        3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.694     1.694    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y34         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.478     2.172 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.471     9.643    Mini_HDMI_Driver/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.710    Mini_HDMI_Driver/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.705    
                         clock uncertainty           -0.214    14.491    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.471    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.471    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  3.828    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.847ns  (logic 0.478ns (6.091%)  route 7.369ns (93.909%))
  Logic Levels:           0  
  Clock Path Skew:        3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.694     1.694    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y34         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.478     2.172 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.369     9.542    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.712    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.707    
                         clock uncertainty           -0.214    14.493    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.473    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  3.931    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.798ns  (logic 0.478ns (6.129%)  route 7.320ns (93.871%))
  Logic Levels:           0  
  Clock Path Skew:        3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.694     1.694    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y34         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.478     2.172 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.320     9.493    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.712    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.707    
                         clock uncertainty           -0.214    14.493    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.473    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.500ns  (logic 0.478ns (6.373%)  route 7.022ns (93.627%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.694     1.694    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y34         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.478     2.172 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.022     9.194    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.713    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.708    
                         clock uncertainty           -0.214    14.494    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.474    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.474    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.576ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 0.478ns (6.636%)  route 6.725ns (93.364%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.694     1.694    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y34         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.478     2.172 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.725     8.897    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.713    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.708    
                         clock uncertainty           -0.214    14.494    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.474    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.474    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  4.576    

Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 0.478ns (6.881%)  route 6.469ns (93.119%))
  Logic Levels:           0  
  Clock Path Skew:        3.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.694     1.694    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y34         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.478     2.172 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.469     8.641    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.717    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.712    
                         clock uncertainty           -0.214    14.498    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.478    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.478    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 0.478ns (6.889%)  route 6.461ns (93.111%))
  Logic Levels:           0  
  Clock Path Skew:        3.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.694     1.694    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y34         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.478     2.172 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.461     8.633    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.717    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.712    
                         clock uncertainty           -0.214    14.498    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.478    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.478    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             6.357ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 0.456ns (7.831%)  route 5.367ns (92.169%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.692     1.692    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y32         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     2.148 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           5.367     7.516    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.717    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.712    
                         clock uncertainty           -0.214    14.498    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    13.873    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.873    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  6.357    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 0.518ns (9.703%)  route 4.821ns (90.297%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.692     1.692    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     2.210 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           4.821     7.031    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.717    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.712    
                         clock uncertainty           -0.214    14.498    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    13.873    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.873    
                         arrival time                          -7.031    
  -------------------------------------------------------------------
                         slack                                  6.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.128ns (6.327%)  route 1.895ns (93.673%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.583     0.583    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X32Y28         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDSE (Prop_fdse_C_Q)         0.128     0.711 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           1.895     2.606    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.248    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.248    
                         clock uncertainty            0.214     2.462    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     2.428    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.418ns (10.878%)  route 3.425ns (89.122%))
  Logic Levels:           0  
  Clock Path Skew:        3.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.066ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430     1.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    -1.634 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    -0.091    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.566     1.566    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y27         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.418     1.984 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.425     5.409    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.572     1.572    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.660 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     3.277    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.373 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693     5.066    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.005     5.071    
                         clock uncertainty            0.214     5.285    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.063     5.222    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.222    
                         arrival time                           5.409    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.164ns (7.728%)  route 1.958ns (92.272%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.587     0.587    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDSE (Prop_fdse_C_Q)         0.164     0.751 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           1.958     2.709    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.483    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.141ns (6.535%)  route 2.017ns (93.465%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.586     0.586    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y31         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDSE (Prop_fdse_C_Q)         0.141     0.727 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.017     2.743    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.483    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.128ns (6.050%)  route 1.988ns (93.950%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.584     0.584    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y29         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.128     0.712 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.988     2.699    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.248    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.248    
                         clock uncertainty            0.214     2.462    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     2.427    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.427    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.141ns (6.487%)  route 2.033ns (93.513%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.580     0.580    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y25         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDSE (Prop_fdse_C_Q)         0.141     0.721 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.033     2.753    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.246    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.214     2.460    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.479    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.164ns (7.548%)  route 2.009ns (92.452%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.586     0.586    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDSE (Prop_fdse_C_Q)         0.164     0.750 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.009     2.758    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.483    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.141ns (6.473%)  route 2.037ns (93.527%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.586     0.586    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y31         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDSE (Prop_fdse_C_Q)         0.141     0.727 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.037     2.764    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.483    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.164ns (7.500%)  route 2.023ns (92.500%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.580     0.580    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y25         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDSE (Prop_fdse_C_Q)         0.164     0.744 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.023     2.766    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.246    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.214     2.460    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.479    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.148ns (6.933%)  route 1.987ns (93.067%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.583     0.583    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y27         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.148     0.731 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           1.987     2.717    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.246    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.214     2.460    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.034     2.426    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 1.435ns (28.316%)  route 3.633ns (71.684%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.686     1.686    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X34Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.478     2.164 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[9]/Q
                         net (fo=17, routed)          1.767     3.931    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Q[9]
    SLICE_X32Y21         LUT4 (Prop_lut4_I2_O)        0.301     4.232 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/p_0_out_carry_i_8/O
                         net (fo=1, routed)           0.000     4.232    RGB_To_HSV0/S[0]
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.764 r  RGB_To_HSV0/p_0_out_carry/CO[3]
                         net (fo=8, routed)           1.866     6.630    RGB_To_HSV0/p_0_out_carry_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I4_O)        0.124     6.754 r  RGB_To_HSV0/Max_RGB_Data[0]_i_1/O
                         net (fo=1, routed)           0.000     6.754    RGB_To_HSV0/MAX_return[0]
    SLICE_X31Y18         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.496     8.587    RGB_To_HSV0/clk_out1
    SLICE_X31Y18         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[0]/C
                         clock pessimism              0.000     8.587    
                         clock uncertainty           -0.275     8.312    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)        0.031     8.343    RGB_To_HSV0/Max_RGB_Data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -6.754    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.908ns  (logic 1.254ns (25.551%)  route 3.654ns (74.449%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.687     1.687    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X37Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     2.143 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/Q
                         net (fo=17, routed)          1.951     4.094    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Q[18]
    SLICE_X33Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     4.218    RGB_To_HSV0/Max_RGB_Data_reg[7]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.768 r  RGB_To_HSV0/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.703     6.471    RGB_To_HSV0/p_1_in
    SLICE_X31Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.595 r  RGB_To_HSV0/Max_RGB_Data[1]_i_1/O
                         net (fo=1, routed)           0.000     6.595    RGB_To_HSV0/MAX_return[1]
    SLICE_X31Y21         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.494     8.585    RGB_To_HSV0/clk_out1
    SLICE_X31Y21         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[1]/C
                         clock pessimism              0.000     8.585    
                         clock uncertainty           -0.275     8.310    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.032     8.342    RGB_To_HSV0/Max_RGB_Data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.765ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 1.254ns (25.665%)  route 3.632ns (74.335%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.687     1.687    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X37Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     2.143 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/Q
                         net (fo=17, routed)          1.951     4.094    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Q[18]
    SLICE_X33Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     4.218    RGB_To_HSV0/Max_RGB_Data_reg[7]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.768 r  RGB_To_HSV0/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.682     6.449    RGB_To_HSV0/p_1_in
    SLICE_X31Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.573 r  RGB_To_HSV0/Max_RGB_Data[2]_i_1/O
                         net (fo=1, routed)           0.000     6.573    RGB_To_HSV0/MAX_return[2]
    SLICE_X31Y21         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.494     8.585    RGB_To_HSV0/clk_out1
    SLICE_X31Y21         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[2]/C
                         clock pessimism              0.000     8.585    
                         clock uncertainty           -0.275     8.310    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.029     8.339    RGB_To_HSV0/Max_RGB_Data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -6.573    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 1.254ns (25.670%)  route 3.631ns (74.330%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.687     1.687    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X37Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     2.143 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/Q
                         net (fo=17, routed)          1.951     4.094    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Q[18]
    SLICE_X33Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     4.218    RGB_To_HSV0/Max_RGB_Data_reg[7]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.768 r  RGB_To_HSV0/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.681     6.448    RGB_To_HSV0/p_1_in
    SLICE_X31Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.572 r  RGB_To_HSV0/Max_RGB_Data[5]_i_1/O
                         net (fo=1, routed)           0.000     6.572    RGB_To_HSV0/MAX_return[5]
    SLICE_X31Y21         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.494     8.585    RGB_To_HSV0/clk_out1
    SLICE_X31Y21         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[5]/C
                         clock pessimism              0.000     8.585    
                         clock uncertainty           -0.275     8.310    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.031     8.341    RGB_To_HSV0/Max_RGB_Data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -6.572    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Min_RGB_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 1.254ns (25.889%)  route 3.590ns (74.111%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.687     1.687    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X37Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     2.143 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/Q
                         net (fo=17, routed)          1.951     4.094    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Q[18]
    SLICE_X32Y19         LUT4 (Prop_lut4_I1_O)        0.124     4.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/MIN_return4_carry_i_7/O
                         net (fo=1, routed)           0.000     4.218    RGB_To_HSV0/Min_RGB_Data_reg[7]_5[1]
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.768 r  RGB_To_HSV0/MIN_return4_carry/CO[3]
                         net (fo=8, routed)           1.639     6.407    RGB_To_HSV0/MIN_return4
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.531 r  RGB_To_HSV0/Min_RGB_Data[1]_i_1/O
                         net (fo=1, routed)           0.000     6.531    RGB_To_HSV0/MIN_return[1]
    SLICE_X30Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.496     8.587    RGB_To_HSV0/clk_out1
    SLICE_X30Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[1]/C
                         clock pessimism              0.000     8.587    
                         clock uncertainty           -0.275     8.312    
    SLICE_X30Y18         FDRE (Setup_fdre_C_D)        0.077     8.389    RGB_To_HSV0/Min_RGB_Data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.389    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Min_RGB_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 1.254ns (25.943%)  route 3.580ns (74.057%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.687     1.687    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X37Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     2.143 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/Q
                         net (fo=17, routed)          1.951     4.094    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Q[18]
    SLICE_X32Y19         LUT4 (Prop_lut4_I1_O)        0.124     4.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/MIN_return4_carry_i_7/O
                         net (fo=1, routed)           0.000     4.218    RGB_To_HSV0/Min_RGB_Data_reg[7]_5[1]
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.768 r  RGB_To_HSV0/MIN_return4_carry/CO[3]
                         net (fo=8, routed)           1.629     6.397    RGB_To_HSV0/MIN_return4
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  RGB_To_HSV0/Min_RGB_Data[3]_i_1/O
                         net (fo=1, routed)           0.000     6.521    RGB_To_HSV0/MIN_return[3]
    SLICE_X30Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.496     8.587    RGB_To_HSV0/clk_out1
    SLICE_X30Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[3]/C
                         clock pessimism              0.000     8.587    
                         clock uncertainty           -0.275     8.312    
    SLICE_X30Y18         FDRE (Setup_fdre_C_D)        0.081     8.393    RGB_To_HSV0/Min_RGB_Data_reg[3]
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.917ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 1.254ns (26.471%)  route 3.483ns (73.529%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.687     1.687    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X37Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     2.143 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/Q
                         net (fo=17, routed)          1.951     4.094    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Q[18]
    SLICE_X33Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     4.218    RGB_To_HSV0/Max_RGB_Data_reg[7]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.768 r  RGB_To_HSV0/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.533     6.301    RGB_To_HSV0/p_1_in
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.425 r  RGB_To_HSV0/Max_RGB_Data[7]_i_1/O
                         net (fo=1, routed)           0.000     6.425    RGB_To_HSV0/MAX_return[7]
    SLICE_X31Y20         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.495     8.586    RGB_To_HSV0/clk_out1
    SLICE_X31Y20         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[7]/C
                         clock pessimism              0.000     8.586    
                         clock uncertainty           -0.275     8.311    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)        0.031     8.342    RGB_To_HSV0/Max_RGB_Data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.254ns (27.326%)  route 3.335ns (72.674%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.687     1.687    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X37Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     2.143 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/Q
                         net (fo=17, routed)          1.951     4.094    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Q[18]
    SLICE_X33Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     4.218    RGB_To_HSV0/Max_RGB_Data_reg[7]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.768 r  RGB_To_HSV0/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.384     6.152    RGB_To_HSV0/p_1_in
    SLICE_X31Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.276 r  RGB_To_HSV0/Max_RGB_Data[3]_i_1/O
                         net (fo=1, routed)           0.000     6.276    RGB_To_HSV0/MAX_return[3]
    SLICE_X31Y18         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.496     8.587    RGB_To_HSV0/clk_out1
    SLICE_X31Y18         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[3]/C
                         clock pessimism              0.000     8.587    
                         clock uncertainty           -0.275     8.312    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)        0.031     8.343    RGB_To_HSV0/Max_RGB_Data_reg[3]
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.254ns (27.841%)  route 3.250ns (72.159%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.687     1.687    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X37Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     2.143 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/Q
                         net (fo=17, routed)          1.951     4.094    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Q[18]
    SLICE_X33Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     4.218    RGB_To_HSV0/Max_RGB_Data_reg[7]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.768 r  RGB_To_HSV0/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.300     6.068    RGB_To_HSV0/p_1_in
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.192 r  RGB_To_HSV0/Max_RGB_Data[4]_i_1/O
                         net (fo=1, routed)           0.000     6.192    RGB_To_HSV0/MAX_return[4]
    SLICE_X31Y20         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.495     8.586    RGB_To_HSV0/clk_out1
    SLICE_X31Y20         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[4]/C
                         clock pessimism              0.000     8.586    
                         clock uncertainty           -0.275     8.311    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)        0.029     8.340    RGB_To_HSV0/Max_RGB_Data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.254ns (27.853%)  route 3.248ns (72.147%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.687     1.687    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X37Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     2.143 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/Q
                         net (fo=17, routed)          1.951     4.094    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Q[18]
    SLICE_X33Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     4.218    RGB_To_HSV0/Max_RGB_Data_reg[7]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.768 r  RGB_To_HSV0/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.298     6.066    RGB_To_HSV0/p_1_in
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.190 r  RGB_To_HSV0/Max_RGB_Data[6]_i_1/O
                         net (fo=1, routed)           0.000     6.190    RGB_To_HSV0/MAX_return[6]
    SLICE_X31Y20         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.495     8.586    RGB_To_HSV0/clk_out1
    SLICE_X31Y20         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[6]/C
                         clock pessimism              0.000     8.586    
                         clock uncertainty           -0.275     8.311    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)        0.031     8.342    RGB_To_HSV0/Max_RGB_Data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                  2.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.437ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.820%)  route 0.229ns (55.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.586     0.586    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X33Y18         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[0]/Q
                         net (fo=15, routed)          0.229     0.956    RGB_To_HSV0/Q[0]
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.001 r  RGB_To_HSV0/Max_RGB_Data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.001    RGB_To_HSV0/MAX_return[0]
    SLICE_X31Y18         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.826    -0.803    RGB_To_HSV0/clk_out1
    SLICE_X31Y18         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[0]/C
                         clock pessimism              0.000    -0.803    
                         clock uncertainty            0.275    -0.528    
    SLICE_X31Y18         FDRE (Hold_fdre_C_D)         0.092    -0.436    RGB_To_HSV0/Max_RGB_Data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.449ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Min_RGB_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.748%)  route 0.270ns (59.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.586     0.586    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X33Y18         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[7]/Q
                         net (fo=15, routed)          0.270     0.997    RGB_To_HSV0/Q[7]
    SLICE_X30Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.042 r  RGB_To_HSV0/Min_RGB_Data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.042    RGB_To_HSV0/MIN_return[7]
    SLICE_X30Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.826    -0.803    RGB_To_HSV0/clk_out1
    SLICE_X30Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[7]/C
                         clock pessimism              0.000    -0.803    
                         clock uncertainty            0.275    -0.528    
    SLICE_X30Y18         FDRE (Hold_fdre_C_D)         0.121    -0.407    RGB_To_HSV0/Min_RGB_Data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.527ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Min_RGB_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.660%)  route 0.351ns (65.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.584     0.584    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X35Y20         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[19]/Q
                         net (fo=17, routed)          0.351     1.075    RGB_To_HSV0/Q[19]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.120 r  RGB_To_HSV0/Min_RGB_Data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.120    RGB_To_HSV0/MIN_return[3]
    SLICE_X30Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.826    -0.803    RGB_To_HSV0/clk_out1
    SLICE_X30Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[3]/C
                         clock pessimism              0.000    -0.803    
                         clock uncertainty            0.275    -0.528    
    SLICE_X30Y18         FDRE (Hold_fdre_C_D)         0.121    -0.407    RGB_To_HSV0/Min_RGB_Data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.535ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Min_RGB_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.287%)  route 0.356ns (65.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.585     0.585    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X37Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[17]/Q
                         net (fo=17, routed)          0.356     1.082    RGB_To_HSV0/Q[17]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.127 r  RGB_To_HSV0/Min_RGB_Data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.127    RGB_To_HSV0/MIN_return[1]
    SLICE_X30Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.826    -0.803    RGB_To_HSV0/clk_out1
    SLICE_X30Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[1]/C
                         clock pessimism              0.000    -0.803    
                         clock uncertainty            0.275    -0.528    
    SLICE_X30Y18         FDRE (Hold_fdre_C_D)         0.120    -0.408    RGB_To_HSV0/Min_RGB_Data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Min_RGB_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.195%)  route 0.358ns (65.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.586     0.586    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X33Y18         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[21]/Q
                         net (fo=17, routed)          0.358     1.085    RGB_To_HSV0/Q[21]
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.130 r  RGB_To_HSV0/Min_RGB_Data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.130    RGB_To_HSV0/MIN_return[5]
    SLICE_X30Y19         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.825    -0.804    RGB_To_HSV0/clk_out1
    SLICE_X30Y19         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[5]/C
                         clock pessimism              0.000    -0.804    
                         clock uncertainty            0.275    -0.529    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.121    -0.408    RGB_To_HSV0/Min_RGB_Data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.550ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.413%)  route 0.339ns (64.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.586     0.586    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X33Y18         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[21]/Q
                         net (fo=17, routed)          0.339     1.066    RGB_To_HSV0/Q[21]
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.111 r  RGB_To_HSV0/Max_RGB_Data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.111    RGB_To_HSV0/MAX_return[5]
    SLICE_X31Y21         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.823    -0.806    RGB_To_HSV0/clk_out1
    SLICE_X31Y21         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[5]/C
                         clock pessimism              0.000    -0.806    
                         clock uncertainty            0.275    -0.531    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.092    -0.439    RGB_To_HSV0/Max_RGB_Data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.568ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.159%)  route 0.359ns (65.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.586     0.586    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X33Y18         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[23]/Q
                         net (fo=15, routed)          0.359     1.085    RGB_To_HSV0/Q[23]
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.130 r  RGB_To_HSV0/Max_RGB_Data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.130    RGB_To_HSV0/MAX_return[7]
    SLICE_X31Y20         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.824    -0.805    RGB_To_HSV0/clk_out1
    SLICE_X31Y20         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[7]/C
                         clock pessimism              0.000    -0.805    
                         clock uncertainty            0.275    -0.530    
    SLICE_X31Y20         FDRE (Hold_fdre_C_D)         0.092    -0.438    RGB_To_HSV0/Max_RGB_Data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  1.568    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.226ns (40.141%)  route 0.337ns (59.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.586     0.586    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X39Y18         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.128     0.714 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[3]/Q
                         net (fo=17, routed)          0.337     1.051    RGB_To_HSV0/Q[3]
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.098     1.149 r  RGB_To_HSV0/Max_RGB_Data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.149    RGB_To_HSV0/MAX_return[3]
    SLICE_X31Y18         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.826    -0.803    RGB_To_HSV0/clk_out1
    SLICE_X31Y18         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[3]/C
                         clock pessimism              0.000    -0.803    
                         clock uncertainty            0.275    -0.528    
    SLICE_X31Y18         FDRE (Hold_fdre_C_D)         0.092    -0.436    RGB_To_HSV0/Max_RGB_Data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.611ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Min_RGB_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.580%)  route 0.403ns (68.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.586     0.586    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X33Y18         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[0]/Q
                         net (fo=15, routed)          0.403     1.130    RGB_To_HSV0/Q[0]
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.175 r  RGB_To_HSV0/Min_RGB_Data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.175    RGB_To_HSV0/MIN_return[0]
    SLICE_X31Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.826    -0.803    RGB_To_HSV0/clk_out1
    SLICE_X31Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[0]/C
                         clock pessimism              0.000    -0.803    
                         clock uncertainty            0.275    -0.528    
    SLICE_X31Y18         FDRE (Hold_fdre_C_D)         0.092    -0.436    RGB_To_HSV0/Min_RGB_Data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.618ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Reg_RGB_R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.141ns (24.626%)  route 0.432ns (75.374%))
  Logic Levels:           0  
  Clock Path Skew:        -1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.584     0.584    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X35Y20         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[20]/Q
                         net (fo=17, routed)          0.432     1.156    RGB_To_HSV0/Q[20]
    SLICE_X31Y22         FDRE                                         r  RGB_To_HSV0/Reg_RGB_R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.822    -0.807    RGB_To_HSV0/clk_out1
    SLICE_X31Y22         FDRE                                         r  RGB_To_HSV0/Reg_RGB_R_reg[4]/C
                         clock pessimism              0.000    -0.807    
                         clock uncertainty            0.275    -0.532    
    SLICE_X31Y22         FDRE (Hold_fdre_C_D)         0.070    -0.462    RGB_To_HSV0/Reg_RGB_R_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  1.618    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           32  Failing Endpoints,  Worst Slack      -19.474ns,  Total Violation     -338.136ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.474ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        29.422ns  (logic 17.640ns (59.956%)  route 11.782ns (40.044%))
  Logic Levels:           58  (CARRY4=45 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.277 r  RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.391 r  RGB_To_HSV0/HSV_H0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.391    RGB_To_HSV0/HSV_H0_carry__0_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    28.614 r  RGB_To_HSV0/HSV_H0_carry__1/O[0]
                         net (fo=1, routed)           0.000    28.614    RGB_To_HSV0/HSV_H0_carry__1_n_7
    SLICE_X23Y29         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.491     8.582    RGB_To_HSV0/clk_out1
    SLICE_X23Y29         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[8]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X23Y29         FDRE (Setup_fdre_C_D)        0.062     9.140    RGB_To_HSV0/HSV_H_reg[8]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                         -28.614    
  -------------------------------------------------------------------
                         slack                                -19.474    

Slack (VIOLATED) :        -19.472ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        29.419ns  (logic 17.637ns (59.952%)  route 11.782ns (40.048%))
  Logic Levels:           57  (CARRY4=44 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.277 r  RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.611 r  RGB_To_HSV0/HSV_H0_carry__0/O[1]
                         net (fo=1, routed)           0.000    28.611    RGB_To_HSV0/HSV_H0_carry__0_n_6
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.490     8.581    RGB_To_HSV0/clk_out1
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[5]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)        0.062     9.139    RGB_To_HSV0/HSV_H_reg[5]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -28.611    
  -------------------------------------------------------------------
                         slack                                -19.472    

Slack (VIOLATED) :        -19.451ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        29.398ns  (logic 17.616ns (59.923%)  route 11.782ns (40.077%))
  Logic Levels:           57  (CARRY4=44 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.277 r  RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.590 r  RGB_To_HSV0/HSV_H0_carry__0/O[3]
                         net (fo=1, routed)           0.000    28.590    RGB_To_HSV0/HSV_H0_carry__0_n_4
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.490     8.581    RGB_To_HSV0/clk_out1
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[7]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)        0.062     9.139    RGB_To_HSV0/HSV_H_reg[7]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -28.590    
  -------------------------------------------------------------------
                         slack                                -19.451    

Slack (VIOLATED) :        -19.377ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        29.324ns  (logic 17.542ns (59.822%)  route 11.782ns (40.178%))
  Logic Levels:           57  (CARRY4=44 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.277 r  RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.516 r  RGB_To_HSV0/HSV_H0_carry__0/O[2]
                         net (fo=1, routed)           0.000    28.516    RGB_To_HSV0/HSV_H0_carry__0_n_5
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.490     8.581    RGB_To_HSV0/clk_out1
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[6]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)        0.062     9.139    RGB_To_HSV0/HSV_H_reg[6]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -28.516    
  -------------------------------------------------------------------
                         slack                                -19.377    

Slack (VIOLATED) :        -19.361ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        29.308ns  (logic 17.526ns (59.800%)  route 11.782ns (40.200%))
  Logic Levels:           57  (CARRY4=44 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.277 r  RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    28.500 r  RGB_To_HSV0/HSV_H0_carry__0/O[0]
                         net (fo=1, routed)           0.000    28.500    RGB_To_HSV0/HSV_H0_carry__0_n_7
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.490     8.581    RGB_To_HSV0/clk_out1
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[4]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)        0.062     9.139    RGB_To_HSV0/HSV_H_reg[4]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -28.500    
  -------------------------------------------------------------------
                         slack                                -19.361    

Slack (VIOLATED) :        -19.214ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        29.159ns  (logic 17.377ns (59.595%)  route 11.782ns (40.405%))
  Logic Levels:           56  (CARRY4=43 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    28.351 r  RGB_To_HSV0/HSV_H0_carry/O[3]
                         net (fo=1, routed)           0.000    28.351    RGB_To_HSV0/HSV_H0_carry_n_4
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.488     8.579    RGB_To_HSV0/clk_out1
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[3]/C
                         clock pessimism              0.570     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.062     9.137    RGB_To_HSV0/HSV_H_reg[3]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                         -28.351    
  -------------------------------------------------------------------
                         slack                                -19.214    

Slack (VIOLATED) :        -19.155ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        29.100ns  (logic 17.318ns (59.513%)  route 11.782ns (40.487%))
  Logic Levels:           56  (CARRY4=43 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    28.292 r  RGB_To_HSV0/HSV_H0_carry/O[2]
                         net (fo=1, routed)           0.000    28.292    RGB_To_HSV0/HSV_H0_carry_n_5
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.488     8.579    RGB_To_HSV0/clk_out1
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[2]/C
                         clock pessimism              0.570     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.062     9.137    RGB_To_HSV0/HSV_H_reg[2]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                         -28.292    
  -------------------------------------------------------------------
                         slack                                -19.155    

Slack (VIOLATED) :        -19.032ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.977ns  (logic 17.195ns (59.341%)  route 11.782ns (40.659%))
  Logic Levels:           56  (CARRY4=43 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    28.169 r  RGB_To_HSV0/HSV_H0_carry/O[1]
                         net (fo=1, routed)           0.000    28.169    RGB_To_HSV0/HSV_H0_carry_n_6
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.488     8.579    RGB_To_HSV0/clk_out1
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[1]/C
                         clock pessimism              0.570     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.062     9.137    RGB_To_HSV0/HSV_H_reg[1]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                         -28.169    
  -------------------------------------------------------------------
                         slack                                -19.032    

Slack (VIOLATED) :        -18.926ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_S_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_S_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.857ns  (logic 17.901ns (62.033%)  route 10.956ns (37.967%))
  Logic Levels:           59  (CARRY4=45 LUT3=12 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.614    -0.805    RGB_To_HSV0/clk_out1
    SLICE_X19Y14         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.386 f  RGB_To_HSV0/HSV_Divisior_S_reg[1]/Q
                         net (fo=21, routed)          0.883     0.497    RGB_To_HSV0/HSV_Divisior_S[1]
    SLICE_X20Y14         LUT6 (Prop_lut6_I1_O)        0.299     0.796 r  RGB_To_HSV0/HSV_S[7]_i_106/O
                         net (fo=13, routed)          0.626     1.422    RGB_To_HSV0/HSV_S[7]_i_106_n_0
    SLICE_X18Y14         LUT5 (Prop_lut5_I1_O)        0.124     1.546 r  RGB_To_HSV0/HSV_S[7]_i_101/O
                         net (fo=1, routed)           0.635     2.182    RGB_To_HSV0/HSV_S[7]_i_101_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.689 r  RGB_To_HSV0/HSV_S_reg[7]_i_80/CO[3]
                         net (fo=1, routed)           0.000     2.689    RGB_To_HSV0/HSV_S_reg[7]_i_80_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  RGB_To_HSV0/HSV_S_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.803    RGB_To_HSV0/HSV_S_reg[7]_i_77_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.074 r  RGB_To_HSV0/HSV_S_reg[7]_i_76/CO[0]
                         net (fo=11, routed)          0.501     3.575    RGB_To_HSV0/HSV_S_reg[7]_i_76_n_3
    SLICE_X18Y17         LUT3 (Prop_lut3_I0_O)        0.373     3.948 r  RGB_To_HSV0/HSV_S[7]_i_87/O
                         net (fo=1, routed)           0.000     3.948    RGB_To_HSV0/HSV_S[7]_i_87_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.481 r  RGB_To_HSV0/HSV_S_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.481    RGB_To_HSV0/HSV_S_reg[7]_i_68_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.598 r  RGB_To_HSV0/HSV_S_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.598    RGB_To_HSV0/HSV_S_reg[7]_i_65_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.755 r  RGB_To_HSV0/HSV_S_reg[7]_i_64/CO[1]
                         net (fo=11, routed)          0.500     5.255    RGB_To_HSV0/HSV_S_reg[7]_i_64_n_2
    SLICE_X19Y18         LUT3 (Prop_lut3_I0_O)        0.332     5.587 r  RGB_To_HSV0/HSV_S[7]_i_75/O
                         net (fo=1, routed)           0.000     5.587    RGB_To_HSV0/HSV_S[7]_i_75_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.137 r  RGB_To_HSV0/HSV_S_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.137    RGB_To_HSV0/HSV_S_reg[7]_i_56_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.251 r  RGB_To_HSV0/HSV_S_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.251    RGB_To_HSV0/HSV_S_reg[7]_i_53_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.408 r  RGB_To_HSV0/HSV_S_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.649     7.057    RGB_To_HSV0/HSV_S_reg[7]_i_52_n_2
    SLICE_X20Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.386 r  RGB_To_HSV0/HSV_S[7]_i_63/O
                         net (fo=1, routed)           0.000     7.386    RGB_To_HSV0/HSV_S[7]_i_63_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.936 r  RGB_To_HSV0/HSV_S_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.936    RGB_To_HSV0/HSV_S_reg[7]_i_44_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  RGB_To_HSV0/HSV_S_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.050    RGB_To_HSV0/HSV_S_reg[7]_i_41_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.207 r  RGB_To_HSV0/HSV_S_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.639     8.846    RGB_To_HSV0/HSV_S_reg[7]_i_40_n_2
    SLICE_X21Y19         LUT3 (Prop_lut3_I0_O)        0.329     9.175 r  RGB_To_HSV0/HSV_S[7]_i_51/O
                         net (fo=1, routed)           0.000     9.175    RGB_To_HSV0/HSV_S[7]_i_51_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.725 r  RGB_To_HSV0/HSV_S_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.725    RGB_To_HSV0/HSV_S_reg[7]_i_32_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.839 r  RGB_To_HSV0/HSV_S_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.839    RGB_To_HSV0/HSV_S_reg[7]_i_29_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.996 r  RGB_To_HSV0/HSV_S_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.691    10.687    RGB_To_HSV0/HSV_S_reg[7]_i_28_n_2
    SLICE_X22Y21         LUT3 (Prop_lut3_I0_O)        0.329    11.016 r  RGB_To_HSV0/HSV_S[7]_i_39/O
                         net (fo=1, routed)           0.000    11.016    RGB_To_HSV0/HSV_S[7]_i_39_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.549 r  RGB_To_HSV0/HSV_S_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.549    RGB_To_HSV0/HSV_S_reg[7]_i_17_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.666 r  RGB_To_HSV0/HSV_S_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.666    RGB_To_HSV0/HSV_S_reg[7]_i_14_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.823 r  RGB_To_HSV0/HSV_S_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.641    12.464    RGB_To_HSV0/HSV_S_reg[7]_i_13_n_2
    SLICE_X21Y22         LUT3 (Prop_lut3_I0_O)        0.332    12.796 r  RGB_To_HSV0/HSV_S[7]_i_27/O
                         net (fo=1, routed)           0.000    12.796    RGB_To_HSV0/HSV_S[7]_i_27_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.346 r  RGB_To_HSV0/HSV_S_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.346    RGB_To_HSV0/HSV_S_reg[7]_i_8_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.460 r  RGB_To_HSV0/HSV_S_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.460    RGB_To_HSV0/HSV_S_reg[7]_i_4_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.617 r  RGB_To_HSV0/HSV_S_reg[7]_i_3/CO[1]
                         net (fo=11, routed)          0.782    14.399    RGB_To_HSV0/HSV_S_reg[7]_i_3_n_2
    SLICE_X22Y24         LUT3 (Prop_lut3_I0_O)        0.329    14.728 r  RGB_To_HSV0/HSV_S[7]_i_24/O
                         net (fo=1, routed)           0.000    14.728    RGB_To_HSV0/HSV_S[7]_i_24_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.261 r  RGB_To_HSV0/HSV_S_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.009    15.270    RGB_To_HSV0/HSV_S_reg[7]_i_7_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.387 r  RGB_To_HSV0/HSV_S_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.387    RGB_To_HSV0/HSV_S_reg[7]_i_2_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    15.566 r  RGB_To_HSV0/HSV_S_reg[7]_i_1/CO[1]
                         net (fo=12, routed)          0.907    16.473    RGB_To_HSV0/Res_S[7]
    SLICE_X21Y25         LUT3 (Prop_lut3_I0_O)        0.332    16.805 r  RGB_To_HSV0/HSV_S[6]_i_12/O
                         net (fo=1, routed)           0.000    16.805    RGB_To_HSV0/HSV_S[6]_i_12_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.355 r  RGB_To_HSV0/HSV_S_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.355    RGB_To_HSV0/HSV_S_reg[6]_i_5_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.469 r  RGB_To_HSV0/HSV_S_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.469    RGB_To_HSV0/HSV_S_reg[6]_i_2_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.647 r  RGB_To_HSV0/HSV_S_reg[6]_i_1/CO[1]
                         net (fo=12, routed)          0.561    18.208    RGB_To_HSV0/Res_S[6]
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.329    18.537 r  RGB_To_HSV0/HSV_S[5]_i_12/O
                         net (fo=1, routed)           0.000    18.537    RGB_To_HSV0/HSV_S[5]_i_12_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.087 r  RGB_To_HSV0/HSV_S_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.087    RGB_To_HSV0/HSV_S_reg[5]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  RGB_To_HSV0/HSV_S_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.201    RGB_To_HSV0/HSV_S_reg[5]_i_2_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.379 r  RGB_To_HSV0/HSV_S_reg[5]_i_1/CO[1]
                         net (fo=12, routed)          0.579    19.958    RGB_To_HSV0/Res_S[5]
    SLICE_X19Y26         LUT3 (Prop_lut3_I0_O)        0.329    20.287 r  RGB_To_HSV0/HSV_S[4]_i_12/O
                         net (fo=1, routed)           0.000    20.287    RGB_To_HSV0/HSV_S[4]_i_12_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.837 r  RGB_To_HSV0/HSV_S_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.837    RGB_To_HSV0/HSV_S_reg[4]_i_5_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.951 r  RGB_To_HSV0/HSV_S_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.951    RGB_To_HSV0/HSV_S_reg[4]_i_2_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.129 r  RGB_To_HSV0/HSV_S_reg[4]_i_1/CO[1]
                         net (fo=12, routed)          0.541    21.670    RGB_To_HSV0/Res_S[4]
    SLICE_X20Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.455 r  RGB_To_HSV0/HSV_S_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.455    RGB_To_HSV0/HSV_S_reg[3]_i_5_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.569 r  RGB_To_HSV0/HSV_S_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.569    RGB_To_HSV0/HSV_S_reg[3]_i_2_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.747 r  RGB_To_HSV0/HSV_S_reg[3]_i_1/CO[1]
                         net (fo=12, routed)          0.555    23.302    RGB_To_HSV0/Res_S[3]
    SLICE_X21Y28         LUT3 (Prop_lut3_I0_O)        0.329    23.631 r  RGB_To_HSV0/HSV_S[2]_i_12/O
                         net (fo=1, routed)           0.000    23.631    RGB_To_HSV0/HSV_S[2]_i_12_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.181 r  RGB_To_HSV0/HSV_S_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.181    RGB_To_HSV0/HSV_S_reg[2]_i_5_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.295 r  RGB_To_HSV0/HSV_S_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.295    RGB_To_HSV0/HSV_S_reg[2]_i_2_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.473 r  RGB_To_HSV0/HSV_S_reg[2]_i_1/CO[1]
                         net (fo=12, routed)          0.592    25.065    RGB_To_HSV0/Res_S[2]
    SLICE_X21Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.850 r  RGB_To_HSV0/HSV_S_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.850    RGB_To_HSV0/HSV_S_reg[1]_i_5_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.964 r  RGB_To_HSV0/HSV_S_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.964    RGB_To_HSV0/HSV_S_reg[1]_i_2_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.142 r  RGB_To_HSV0/HSV_S_reg[1]_i_1/CO[1]
                         net (fo=12, routed)          0.665    26.806    RGB_To_HSV0/Res_S[1]
    SLICE_X20Y33         LUT3 (Prop_lut3_I0_O)        0.329    27.135 r  RGB_To_HSV0/HSV_S[0]_i_12/O
                         net (fo=1, routed)           0.000    27.135    RGB_To_HSV0/HSV_S[0]_i_12_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.667 r  RGB_To_HSV0/HSV_S_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.667    RGB_To_HSV0/HSV_S_reg[0]_i_4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.781 r  RGB_To_HSV0/HSV_S_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.781    RGB_To_HSV0/HSV_S_reg[0]_i_2_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.052 r  RGB_To_HSV0/HSV_S_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    28.052    RGB_To_HSV0/Res_S[0]
    SLICE_X20Y35         FDRE                                         r  RGB_To_HSV0/HSV_S_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.494     8.585    RGB_To_HSV0/clk_out1
    SLICE_X20Y35         FDRE                                         r  RGB_To_HSV0/HSV_S_reg[0]/C
                         clock pessimism              0.570     9.155    
                         clock uncertainty           -0.074     9.081    
    SLICE_X20Y35         FDRE (Setup_fdre_C_D)        0.046     9.127    RGB_To_HSV0/HSV_S_reg[0]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                         -28.052    
  -------------------------------------------------------------------
                         slack                                -18.926    

Slack (VIOLATED) :        -18.855ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.800ns  (logic 17.018ns (59.091%)  route 11.782ns (40.909%))
  Logic Levels:           56  (CARRY4=43 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.992 r  RGB_To_HSV0/HSV_H0_carry/O[0]
                         net (fo=1, routed)           0.000    27.992    RGB_To_HSV0/HSV_H0_carry_n_7
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.488     8.579    RGB_To_HSV0/clk_out1
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[0]/C
                         clock pessimism              0.570     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.062     9.137    RGB_To_HSV0/HSV_H_reg[0]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                         -27.992    
  -------------------------------------------------------------------
                         slack                                -18.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/flg_initial_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.569    -0.557    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y1           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.416 f  MIPI_Camera_Driver/initial_cnt_reg[5]/Q
                         net (fo=4, routed)           0.079    -0.337    MIPI_Camera_Driver/initial_cnt_reg[5]
    SLICE_X6Y1           LUT4 (Prop_lut4_I0_O)        0.045    -0.292 r  MIPI_Camera_Driver/flg_initial_i_1/O
                         net (fo=1, routed)           0.000    -0.292    MIPI_Camera_Driver/flg_initial
    SLICE_X6Y1           FDCE                                         r  MIPI_Camera_Driver/flg_initial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y1           FDCE                                         r  MIPI_Camera_Driver/flg_initial_reg/C
                         clock pessimism              0.246    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X6Y1           FDCE (Hold_fdce_C_D)         0.120    -0.350    MIPI_Camera_Driver/flg_initial_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_l_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_l_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.569    -0.557    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y2           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  MIPI_Camera_Driver/reg_addr_l_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.298    MIPI_Camera_IIC/buf_reg_addr_l_reg[6]_0[1]
    SLICE_X3Y3           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.839    -0.790    MIPI_Camera_IIC/clk_out1
    SLICE_X3Y3           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[1]/C
                         clock pessimism              0.269    -0.521    
                         clock uncertainty            0.074    -0.447    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.075    -0.372    MIPI_Camera_IIC/buf_reg_addr_l_reg[1]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.570    -0.556    MIPI_Camera_Driver/clk_out1
    SLICE_X3Y6           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  MIPI_Camera_Driver/data_w_reg[7]/Q
                         net (fo=1, routed)           0.117    -0.299    MIPI_Camera_IIC/buf_data_reg[7]_0[7]
    SLICE_X4Y6           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.838    -0.791    MIPI_Camera_IIC/clk_out1
    SLICE_X4Y6           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[7]/C
                         clock pessimism              0.269    -0.522    
                         clock uncertainty            0.074    -0.448    
    SLICE_X4Y6           FDCE (Hold_fdce_C_D)         0.070    -0.378    MIPI_Camera_IIC/buf_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.568    -0.558    MIPI_Camera_Driver/clk_out1
    SLICE_X5Y4           FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  MIPI_Camera_Driver/reg_addr_h_reg[4]/Q
                         net (fo=1, routed)           0.101    -0.316    MIPI_Camera_IIC/D[4]
    SLICE_X7Y4           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.838    -0.791    MIPI_Camera_IIC/clk_out1
    SLICE_X7Y4           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_h_reg[4]/C
                         clock pessimism              0.249    -0.542    
                         clock uncertainty            0.074    -0.468    
    SLICE_X7Y4           FDCE (Hold_fdce_C_D)         0.070    -0.398    MIPI_Camera_IIC/buf_reg_addr_h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_l_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.571    -0.555    MIPI_Camera_Driver/clk_out1
    SLICE_X3Y1           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  MIPI_Camera_Driver/reg_addr_l_reg[6]/Q
                         net (fo=1, routed)           0.117    -0.298    MIPI_Camera_IIC/buf_reg_addr_l_reg[6]_0[6]
    SLICE_X5Y1           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.839    -0.790    MIPI_Camera_IIC/clk_out1
    SLICE_X5Y1           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/C
                         clock pessimism              0.269    -0.521    
                         clock uncertainty            0.074    -0.447    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.066    -0.381    MIPI_Camera_IIC/buf_reg_addr_l_reg[6]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 MIPI_Camera_IIC/iic_busy_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/iic_busy_down_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.567    -0.559    MIPI_Camera_IIC/clk_out1
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_IIC/iic_busy_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  MIPI_Camera_IIC/iic_busy_o_reg/Q
                         net (fo=1, routed)           0.056    -0.339    MIPI_Camera_Driver/o_iic_busy
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/iic_busy_down_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.837    -0.792    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/iic_busy_down_reg[0]/C
                         clock pessimism              0.233    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.060    -0.425    MIPI_Camera_Driver/iic_busy_down_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.570    -0.556    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X3Y5           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  MIPI_Camera_Driver/OV5647/data_o_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.303    MIPI_Camera_Driver/data_o[5]
    SLICE_X3Y6           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X3Y6           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[5]/C
                         clock pessimism              0.250    -0.540    
                         clock uncertainty            0.074    -0.466    
    SLICE_X3Y6           FDCE (Hold_fdce_C_D)         0.070    -0.396    MIPI_Camera_Driver/data_w_reg[5]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.315%)  route 0.086ns (31.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X8Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/Q
                         net (fo=4, routed)           0.086    -0.334    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[0]
    SLICE_X9Y8           LUT6 (Prop_lut6_I1_O)        0.045    -0.289 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[3]
    SLICE_X9Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.835    -0.794    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X9Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
                         clock pessimism              0.246    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X9Y8           FDCE (Hold_fdce_C_D)         0.092    -0.382    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.065%)  route 0.087ns (31.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X8Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/Q
                         net (fo=4, routed)           0.087    -0.333    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[0]
    SLICE_X9Y8           LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[2]
    SLICE_X9Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.835    -0.794    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X9Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/C
                         clock pessimism              0.246    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X9Y8           FDCE (Hold_fdce_C_D)         0.091    -0.383    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.569    -0.557    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X4Y1           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  MIPI_Camera_Driver/OV5647/data_o_reg[9]/Q
                         net (fo=1, routed)           0.121    -0.295    MIPI_Camera_Driver/data_o[9]
    SLICE_X4Y2           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y2           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[1]/C
                         clock pessimism              0.249    -0.541    
                         clock uncertainty            0.074    -0.467    
    SLICE_X4Y2           FDCE (Hold_fdce_C_D)         0.070    -0.397    MIPI_Camera_Driver/reg_addr_l_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.564%)  route 1.832ns (51.436%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 3.592 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.764    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.501     3.592    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.162    
                         clock uncertainty           -0.067     4.095    
    SLICE_X10Y26         FDSE (Setup_fdse_C_S)       -0.524     3.571    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.571    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.564%)  route 1.832ns (51.436%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 3.592 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.764    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.501     3.592    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.570     4.162    
                         clock uncertainty           -0.067     4.095    
    SLICE_X10Y26         FDSE (Setup_fdse_C_S)       -0.524     3.571    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.571    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.564%)  route 1.832ns (51.436%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 3.592 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.764    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.501     3.592    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.570     4.162    
                         clock uncertainty           -0.067     4.095    
    SLICE_X10Y26         FDSE (Setup_fdse_C_S)       -0.524     3.571    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.571    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.561%)  route 1.832ns (51.439%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.765    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     3.669    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.561%)  route 1.832ns (51.439%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.765    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     3.669    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.561%)  route 1.832ns (51.439%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.765    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     3.669    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.561%)  route 1.832ns (51.439%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.765    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     3.669    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.730ns (46.619%)  route 1.981ns (53.381%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.609     1.916    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.329     2.245 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.668     2.913    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_CE)      -0.205     3.893    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.893    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.730ns (46.619%)  route 1.981ns (53.381%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.609     1.916    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.329     2.245 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.668     2.913    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_CE)      -0.205     3.893    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.893    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.730ns (46.619%)  route 1.981ns (53.381%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.609     1.916    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.329     2.245 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.668     2.913    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_CE)      -0.205     3.893    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.893    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  0.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/Q
                         net (fo=2, routed)           0.087    -0.338    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[4]
    SLICE_X2Y28          LUT5 (Prop_lut5_I0_O)        0.048    -0.290 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.290    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[5]_i_2_n_0
    SLICE_X2Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.131    -0.355    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/Q
                         net (fo=2, routed)           0.087    -0.338    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[4]
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.045    -0.293 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[4]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120    -0.366    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/Q
                         net (fo=2, routed)           0.064    -0.361    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[2]
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.045    -0.316 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.092    -0.394    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.709%)  route 0.097ns (34.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/Q
                         net (fo=3, routed)           0.097    -0.328    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[3]
    SLICE_X1Y28          LUT3 (Prop_lut3_I1_O)        0.045    -0.283 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[3]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.092    -0.394    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.290    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in[3]
    SLICE_X2Y27          LUT5 (Prop_lut5_I1_O)        0.045    -0.245 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.120    -0.366    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.662%)  route 0.111ns (40.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/Q
                         net (fo=2, routed)           0.111    -0.294    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.072    -0.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/Q
                         net (fo=3, routed)           0.108    -0.317    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[0]
    SLICE_X1Y28          LUT4 (Prop_lut4_I1_O)        0.045    -0.272 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.091    -0.395    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/Q
                         net (fo=2, routed)           0.110    -0.294    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
    SLICE_X3Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.072    -0.417    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.558%)  route 0.138ns (49.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.138    -0.287    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                         clock pessimism              0.250    -0.552    
                         clock uncertainty            0.067    -0.485    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.070    -0.415    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.939%)  route 0.114ns (41.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/Q
                         net (fo=2, routed)           0.114    -0.288    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.072    -0.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 1.435ns (28.316%)  route 3.633ns (71.684%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.686     1.686    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X34Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.478     2.164 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[9]/Q
                         net (fo=17, routed)          1.767     3.931    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Q[9]
    SLICE_X32Y21         LUT4 (Prop_lut4_I2_O)        0.301     4.232 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/p_0_out_carry_i_8/O
                         net (fo=1, routed)           0.000     4.232    RGB_To_HSV0/S[0]
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.764 r  RGB_To_HSV0/p_0_out_carry/CO[3]
                         net (fo=8, routed)           1.866     6.630    RGB_To_HSV0/p_0_out_carry_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I4_O)        0.124     6.754 r  RGB_To_HSV0/Max_RGB_Data[0]_i_1/O
                         net (fo=1, routed)           0.000     6.754    RGB_To_HSV0/MAX_return[0]
    SLICE_X31Y18         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.496     8.587    RGB_To_HSV0/clk_out1
    SLICE_X31Y18         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[0]/C
                         clock pessimism              0.000     8.587    
                         clock uncertainty           -0.274     8.313    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)        0.031     8.344    RGB_To_HSV0/Max_RGB_Data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                          -6.754    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.908ns  (logic 1.254ns (25.551%)  route 3.654ns (74.449%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.687     1.687    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X37Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     2.143 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/Q
                         net (fo=17, routed)          1.951     4.094    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Q[18]
    SLICE_X33Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     4.218    RGB_To_HSV0/Max_RGB_Data_reg[7]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.768 r  RGB_To_HSV0/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.703     6.471    RGB_To_HSV0/p_1_in
    SLICE_X31Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.595 r  RGB_To_HSV0/Max_RGB_Data[1]_i_1/O
                         net (fo=1, routed)           0.000     6.595    RGB_To_HSV0/MAX_return[1]
    SLICE_X31Y21         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.494     8.585    RGB_To_HSV0/clk_out1
    SLICE_X31Y21         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[1]/C
                         clock pessimism              0.000     8.585    
                         clock uncertainty           -0.274     8.311    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.032     8.343    RGB_To_HSV0/Max_RGB_Data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 1.254ns (25.665%)  route 3.632ns (74.335%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.687     1.687    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X37Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     2.143 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/Q
                         net (fo=17, routed)          1.951     4.094    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Q[18]
    SLICE_X33Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     4.218    RGB_To_HSV0/Max_RGB_Data_reg[7]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.768 r  RGB_To_HSV0/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.682     6.449    RGB_To_HSV0/p_1_in
    SLICE_X31Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.573 r  RGB_To_HSV0/Max_RGB_Data[2]_i_1/O
                         net (fo=1, routed)           0.000     6.573    RGB_To_HSV0/MAX_return[2]
    SLICE_X31Y21         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.494     8.585    RGB_To_HSV0/clk_out1
    SLICE_X31Y21         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[2]/C
                         clock pessimism              0.000     8.585    
                         clock uncertainty           -0.274     8.311    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.029     8.340    RGB_To_HSV0/Max_RGB_Data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -6.573    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 1.254ns (25.670%)  route 3.631ns (74.330%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.687     1.687    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X37Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     2.143 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/Q
                         net (fo=17, routed)          1.951     4.094    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Q[18]
    SLICE_X33Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     4.218    RGB_To_HSV0/Max_RGB_Data_reg[7]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.768 r  RGB_To_HSV0/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.681     6.448    RGB_To_HSV0/p_1_in
    SLICE_X31Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.572 r  RGB_To_HSV0/Max_RGB_Data[5]_i_1/O
                         net (fo=1, routed)           0.000     6.572    RGB_To_HSV0/MAX_return[5]
    SLICE_X31Y21         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.494     8.585    RGB_To_HSV0/clk_out1
    SLICE_X31Y21         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[5]/C
                         clock pessimism              0.000     8.585    
                         clock uncertainty           -0.274     8.311    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.031     8.342    RGB_To_HSV0/Max_RGB_Data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                          -6.572    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Min_RGB_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 1.254ns (25.889%)  route 3.590ns (74.111%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.687     1.687    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X37Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     2.143 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/Q
                         net (fo=17, routed)          1.951     4.094    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Q[18]
    SLICE_X32Y19         LUT4 (Prop_lut4_I1_O)        0.124     4.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/MIN_return4_carry_i_7/O
                         net (fo=1, routed)           0.000     4.218    RGB_To_HSV0/Min_RGB_Data_reg[7]_5[1]
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.768 r  RGB_To_HSV0/MIN_return4_carry/CO[3]
                         net (fo=8, routed)           1.639     6.407    RGB_To_HSV0/MIN_return4
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.531 r  RGB_To_HSV0/Min_RGB_Data[1]_i_1/O
                         net (fo=1, routed)           0.000     6.531    RGB_To_HSV0/MIN_return[1]
    SLICE_X30Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.496     8.587    RGB_To_HSV0/clk_out1
    SLICE_X30Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[1]/C
                         clock pessimism              0.000     8.587    
                         clock uncertainty           -0.274     8.313    
    SLICE_X30Y18         FDRE (Setup_fdre_C_D)        0.077     8.390    RGB_To_HSV0/Min_RGB_Data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.390    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Min_RGB_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 1.254ns (25.943%)  route 3.580ns (74.057%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.687     1.687    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X37Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     2.143 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/Q
                         net (fo=17, routed)          1.951     4.094    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Q[18]
    SLICE_X32Y19         LUT4 (Prop_lut4_I1_O)        0.124     4.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/MIN_return4_carry_i_7/O
                         net (fo=1, routed)           0.000     4.218    RGB_To_HSV0/Min_RGB_Data_reg[7]_5[1]
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.768 r  RGB_To_HSV0/MIN_return4_carry/CO[3]
                         net (fo=8, routed)           1.629     6.397    RGB_To_HSV0/MIN_return4
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  RGB_To_HSV0/Min_RGB_Data[3]_i_1/O
                         net (fo=1, routed)           0.000     6.521    RGB_To_HSV0/MIN_return[3]
    SLICE_X30Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.496     8.587    RGB_To_HSV0/clk_out1
    SLICE_X30Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[3]/C
                         clock pessimism              0.000     8.587    
                         clock uncertainty           -0.274     8.313    
    SLICE_X30Y18         FDRE (Setup_fdre_C_D)        0.081     8.394    RGB_To_HSV0/Min_RGB_Data_reg[3]
  -------------------------------------------------------------------
                         required time                          8.394    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 1.254ns (26.471%)  route 3.483ns (73.529%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.687     1.687    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X37Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     2.143 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/Q
                         net (fo=17, routed)          1.951     4.094    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Q[18]
    SLICE_X33Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     4.218    RGB_To_HSV0/Max_RGB_Data_reg[7]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.768 r  RGB_To_HSV0/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.533     6.301    RGB_To_HSV0/p_1_in
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.425 r  RGB_To_HSV0/Max_RGB_Data[7]_i_1/O
                         net (fo=1, routed)           0.000     6.425    RGB_To_HSV0/MAX_return[7]
    SLICE_X31Y20         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.495     8.586    RGB_To_HSV0/clk_out1
    SLICE_X31Y20         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[7]/C
                         clock pessimism              0.000     8.586    
                         clock uncertainty           -0.274     8.312    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)        0.031     8.343    RGB_To_HSV0/Max_RGB_Data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.254ns (27.326%)  route 3.335ns (72.674%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.687     1.687    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X37Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     2.143 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/Q
                         net (fo=17, routed)          1.951     4.094    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Q[18]
    SLICE_X33Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     4.218    RGB_To_HSV0/Max_RGB_Data_reg[7]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.768 r  RGB_To_HSV0/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.384     6.152    RGB_To_HSV0/p_1_in
    SLICE_X31Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.276 r  RGB_To_HSV0/Max_RGB_Data[3]_i_1/O
                         net (fo=1, routed)           0.000     6.276    RGB_To_HSV0/MAX_return[3]
    SLICE_X31Y18         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.496     8.587    RGB_To_HSV0/clk_out1
    SLICE_X31Y18         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[3]/C
                         clock pessimism              0.000     8.587    
                         clock uncertainty           -0.274     8.313    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)        0.031     8.344    RGB_To_HSV0/Max_RGB_Data_reg[3]
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.254ns (27.841%)  route 3.250ns (72.159%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.687     1.687    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X37Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     2.143 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/Q
                         net (fo=17, routed)          1.951     4.094    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Q[18]
    SLICE_X33Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     4.218    RGB_To_HSV0/Max_RGB_Data_reg[7]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.768 r  RGB_To_HSV0/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.300     6.068    RGB_To_HSV0/p_1_in
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.192 r  RGB_To_HSV0/Max_RGB_Data[4]_i_1/O
                         net (fo=1, routed)           0.000     6.192    RGB_To_HSV0/MAX_return[4]
    SLICE_X31Y20         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.495     8.586    RGB_To_HSV0/clk_out1
    SLICE_X31Y20         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[4]/C
                         clock pessimism              0.000     8.586    
                         clock uncertainty           -0.274     8.312    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)        0.029     8.341    RGB_To_HSV0/Max_RGB_Data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.254ns (27.853%)  route 3.248ns (72.147%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.687     1.687    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X37Y21         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     2.143 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[18]/Q
                         net (fo=17, routed)          1.951     4.094    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Q[18]
    SLICE_X33Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.218 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     4.218    RGB_To_HSV0/Max_RGB_Data_reg[7]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.768 r  RGB_To_HSV0/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.298     6.066    RGB_To_HSV0/p_1_in
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.190 r  RGB_To_HSV0/Max_RGB_Data[6]_i_1/O
                         net (fo=1, routed)           0.000     6.190    RGB_To_HSV0/MAX_return[6]
    SLICE_X31Y20         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.495     8.586    RGB_To_HSV0/clk_out1
    SLICE_X31Y20         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[6]/C
                         clock pessimism              0.000     8.586    
                         clock uncertainty           -0.274     8.312    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)        0.031     8.343    RGB_To_HSV0/Max_RGB_Data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                  2.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.820%)  route 0.229ns (55.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.586     0.586    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X33Y18         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[0]/Q
                         net (fo=15, routed)          0.229     0.956    RGB_To_HSV0/Q[0]
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.001 r  RGB_To_HSV0/Max_RGB_Data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.001    RGB_To_HSV0/MAX_return[0]
    SLICE_X31Y18         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.826    -0.803    RGB_To_HSV0/clk_out1
    SLICE_X31Y18         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[0]/C
                         clock pessimism              0.000    -0.803    
                         clock uncertainty            0.274    -0.529    
    SLICE_X31Y18         FDRE (Hold_fdre_C_D)         0.092    -0.437    RGB_To_HSV0/Max_RGB_Data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.450ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Min_RGB_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.748%)  route 0.270ns (59.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.586     0.586    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X33Y18         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[7]/Q
                         net (fo=15, routed)          0.270     0.997    RGB_To_HSV0/Q[7]
    SLICE_X30Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.042 r  RGB_To_HSV0/Min_RGB_Data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.042    RGB_To_HSV0/MIN_return[7]
    SLICE_X30Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.826    -0.803    RGB_To_HSV0/clk_out1
    SLICE_X30Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[7]/C
                         clock pessimism              0.000    -0.803    
                         clock uncertainty            0.274    -0.529    
    SLICE_X30Y18         FDRE (Hold_fdre_C_D)         0.121    -0.408    RGB_To_HSV0/Min_RGB_Data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.528ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Min_RGB_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.660%)  route 0.351ns (65.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.584     0.584    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X35Y20         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[19]/Q
                         net (fo=17, routed)          0.351     1.075    RGB_To_HSV0/Q[19]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.120 r  RGB_To_HSV0/Min_RGB_Data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.120    RGB_To_HSV0/MIN_return[3]
    SLICE_X30Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.826    -0.803    RGB_To_HSV0/clk_out1
    SLICE_X30Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[3]/C
                         clock pessimism              0.000    -0.803    
                         clock uncertainty            0.274    -0.529    
    SLICE_X30Y18         FDRE (Hold_fdre_C_D)         0.121    -0.408    RGB_To_HSV0/Min_RGB_Data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.536ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Min_RGB_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.287%)  route 0.356ns (65.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.585     0.585    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X37Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[17]/Q
                         net (fo=17, routed)          0.356     1.082    RGB_To_HSV0/Q[17]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.127 r  RGB_To_HSV0/Min_RGB_Data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.127    RGB_To_HSV0/MIN_return[1]
    SLICE_X30Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.826    -0.803    RGB_To_HSV0/clk_out1
    SLICE_X30Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[1]/C
                         clock pessimism              0.000    -0.803    
                         clock uncertainty            0.274    -0.529    
    SLICE_X30Y18         FDRE (Hold_fdre_C_D)         0.120    -0.409    RGB_To_HSV0/Min_RGB_Data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.539ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Min_RGB_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.195%)  route 0.358ns (65.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.586     0.586    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X33Y18         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[21]/Q
                         net (fo=17, routed)          0.358     1.085    RGB_To_HSV0/Q[21]
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.130 r  RGB_To_HSV0/Min_RGB_Data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.130    RGB_To_HSV0/MIN_return[5]
    SLICE_X30Y19         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.825    -0.804    RGB_To_HSV0/clk_out1
    SLICE_X30Y19         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[5]/C
                         clock pessimism              0.000    -0.804    
                         clock uncertainty            0.274    -0.530    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.121    -0.409    RGB_To_HSV0/Min_RGB_Data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.551ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.413%)  route 0.339ns (64.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.586     0.586    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X33Y18         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[21]/Q
                         net (fo=17, routed)          0.339     1.066    RGB_To_HSV0/Q[21]
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.111 r  RGB_To_HSV0/Max_RGB_Data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.111    RGB_To_HSV0/MAX_return[5]
    SLICE_X31Y21         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.823    -0.806    RGB_To_HSV0/clk_out1
    SLICE_X31Y21         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[5]/C
                         clock pessimism              0.000    -0.806    
                         clock uncertainty            0.274    -0.532    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.092    -0.440    RGB_To_HSV0/Max_RGB_Data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.569ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.159%)  route 0.359ns (65.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.586     0.586    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X33Y18         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[23]/Q
                         net (fo=15, routed)          0.359     1.085    RGB_To_HSV0/Q[23]
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.130 r  RGB_To_HSV0/Max_RGB_Data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.130    RGB_To_HSV0/MAX_return[7]
    SLICE_X31Y20         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.824    -0.805    RGB_To_HSV0/clk_out1
    SLICE_X31Y20         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[7]/C
                         clock pessimism              0.000    -0.805    
                         clock uncertainty            0.274    -0.531    
    SLICE_X31Y20         FDRE (Hold_fdre_C_D)         0.092    -0.439    RGB_To_HSV0/Max_RGB_Data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.586ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Max_RGB_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.226ns (40.141%)  route 0.337ns (59.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.586     0.586    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X39Y18         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.128     0.714 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[3]/Q
                         net (fo=17, routed)          0.337     1.051    RGB_To_HSV0/Q[3]
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.098     1.149 r  RGB_To_HSV0/Max_RGB_Data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.149    RGB_To_HSV0/MAX_return[3]
    SLICE_X31Y18         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.826    -0.803    RGB_To_HSV0/clk_out1
    SLICE_X31Y18         FDRE                                         r  RGB_To_HSV0/Max_RGB_Data_reg[3]/C
                         clock pessimism              0.000    -0.803    
                         clock uncertainty            0.274    -0.529    
    SLICE_X31Y18         FDRE (Hold_fdre_C_D)         0.092    -0.437    RGB_To_HSV0/Max_RGB_Data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.612ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Min_RGB_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.580%)  route 0.403ns (68.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.586     0.586    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X33Y18         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[0]/Q
                         net (fo=15, routed)          0.403     1.130    RGB_To_HSV0/Q[0]
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.175 r  RGB_To_HSV0/Min_RGB_Data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.175    RGB_To_HSV0/MIN_return[0]
    SLICE_X31Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.826    -0.803    RGB_To_HSV0/clk_out1
    SLICE_X31Y18         FDRE                                         r  RGB_To_HSV0/Min_RGB_Data_reg[0]/C
                         clock pessimism              0.000    -0.803    
                         clock uncertainty            0.274    -0.529    
    SLICE_X31Y18         FDRE (Hold_fdre_C_D)         0.092    -0.437    RGB_To_HSV0/Min_RGB_Data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.619ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Reg_RGB_R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.141ns (24.626%)  route 0.432ns (75.374%))
  Logic Levels:           0  
  Clock Path Skew:        -1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.584     0.584    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X35Y20         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[20]/Q
                         net (fo=17, routed)          0.432     1.156    RGB_To_HSV0/Q[20]
    SLICE_X31Y22         FDRE                                         r  RGB_To_HSV0/Reg_RGB_R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.822    -0.807    RGB_To_HSV0/clk_out1
    SLICE_X31Y22         FDRE                                         r  RGB_To_HSV0/Reg_RGB_R_reg[4]/C
                         clock pessimism              0.000    -0.807    
                         clock uncertainty            0.274    -0.533    
    SLICE_X31Y22         FDRE (Hold_fdre_C_D)         0.070    -0.463    RGB_To_HSV0/Reg_RGB_R_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  1.619    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           32  Failing Endpoints,  Worst Slack      -19.474ns,  Total Violation     -338.136ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.474ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.422ns  (logic 17.640ns (59.956%)  route 11.782ns (40.044%))
  Logic Levels:           58  (CARRY4=45 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.277 r  RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.391 r  RGB_To_HSV0/HSV_H0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.391    RGB_To_HSV0/HSV_H0_carry__0_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    28.614 r  RGB_To_HSV0/HSV_H0_carry__1/O[0]
                         net (fo=1, routed)           0.000    28.614    RGB_To_HSV0/HSV_H0_carry__1_n_7
    SLICE_X23Y29         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.491     8.582    RGB_To_HSV0/clk_out1
    SLICE_X23Y29         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[8]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X23Y29         FDRE (Setup_fdre_C_D)        0.062     9.140    RGB_To_HSV0/HSV_H_reg[8]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                         -28.614    
  -------------------------------------------------------------------
                         slack                                -19.474    

Slack (VIOLATED) :        -19.472ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.419ns  (logic 17.637ns (59.952%)  route 11.782ns (40.048%))
  Logic Levels:           57  (CARRY4=44 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.277 r  RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.611 r  RGB_To_HSV0/HSV_H0_carry__0/O[1]
                         net (fo=1, routed)           0.000    28.611    RGB_To_HSV0/HSV_H0_carry__0_n_6
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.490     8.581    RGB_To_HSV0/clk_out1
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[5]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)        0.062     9.139    RGB_To_HSV0/HSV_H_reg[5]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -28.611    
  -------------------------------------------------------------------
                         slack                                -19.472    

Slack (VIOLATED) :        -19.451ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.398ns  (logic 17.616ns (59.923%)  route 11.782ns (40.077%))
  Logic Levels:           57  (CARRY4=44 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.277 r  RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.590 r  RGB_To_HSV0/HSV_H0_carry__0/O[3]
                         net (fo=1, routed)           0.000    28.590    RGB_To_HSV0/HSV_H0_carry__0_n_4
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.490     8.581    RGB_To_HSV0/clk_out1
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[7]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)        0.062     9.139    RGB_To_HSV0/HSV_H_reg[7]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -28.590    
  -------------------------------------------------------------------
                         slack                                -19.451    

Slack (VIOLATED) :        -19.377ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.324ns  (logic 17.542ns (59.822%)  route 11.782ns (40.178%))
  Logic Levels:           57  (CARRY4=44 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.277 r  RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.516 r  RGB_To_HSV0/HSV_H0_carry__0/O[2]
                         net (fo=1, routed)           0.000    28.516    RGB_To_HSV0/HSV_H0_carry__0_n_5
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.490     8.581    RGB_To_HSV0/clk_out1
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[6]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)        0.062     9.139    RGB_To_HSV0/HSV_H_reg[6]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -28.516    
  -------------------------------------------------------------------
                         slack                                -19.377    

Slack (VIOLATED) :        -19.361ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.308ns  (logic 17.526ns (59.800%)  route 11.782ns (40.200%))
  Logic Levels:           57  (CARRY4=44 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.277 r  RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    28.500 r  RGB_To_HSV0/HSV_H0_carry__0/O[0]
                         net (fo=1, routed)           0.000    28.500    RGB_To_HSV0/HSV_H0_carry__0_n_7
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.490     8.581    RGB_To_HSV0/clk_out1
    SLICE_X23Y28         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[4]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)        0.062     9.139    RGB_To_HSV0/HSV_H_reg[4]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -28.500    
  -------------------------------------------------------------------
                         slack                                -19.361    

Slack (VIOLATED) :        -19.214ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.159ns  (logic 17.377ns (59.595%)  route 11.782ns (40.405%))
  Logic Levels:           56  (CARRY4=43 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    28.351 r  RGB_To_HSV0/HSV_H0_carry/O[3]
                         net (fo=1, routed)           0.000    28.351    RGB_To_HSV0/HSV_H0_carry_n_4
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.488     8.579    RGB_To_HSV0/clk_out1
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[3]/C
                         clock pessimism              0.570     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.062     9.137    RGB_To_HSV0/HSV_H_reg[3]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                         -28.351    
  -------------------------------------------------------------------
                         slack                                -19.214    

Slack (VIOLATED) :        -19.155ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.100ns  (logic 17.318ns (59.513%)  route 11.782ns (40.487%))
  Logic Levels:           56  (CARRY4=43 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    28.292 r  RGB_To_HSV0/HSV_H0_carry/O[2]
                         net (fo=1, routed)           0.000    28.292    RGB_To_HSV0/HSV_H0_carry_n_5
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.488     8.579    RGB_To_HSV0/clk_out1
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[2]/C
                         clock pessimism              0.570     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.062     9.137    RGB_To_HSV0/HSV_H_reg[2]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                         -28.292    
  -------------------------------------------------------------------
                         slack                                -19.155    

Slack (VIOLATED) :        -19.032ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.977ns  (logic 17.195ns (59.341%)  route 11.782ns (40.659%))
  Logic Levels:           56  (CARRY4=43 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    28.169 r  RGB_To_HSV0/HSV_H0_carry/O[1]
                         net (fo=1, routed)           0.000    28.169    RGB_To_HSV0/HSV_H0_carry_n_6
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.488     8.579    RGB_To_HSV0/clk_out1
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[1]/C
                         clock pessimism              0.570     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.062     9.137    RGB_To_HSV0/HSV_H_reg[1]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                         -28.169    
  -------------------------------------------------------------------
                         slack                                -19.032    

Slack (VIOLATED) :        -18.926ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_S_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_S_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.857ns  (logic 17.901ns (62.033%)  route 10.956ns (37.967%))
  Logic Levels:           59  (CARRY4=45 LUT3=12 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.614    -0.805    RGB_To_HSV0/clk_out1
    SLICE_X19Y14         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.386 f  RGB_To_HSV0/HSV_Divisior_S_reg[1]/Q
                         net (fo=21, routed)          0.883     0.497    RGB_To_HSV0/HSV_Divisior_S[1]
    SLICE_X20Y14         LUT6 (Prop_lut6_I1_O)        0.299     0.796 r  RGB_To_HSV0/HSV_S[7]_i_106/O
                         net (fo=13, routed)          0.626     1.422    RGB_To_HSV0/HSV_S[7]_i_106_n_0
    SLICE_X18Y14         LUT5 (Prop_lut5_I1_O)        0.124     1.546 r  RGB_To_HSV0/HSV_S[7]_i_101/O
                         net (fo=1, routed)           0.635     2.182    RGB_To_HSV0/HSV_S[7]_i_101_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.689 r  RGB_To_HSV0/HSV_S_reg[7]_i_80/CO[3]
                         net (fo=1, routed)           0.000     2.689    RGB_To_HSV0/HSV_S_reg[7]_i_80_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  RGB_To_HSV0/HSV_S_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.803    RGB_To_HSV0/HSV_S_reg[7]_i_77_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.074 r  RGB_To_HSV0/HSV_S_reg[7]_i_76/CO[0]
                         net (fo=11, routed)          0.501     3.575    RGB_To_HSV0/HSV_S_reg[7]_i_76_n_3
    SLICE_X18Y17         LUT3 (Prop_lut3_I0_O)        0.373     3.948 r  RGB_To_HSV0/HSV_S[7]_i_87/O
                         net (fo=1, routed)           0.000     3.948    RGB_To_HSV0/HSV_S[7]_i_87_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.481 r  RGB_To_HSV0/HSV_S_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.481    RGB_To_HSV0/HSV_S_reg[7]_i_68_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.598 r  RGB_To_HSV0/HSV_S_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.598    RGB_To_HSV0/HSV_S_reg[7]_i_65_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.755 r  RGB_To_HSV0/HSV_S_reg[7]_i_64/CO[1]
                         net (fo=11, routed)          0.500     5.255    RGB_To_HSV0/HSV_S_reg[7]_i_64_n_2
    SLICE_X19Y18         LUT3 (Prop_lut3_I0_O)        0.332     5.587 r  RGB_To_HSV0/HSV_S[7]_i_75/O
                         net (fo=1, routed)           0.000     5.587    RGB_To_HSV0/HSV_S[7]_i_75_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.137 r  RGB_To_HSV0/HSV_S_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.137    RGB_To_HSV0/HSV_S_reg[7]_i_56_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.251 r  RGB_To_HSV0/HSV_S_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.251    RGB_To_HSV0/HSV_S_reg[7]_i_53_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.408 r  RGB_To_HSV0/HSV_S_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.649     7.057    RGB_To_HSV0/HSV_S_reg[7]_i_52_n_2
    SLICE_X20Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.386 r  RGB_To_HSV0/HSV_S[7]_i_63/O
                         net (fo=1, routed)           0.000     7.386    RGB_To_HSV0/HSV_S[7]_i_63_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.936 r  RGB_To_HSV0/HSV_S_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.936    RGB_To_HSV0/HSV_S_reg[7]_i_44_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  RGB_To_HSV0/HSV_S_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.050    RGB_To_HSV0/HSV_S_reg[7]_i_41_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.207 r  RGB_To_HSV0/HSV_S_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.639     8.846    RGB_To_HSV0/HSV_S_reg[7]_i_40_n_2
    SLICE_X21Y19         LUT3 (Prop_lut3_I0_O)        0.329     9.175 r  RGB_To_HSV0/HSV_S[7]_i_51/O
                         net (fo=1, routed)           0.000     9.175    RGB_To_HSV0/HSV_S[7]_i_51_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.725 r  RGB_To_HSV0/HSV_S_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.725    RGB_To_HSV0/HSV_S_reg[7]_i_32_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.839 r  RGB_To_HSV0/HSV_S_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.839    RGB_To_HSV0/HSV_S_reg[7]_i_29_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.996 r  RGB_To_HSV0/HSV_S_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.691    10.687    RGB_To_HSV0/HSV_S_reg[7]_i_28_n_2
    SLICE_X22Y21         LUT3 (Prop_lut3_I0_O)        0.329    11.016 r  RGB_To_HSV0/HSV_S[7]_i_39/O
                         net (fo=1, routed)           0.000    11.016    RGB_To_HSV0/HSV_S[7]_i_39_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.549 r  RGB_To_HSV0/HSV_S_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.549    RGB_To_HSV0/HSV_S_reg[7]_i_17_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.666 r  RGB_To_HSV0/HSV_S_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.666    RGB_To_HSV0/HSV_S_reg[7]_i_14_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.823 r  RGB_To_HSV0/HSV_S_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.641    12.464    RGB_To_HSV0/HSV_S_reg[7]_i_13_n_2
    SLICE_X21Y22         LUT3 (Prop_lut3_I0_O)        0.332    12.796 r  RGB_To_HSV0/HSV_S[7]_i_27/O
                         net (fo=1, routed)           0.000    12.796    RGB_To_HSV0/HSV_S[7]_i_27_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.346 r  RGB_To_HSV0/HSV_S_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.346    RGB_To_HSV0/HSV_S_reg[7]_i_8_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.460 r  RGB_To_HSV0/HSV_S_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.460    RGB_To_HSV0/HSV_S_reg[7]_i_4_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.617 r  RGB_To_HSV0/HSV_S_reg[7]_i_3/CO[1]
                         net (fo=11, routed)          0.782    14.399    RGB_To_HSV0/HSV_S_reg[7]_i_3_n_2
    SLICE_X22Y24         LUT3 (Prop_lut3_I0_O)        0.329    14.728 r  RGB_To_HSV0/HSV_S[7]_i_24/O
                         net (fo=1, routed)           0.000    14.728    RGB_To_HSV0/HSV_S[7]_i_24_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.261 r  RGB_To_HSV0/HSV_S_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.009    15.270    RGB_To_HSV0/HSV_S_reg[7]_i_7_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.387 r  RGB_To_HSV0/HSV_S_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.387    RGB_To_HSV0/HSV_S_reg[7]_i_2_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    15.566 r  RGB_To_HSV0/HSV_S_reg[7]_i_1/CO[1]
                         net (fo=12, routed)          0.907    16.473    RGB_To_HSV0/Res_S[7]
    SLICE_X21Y25         LUT3 (Prop_lut3_I0_O)        0.332    16.805 r  RGB_To_HSV0/HSV_S[6]_i_12/O
                         net (fo=1, routed)           0.000    16.805    RGB_To_HSV0/HSV_S[6]_i_12_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.355 r  RGB_To_HSV0/HSV_S_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.355    RGB_To_HSV0/HSV_S_reg[6]_i_5_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.469 r  RGB_To_HSV0/HSV_S_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.469    RGB_To_HSV0/HSV_S_reg[6]_i_2_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.647 r  RGB_To_HSV0/HSV_S_reg[6]_i_1/CO[1]
                         net (fo=12, routed)          0.561    18.208    RGB_To_HSV0/Res_S[6]
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.329    18.537 r  RGB_To_HSV0/HSV_S[5]_i_12/O
                         net (fo=1, routed)           0.000    18.537    RGB_To_HSV0/HSV_S[5]_i_12_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.087 r  RGB_To_HSV0/HSV_S_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.087    RGB_To_HSV0/HSV_S_reg[5]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  RGB_To_HSV0/HSV_S_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.201    RGB_To_HSV0/HSV_S_reg[5]_i_2_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.379 r  RGB_To_HSV0/HSV_S_reg[5]_i_1/CO[1]
                         net (fo=12, routed)          0.579    19.958    RGB_To_HSV0/Res_S[5]
    SLICE_X19Y26         LUT3 (Prop_lut3_I0_O)        0.329    20.287 r  RGB_To_HSV0/HSV_S[4]_i_12/O
                         net (fo=1, routed)           0.000    20.287    RGB_To_HSV0/HSV_S[4]_i_12_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.837 r  RGB_To_HSV0/HSV_S_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.837    RGB_To_HSV0/HSV_S_reg[4]_i_5_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.951 r  RGB_To_HSV0/HSV_S_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.951    RGB_To_HSV0/HSV_S_reg[4]_i_2_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.129 r  RGB_To_HSV0/HSV_S_reg[4]_i_1/CO[1]
                         net (fo=12, routed)          0.541    21.670    RGB_To_HSV0/Res_S[4]
    SLICE_X20Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.455 r  RGB_To_HSV0/HSV_S_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.455    RGB_To_HSV0/HSV_S_reg[3]_i_5_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.569 r  RGB_To_HSV0/HSV_S_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.569    RGB_To_HSV0/HSV_S_reg[3]_i_2_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.747 r  RGB_To_HSV0/HSV_S_reg[3]_i_1/CO[1]
                         net (fo=12, routed)          0.555    23.302    RGB_To_HSV0/Res_S[3]
    SLICE_X21Y28         LUT3 (Prop_lut3_I0_O)        0.329    23.631 r  RGB_To_HSV0/HSV_S[2]_i_12/O
                         net (fo=1, routed)           0.000    23.631    RGB_To_HSV0/HSV_S[2]_i_12_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.181 r  RGB_To_HSV0/HSV_S_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.181    RGB_To_HSV0/HSV_S_reg[2]_i_5_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.295 r  RGB_To_HSV0/HSV_S_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.295    RGB_To_HSV0/HSV_S_reg[2]_i_2_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.473 r  RGB_To_HSV0/HSV_S_reg[2]_i_1/CO[1]
                         net (fo=12, routed)          0.592    25.065    RGB_To_HSV0/Res_S[2]
    SLICE_X21Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.850 r  RGB_To_HSV0/HSV_S_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.850    RGB_To_HSV0/HSV_S_reg[1]_i_5_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.964 r  RGB_To_HSV0/HSV_S_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.964    RGB_To_HSV0/HSV_S_reg[1]_i_2_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.142 r  RGB_To_HSV0/HSV_S_reg[1]_i_1/CO[1]
                         net (fo=12, routed)          0.665    26.806    RGB_To_HSV0/Res_S[1]
    SLICE_X20Y33         LUT3 (Prop_lut3_I0_O)        0.329    27.135 r  RGB_To_HSV0/HSV_S[0]_i_12/O
                         net (fo=1, routed)           0.000    27.135    RGB_To_HSV0/HSV_S[0]_i_12_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.667 r  RGB_To_HSV0/HSV_S_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.667    RGB_To_HSV0/HSV_S_reg[0]_i_4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.781 r  RGB_To_HSV0/HSV_S_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.781    RGB_To_HSV0/HSV_S_reg[0]_i_2_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.052 r  RGB_To_HSV0/HSV_S_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    28.052    RGB_To_HSV0/Res_S[0]
    SLICE_X20Y35         FDRE                                         r  RGB_To_HSV0/HSV_S_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.494     8.585    RGB_To_HSV0/clk_out1
    SLICE_X20Y35         FDRE                                         r  RGB_To_HSV0/HSV_S_reg[0]/C
                         clock pessimism              0.570     9.155    
                         clock uncertainty           -0.074     9.081    
    SLICE_X20Y35         FDRE (Setup_fdre_C_D)        0.046     9.127    RGB_To_HSV0/HSV_S_reg[0]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                         -28.052    
  -------------------------------------------------------------------
                         slack                                -18.926    

Slack (VIOLATED) :        -18.855ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/HSV_H_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.800ns  (logic 17.018ns (59.091%)  route 11.782ns (40.909%))
  Logic Levels:           56  (CARRY4=43 LUT1=1 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611    -0.808    RGB_To_HSV0/clk_out1
    SLICE_X20Y16         FDRE                                         r  RGB_To_HSV0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  RGB_To_HSV0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          1.118     0.766    RGB_To_HSV0/HSV_Divisior_H[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.862     1.752    RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.876 r  RGB_To_HSV0/Divider_Res_H__7_carry_i_4/O
                         net (fo=1, routed)           0.547     2.424    RGB_To_HSV0/Divider_Res_H__7_carry_i_4_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.944 r  RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.944    RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.061 r  RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.061    RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.315 r  RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.799     4.114    RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X21Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     4.937 r  RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.051    RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.208 r  RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.859     6.067    RGB_To_HSV0/CO[0]
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.329     6.396 r  RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000     6.396    RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.946    RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.060    RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 r  RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.551     7.768    RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     8.097 r  RGB_To_HSV0/HSV_H0_carry__1_i_27/O
                         net (fo=1, routed)           0.000     8.097    RGB_To_HSV0/HSV_H0_carry__1_i_27_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.630 r  RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.630    RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.747    RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.904 r  RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.678     9.581    RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.384 r  RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.384    RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.501 r  RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.501    RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.658 r  RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.686    11.345    RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    11.677 r  RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    11.677    RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.227 r  RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.227    RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.341    RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.498 r  RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.526    13.024    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[5]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.329    13.353 r  RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    13.353    RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.903    RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.017    RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.174 r  RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.687    14.861    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.329    15.190 r  RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    15.190    RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.740 r  RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.740    RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.854 r  RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.854    RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.011 r  RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.524    16.534    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[3]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.863 r  RGB_To_HSV0/HSV_H0_carry_i_20/O
                         net (fo=1, routed)           0.000    16.863    RGB_To_HSV0/HSV_H0_carry_i_20_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.396 r  RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.396    RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.513    RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.670 r  RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.566    18.237    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[2]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.569 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    18.569    RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.119 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.119    RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009    19.242    RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.399 r  RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.621    20.019    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[1]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.348 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_33/O
                         net (fo=1, routed)           0.000    20.348    RGB_To_HSV0/Divider_Res_H__449_carry_i_33_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.898 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.898    RGB_To_HSV0/Divider_Res_H__449_carry_i_18_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.012 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.012    RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.169 r  RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.661    21.830    RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I0_O)        0.329    22.159 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    22.159    RGB_To_HSV0/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.692 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.692    RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.809    RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.966 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.640    23.606    RGB_To_HSV0/Res_H[2]
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.332    23.938 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.938    RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.488 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.602 r  RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.602    RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.759 r  RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.752    25.510    RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.310 r  RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    26.310    RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.427 r  RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.427    RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.681 f  RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.696    27.378    RGB_To_HSV0/Res_H[0]
    SLICE_X23Y27         LUT1 (Prop_lut1_I0_O)        0.367    27.745 r  RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    27.745    RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.992 r  RGB_To_HSV0/HSV_H0_carry/O[0]
                         net (fo=1, routed)           0.000    27.992    RGB_To_HSV0/HSV_H0_carry_n_7
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         1.488     8.579    RGB_To_HSV0/clk_out1
    SLICE_X23Y27         FDRE                                         r  RGB_To_HSV0/HSV_H_reg[0]/C
                         clock pessimism              0.570     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.062     9.137    RGB_To_HSV0/HSV_H_reg[0]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                         -27.992    
  -------------------------------------------------------------------
                         slack                                -18.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/flg_initial_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.569    -0.557    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y1           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.416 f  MIPI_Camera_Driver/initial_cnt_reg[5]/Q
                         net (fo=4, routed)           0.079    -0.337    MIPI_Camera_Driver/initial_cnt_reg[5]
    SLICE_X6Y1           LUT4 (Prop_lut4_I0_O)        0.045    -0.292 r  MIPI_Camera_Driver/flg_initial_i_1/O
                         net (fo=1, routed)           0.000    -0.292    MIPI_Camera_Driver/flg_initial
    SLICE_X6Y1           FDCE                                         r  MIPI_Camera_Driver/flg_initial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y1           FDCE                                         r  MIPI_Camera_Driver/flg_initial_reg/C
                         clock pessimism              0.246    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X6Y1           FDCE (Hold_fdce_C_D)         0.120    -0.350    MIPI_Camera_Driver/flg_initial_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_l_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_l_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.569    -0.557    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y2           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  MIPI_Camera_Driver/reg_addr_l_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.298    MIPI_Camera_IIC/buf_reg_addr_l_reg[6]_0[1]
    SLICE_X3Y3           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.839    -0.790    MIPI_Camera_IIC/clk_out1
    SLICE_X3Y3           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[1]/C
                         clock pessimism              0.269    -0.521    
                         clock uncertainty            0.074    -0.447    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.075    -0.372    MIPI_Camera_IIC/buf_reg_addr_l_reg[1]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.570    -0.556    MIPI_Camera_Driver/clk_out1
    SLICE_X3Y6           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  MIPI_Camera_Driver/data_w_reg[7]/Q
                         net (fo=1, routed)           0.117    -0.299    MIPI_Camera_IIC/buf_data_reg[7]_0[7]
    SLICE_X4Y6           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.838    -0.791    MIPI_Camera_IIC/clk_out1
    SLICE_X4Y6           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[7]/C
                         clock pessimism              0.269    -0.522    
                         clock uncertainty            0.074    -0.448    
    SLICE_X4Y6           FDCE (Hold_fdce_C_D)         0.070    -0.378    MIPI_Camera_IIC/buf_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.568    -0.558    MIPI_Camera_Driver/clk_out1
    SLICE_X5Y4           FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  MIPI_Camera_Driver/reg_addr_h_reg[4]/Q
                         net (fo=1, routed)           0.101    -0.316    MIPI_Camera_IIC/D[4]
    SLICE_X7Y4           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.838    -0.791    MIPI_Camera_IIC/clk_out1
    SLICE_X7Y4           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_h_reg[4]/C
                         clock pessimism              0.249    -0.542    
                         clock uncertainty            0.074    -0.468    
    SLICE_X7Y4           FDCE (Hold_fdce_C_D)         0.070    -0.398    MIPI_Camera_IIC/buf_reg_addr_h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_l_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.571    -0.555    MIPI_Camera_Driver/clk_out1
    SLICE_X3Y1           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  MIPI_Camera_Driver/reg_addr_l_reg[6]/Q
                         net (fo=1, routed)           0.117    -0.298    MIPI_Camera_IIC/buf_reg_addr_l_reg[6]_0[6]
    SLICE_X5Y1           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.839    -0.790    MIPI_Camera_IIC/clk_out1
    SLICE_X5Y1           FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/C
                         clock pessimism              0.269    -0.521    
                         clock uncertainty            0.074    -0.447    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.066    -0.381    MIPI_Camera_IIC/buf_reg_addr_l_reg[6]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 MIPI_Camera_IIC/iic_busy_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/iic_busy_down_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.567    -0.559    MIPI_Camera_IIC/clk_out1
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_IIC/iic_busy_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  MIPI_Camera_IIC/iic_busy_o_reg/Q
                         net (fo=1, routed)           0.056    -0.339    MIPI_Camera_Driver/o_iic_busy
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/iic_busy_down_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.837    -0.792    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/iic_busy_down_reg[0]/C
                         clock pessimism              0.233    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.060    -0.425    MIPI_Camera_Driver/iic_busy_down_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.570    -0.556    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X3Y5           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  MIPI_Camera_Driver/OV5647/data_o_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.303    MIPI_Camera_Driver/data_o[5]
    SLICE_X3Y6           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X3Y6           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[5]/C
                         clock pessimism              0.250    -0.540    
                         clock uncertainty            0.074    -0.466    
    SLICE_X3Y6           FDCE (Hold_fdce_C_D)         0.070    -0.396    MIPI_Camera_Driver/data_w_reg[5]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.315%)  route 0.086ns (31.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X8Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/Q
                         net (fo=4, routed)           0.086    -0.334    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[0]
    SLICE_X9Y8           LUT6 (Prop_lut6_I1_O)        0.045    -0.289 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[3]
    SLICE_X9Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.835    -0.794    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X9Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
                         clock pessimism              0.246    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X9Y8           FDCE (Hold_fdce_C_D)         0.092    -0.382    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.065%)  route 0.087ns (31.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X8Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/Q
                         net (fo=4, routed)           0.087    -0.333    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[0]
    SLICE_X9Y8           LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[2]
    SLICE_X9Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.835    -0.794    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X9Y8           FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/C
                         clock pessimism              0.246    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X9Y8           FDCE (Hold_fdce_C_D)         0.091    -0.383    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.569    -0.557    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X4Y1           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  MIPI_Camera_Driver/OV5647/data_o_reg[9]/Q
                         net (fo=1, routed)           0.121    -0.295    MIPI_Camera_Driver/data_o[9]
    SLICE_X4Y2           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=417, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y2           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[1]/C
                         clock pessimism              0.249    -0.541    
                         clock uncertainty            0.074    -0.467    
    SLICE_X4Y2           FDCE (Hold_fdce_C_D)         0.070    -0.397    MIPI_Camera_Driver/reg_addr_l_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.564%)  route 1.832ns (51.436%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 3.592 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.764    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.501     3.592    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.162    
                         clock uncertainty           -0.067     4.095    
    SLICE_X10Y26         FDSE (Setup_fdse_C_S)       -0.524     3.571    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.571    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.564%)  route 1.832ns (51.436%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 3.592 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.764    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.501     3.592    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.570     4.162    
                         clock uncertainty           -0.067     4.095    
    SLICE_X10Y26         FDSE (Setup_fdse_C_S)       -0.524     3.571    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.571    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.564%)  route 1.832ns (51.436%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 3.592 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.764    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.501     3.592    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X10Y26         FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.570     4.162    
                         clock uncertainty           -0.067     4.095    
    SLICE_X10Y26         FDSE (Setup_fdse_C_S)       -0.524     3.571    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.571    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.561%)  route 1.832ns (51.439%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.765    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     3.669    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.561%)  route 1.832ns (51.439%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.765    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     3.669    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.561%)  route 1.832ns (51.439%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.765    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     3.669    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.730ns (48.561%)  route 1.832ns (51.439%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.459     1.767    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.329     2.096 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.669     2.765    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     3.669    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.730ns (46.619%)  route 1.981ns (53.381%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.609     1.916    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.329     2.245 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.668     2.913    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_CE)      -0.205     3.893    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.893    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.730ns (46.619%)  route 1.981ns (53.381%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.609     1.916    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.329     2.245 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.668     2.913    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_CE)      -0.205     3.893    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.893    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.730ns (46.619%)  route 1.981ns (53.381%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.695     0.354    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.478 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.478    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.028 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     1.037    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.151 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.151    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.308 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.609     1.916    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.329     2.245 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.668     2.913    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_CE)      -0.205     3.893    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.893    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  0.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/Q
                         net (fo=2, routed)           0.087    -0.338    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[4]
    SLICE_X2Y28          LUT5 (Prop_lut5_I0_O)        0.048    -0.290 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.290    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[5]_i_2_n_0
    SLICE_X2Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.131    -0.355    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/Q
                         net (fo=2, routed)           0.087    -0.338    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[4]
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.045    -0.293 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[4]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120    -0.366    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/Q
                         net (fo=2, routed)           0.064    -0.361    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[2]
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.045    -0.316 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.092    -0.394    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.709%)  route 0.097ns (34.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/Q
                         net (fo=3, routed)           0.097    -0.328    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[3]
    SLICE_X1Y28          LUT3 (Prop_lut3_I1_O)        0.045    -0.283 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[3]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.092    -0.394    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.290    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in[3]
    SLICE_X2Y27          LUT5 (Prop_lut5_I1_O)        0.045    -0.245 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.120    -0.366    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.662%)  route 0.111ns (40.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/Q
                         net (fo=2, routed)           0.111    -0.294    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.072    -0.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/Q
                         net (fo=3, routed)           0.108    -0.317    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[0]
    SLICE_X1Y28          LUT4 (Prop_lut4_I1_O)        0.045    -0.272 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.091    -0.395    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/Q
                         net (fo=2, routed)           0.110    -0.294    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
    SLICE_X3Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.072    -0.417    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.558%)  route 0.138ns (49.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.138    -0.287    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                         clock pessimism              0.250    -0.552    
                         clock uncertainty            0.067    -0.485    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.070    -0.415    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.939%)  route 0.114ns (41.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/Q
                         net (fo=2, routed)           0.114    -0.288    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.072    -0.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        8.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.401ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.478ns (49.578%)  route 0.486ns (50.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.634     1.634    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X2Y35          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDPE (Prop_fdpe_C_Q)         0.478     2.112 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.486     2.599    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X2Y38          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.516    11.516    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X2Y38          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.090    11.606    
                         clock uncertainty           -0.074    11.532    
    SLICE_X2Y38          FDPE (Recov_fdpe_C_PRE)     -0.532    11.000    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         11.000    
                         arrival time                          -2.599    
  -------------------------------------------------------------------
                         slack                                  8.401    

Slack (MET) :             8.401ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.478ns (49.578%)  route 0.486ns (50.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.634     1.634    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X2Y35          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDPE (Prop_fdpe_C_Q)         0.478     2.112 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.486     2.599    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X2Y38          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.516    11.516    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X2Y38          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.090    11.606    
                         clock uncertainty           -0.074    11.532    
    SLICE_X2Y38          FDPE (Recov_fdpe_C_PRE)     -0.532    11.000    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         11.000    
                         arrival time                          -2.599    
  -------------------------------------------------------------------
                         slack                                  8.401    

Slack (MET) :             8.401ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.478ns (49.578%)  route 0.486ns (50.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.634     1.634    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X2Y35          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDPE (Prop_fdpe_C_Q)         0.478     2.112 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.486     2.599    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X2Y38          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.516    11.516    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X2Y38          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.090    11.606    
                         clock uncertainty           -0.074    11.532    
    SLICE_X2Y38          FDPE (Recov_fdpe_C_PRE)     -0.532    11.000    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         11.000    
                         arrival time                          -2.599    
  -------------------------------------------------------------------
                         slack                                  8.401    

Slack (MET) :             8.443ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.478ns (49.578%)  route 0.486ns (50.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.634     1.634    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X2Y35          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDPE (Prop_fdpe_C_Q)         0.478     2.112 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.486     2.599    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X2Y38          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         1.516    11.516    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X2Y38          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.090    11.606    
                         clock uncertainty           -0.074    11.532    
    SLICE_X2Y38          FDPE (Recov_fdpe_C_PRE)     -0.490    11.042    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.042    
                         arrival time                          -2.599    
  -------------------------------------------------------------------
                         slack                                  8.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.240%)  route 0.179ns (54.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X2Y35          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDPE (Prop_fdpe_C_Q)         0.148     0.714 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.179     0.893    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X2Y38          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.837     0.837    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X2Y38          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.253     0.584    
    SLICE_X2Y38          FDPE (Remov_fdpe_C_PRE)     -0.124     0.460    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.460    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.240%)  route 0.179ns (54.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X2Y35          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDPE (Prop_fdpe_C_Q)         0.148     0.714 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.179     0.893    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X2Y38          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.837     0.837    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X2Y38          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.253     0.584    
    SLICE_X2Y38          FDPE (Remov_fdpe_C_PRE)     -0.124     0.460    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.460    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.240%)  route 0.179ns (54.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X2Y35          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDPE (Prop_fdpe_C_Q)         0.148     0.714 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.179     0.893    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X2Y38          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.837     0.837    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X2Y38          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.253     0.584    
    SLICE_X2Y38          FDPE (Remov_fdpe_C_PRE)     -0.124     0.460    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.460    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.240%)  route 0.179ns (54.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X2Y35          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDPE (Prop_fdpe_C_Q)         0.148     0.714 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.179     0.893    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X2Y38          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=418, routed)         0.837     0.837    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X2Y38          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.253     0.584    
    SLICE_X2Y38          FDPE (Remov_fdpe_C_PRE)     -0.124     0.460    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.460    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.433    





