<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>SBIR Phase I:  Novel Hybrid Rapid Thermal Processing (HRTP) Systems for Annealing of Advanced Silicon on Insulator (SOI) Devices</AwardTitle>
<AwardEffectiveDate>01/01/2006</AwardEffectiveDate>
<AwardExpirationDate>06/30/2006</AwardExpirationDate>
<AwardTotalIntnAmount>100000.00</AwardTotalIntnAmount>
<AwardAmount>100000</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>07070000</Code>
<Directorate>
<Abbreviation>ENG</Abbreviation>
<LongName>Directorate For Engineering</LongName>
</Directorate>
<Division>
<Abbreviation>IIP</Abbreviation>
<LongName>Div Of Industrial Innovation &amp; Partnersh</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>TIMOTHY J. RUDD</SignBlockName>
</ProgramOfficer>
<AbstractNarration>This Small Business Innovation Research (SBIR) project focuses on development of&lt;br/&gt;novel high-temperature annealing system for processing for advanced silicon on insulator&lt;br/&gt;(SOI) devices. The present rapid thermal annealing (RTA) systems, lead to substantial&lt;br/&gt;profile broadening because of their large time constants. The company proposes the&lt;br/&gt;development of a novel Hybrid Rapid Thermal Process (HRTP) system which combines&lt;br/&gt;all the advantages of RTA and laser annealing while at the same time eliminating its&lt;br/&gt;disadvantages. The use of SOI wafers can further extend annealing times by significantly&lt;br/&gt;reducing heat flow to the substrates. In the Phase I we plan to conduct simulation and&lt;br/&gt;preliminary experimental studies to establish the viability of this concept and obtain the&lt;br/&gt;necessary design parameters to construct a prototype system during Phase II of this&lt;br/&gt;project. Rapid Thermal Processing (RTP) systems are a critical part of semiconductor&lt;br/&gt;manufacturing operations and are used to form gate oxides, silicides and annealed ionimplanted dopants for formation of ultra-shallow junctions. &lt;br/&gt;&lt;br/&gt;Commercially, the market-size for these applications exceeds $500 M/year. With the rapid miniaturization of the devices, there is a strong need to develop higher ramp rate and higher temperature annealing systems to achieve the formation of ultra-shallow junctions. The proposed HRTP system is expected to fill this niche The HRTP system can also be used in thermal annealing of wide band gap semiconductors such as GaN and SiC as they require extremely high temperature, which cannot be achieved by traditional systems.&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>11/08/2005</MinAmdLetterDate>
<MaxAmdLetterDate>11/08/2005</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0539607</AwardID>
<Investigator>
<FirstName>Syamal</FirstName>
<LastName>Lahiri</LastName>
<EmailAddress>slahiri1@sinmat.com</EmailAddress>
<StartDate>11/08/2005</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>SINMAT, INC.</Name>
<CityName>GAINESVILLE</CityName>
<ZipCode>326531649</ZipCode>
<PhoneNumber>3523347237</PhoneNumber>
<StreetAddress>1912 NW 67th Place</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Florida</StateName>
<StateCode>FL</StateCode>
</Institution>
<FoaInformation>
<Code>0308000</Code>
<Name>Industrial Technology</Name>
</FoaInformation>
<ProgramElement>
<Code>5371</Code>
<Text>SBIR Phase I</Text>
</ProgramElement>
<ProgramReference>
<Code>1517</Code>
<Text>ELECT, PHOTONICS, &amp; DEVICE TEC</Text>
</ProgramReference>
<ProgramReference>
<Code>1775</Code>
<Text>ELECTRONIC/PHOTONIC MATERIALS</Text>
</ProgramReference>
<ProgramReference>
<Code>9147</Code>
<Text>GENERIC TECHNOL FOR MANUFACTURING CELLS</Text>
</ProgramReference>
<ProgramReference>
<Code>MANU</Code>
<Text>MANUFACTURING</Text>
</ProgramReference>
</Award>
</rootTag>
