D:/Verilog/Q1.vhd {0 {vcom -work work -2002 -explicit -stats=none D:/Verilog/Q1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
** Error: D:/Verilog/Q1.vhd(1): near "module": syntax error

} {4.0 5.0} {}}
