// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2.2 (64-bit)
// Tool Version Limit: 2024.11
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// 
// ==============================================================
// control_r
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of c
//        bit 31~0 - c[31:0] (Read/Write)
// 0x14 : Data signal of c
//        bit 31~0 - c[63:32] (Read/Write)
// 0x18 : reserved
// 0x1c : Data signal of d
//        bit 31~0 - d[31:0] (Read/Write)
// 0x20 : Data signal of d
//        bit 31~0 - d[63:32] (Read/Write)
// 0x24 : reserved
// 0x28 : Data signal of m
//        bit 31~0 - m[31:0] (Read/Write)
// 0x2c : Data signal of m
//        bit 31~0 - m[63:32] (Read/Write)
// 0x30 : reserved
// 0x34 : Data signal of r2m
//        bit 31~0 - r2m[31:0] (Read/Write)
// 0x38 : Data signal of r2m
//        bit 31~0 - r2m[63:32] (Read/Write)
// 0x3c : reserved
// 0x40 : Data signal of p
//        bit 31~0 - p[31:0] (Read/Write)
// 0x44 : Data signal of p
//        bit 31~0 - p[63:32] (Read/Write)
// 0x48 : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XRSA_MODEXP_HW_CONTROL_R_ADDR_C_DATA   0x10
#define XRSA_MODEXP_HW_CONTROL_R_BITS_C_DATA   64
#define XRSA_MODEXP_HW_CONTROL_R_ADDR_D_DATA   0x1c
#define XRSA_MODEXP_HW_CONTROL_R_BITS_D_DATA   64
#define XRSA_MODEXP_HW_CONTROL_R_ADDR_M_DATA   0x28
#define XRSA_MODEXP_HW_CONTROL_R_BITS_M_DATA   64
#define XRSA_MODEXP_HW_CONTROL_R_ADDR_R2M_DATA 0x34
#define XRSA_MODEXP_HW_CONTROL_R_BITS_R2M_DATA 64
#define XRSA_MODEXP_HW_CONTROL_R_ADDR_P_DATA   0x40
#define XRSA_MODEXP_HW_CONTROL_R_BITS_P_DATA   64

// control
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read/COR)
//        bit 7  - auto_restart (Read/Write)
//        bit 9  - interrupt (Read)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0 - enable ap_done interrupt (Read/Write)
//        bit 1 - enable ap_ready interrupt (Read/Write)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0 - ap_done (Read/TOW)
//        bit 1 - ap_ready (Read/TOW)
//        others - reserved
// 0x10 : Data signal of mprime
//        bit 31~0 - mprime[31:0] (Read/Write)
// 0x14 : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XRSA_MODEXP_HW_CONTROL_ADDR_AP_CTRL     0x00
#define XRSA_MODEXP_HW_CONTROL_ADDR_GIE         0x04
#define XRSA_MODEXP_HW_CONTROL_ADDR_IER         0x08
#define XRSA_MODEXP_HW_CONTROL_ADDR_ISR         0x0c
#define XRSA_MODEXP_HW_CONTROL_ADDR_MPRIME_DATA 0x10
#define XRSA_MODEXP_HW_CONTROL_BITS_MPRIME_DATA 32

