

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_4_1'
================================================================
* Date:           Mon Aug 12 18:57:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        vecTrans2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.182 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    46002|    46002|  0.238 ms|  0.238 ms|  46002|  46002|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_4_1  |    46000|    46000|        46|         46|          1|  1000|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    377|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|      51|      0|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    288|    -|
|Register         |        -|    -|     409|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     460|    665|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+----+----+-----+
    |mul_32s_32s_32_5_1_U5  |mul_32s_32s_32_5_1  |        0|   3|  51|   0|    0|
    +-----------------------+--------------------+---------+----+----+----+-----+
    |Total                  |                    |        0|   3|  51|   0|    0|
    +-----------------------+--------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln4_1_fu_127_p2  |         +|   0|  0|  39|          32|           5|
    |add_ln4_2_fu_133_p2  |         +|   0|  0|  39|          32|           6|
    |add_ln4_3_fu_139_p2  |         +|   0|  0|  39|          32|           7|
    |add_ln4_4_fu_145_p2  |         +|   0|  0|  39|          32|           7|
    |add_ln4_5_fu_151_p2  |         +|   0|  0|  39|          32|           2|
    |add_ln4_6_fu_157_p2  |         +|   0|  0|  39|          32|           5|
    |add_ln4_7_fu_163_p2  |         +|   0|  0|  39|          32|           7|
    |add_ln4_8_fu_106_p2  |         +|   0|  0|  13|          10|           1|
    |add_ln4_fu_122_p2    |         +|   0|  0|  39|          32|           7|
    |icmp_ln4_fu_100_p2   |      icmp|   0|  0|  13|          10|           6|
    |icmp_ln6_fu_117_p2   |      icmp|   0|  0|  39|          32|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 377|         308|          54|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |A_address0            |   14|          3|   10|         30|
    |ap_NS_fsm             |  205|         47|    1|         47|
    |ap_done_int           |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |    9|          2|   10|         20|
    |grp_fu_84_p1          |   42|          8|   32|        256|
    |i_fu_46               |    9|          2|   10|         20|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  288|         64|   64|        375|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_ln4_1_reg_229  |  32|   0|   32|          0|
    |add_ln4_2_reg_234  |  32|   0|   32|          0|
    |add_ln4_3_reg_239  |  32|   0|   32|          0|
    |add_ln4_4_reg_244  |  32|   0|   32|          0|
    |add_ln4_5_reg_249  |  32|   0|   32|          0|
    |add_ln4_6_reg_254  |  32|   0|   32|          0|
    |add_ln4_7_reg_259  |  32|   0|   32|          0|
    |add_ln4_8_reg_188  |  10|   0|   10|          0|
    |add_ln4_reg_214    |  32|   0|   32|          0|
    |ap_CS_fsm          |  46|   0|   46|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |b_load_reg_224     |  10|   0|   10|          0|
    |d_reg_203          |  32|   0|   32|          0|
    |i_fu_46            |  10|   0|   10|          0|
    |icmp_ln4_reg_184   |   1|   0|    1|          0|
    |icmp_ln6_reg_210   |   1|   0|    1|          0|
    |reg_88             |  32|   0|   32|          0|
    |zext_ln4_reg_193   |  10|   0|   64|         54|
    +-------------------+----+----+-----+-----------+
    |Total              | 409|   0|  463|         54|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------+-----+-----+------------+------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_4_1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_4_1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_4_1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_4_1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_4_1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_4_1|  return value|
|A_address0  |  out|   10|   ap_memory|                             A|         array|
|A_ce0       |  out|    1|   ap_memory|                             A|         array|
|A_we0       |  out|    1|   ap_memory|                             A|         array|
|A_d0        |  out|   32|   ap_memory|                             A|         array|
|A_q0        |   in|   32|   ap_memory|                             A|         array|
|b_address0  |  out|   10|   ap_memory|                             b|         array|
|b_ce0       |  out|    1|   ap_memory|                             b|         array|
|b_q0        |   in|   10|   ap_memory|                             b|         array|
+------------+-----+-----+------------+------------------------------+--------------+

