### File Name: D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\interleaver_dut_fil.log
### Created: 03-Jan-2021 15:43:55
### Generated by MATLAB 9.9 

### FPGA-in-the-Loop Summary
###    Board: Atlas-SoC Kit/DE0-Nano-SoC Kit
###    DUT frequency: 25.0000MHz

### Generating Quartus II project and running HDL compilation ...
###    Project:
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\fpgaproj\interleaver_dut_fil.qpf
###    Target Device:
###       Cyclone V 5CSEMA4U23C6
###    Property Settings:
###       CYCLONEII_OPTIMIZATION_TECHNIQUE = SPEED
###    User design files:
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\hdlsrc\interleaver_model\interleaver_dut_pac.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\hdlsrc\interleaver_model\interleaver.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\hdlsrc\interleaver_model\interleaver_dut.vhd
###    Generated files:
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\MWClkMgr.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\MWAJTAG.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\MWDPRAM.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\FILUDPCRC.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\FILPktMUX.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\FILCmdProc.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\MWAsyncFIFO.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\FILDataProc.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\MWPKTBuffer.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\MWUDPPKTBuilder.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\FILPktProc.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\FILCommLayer.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\mwfil_dpscram.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\mwfil_udfifo.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\mwfil_bus2dut.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\mwfil_chifcore.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\mwfil_controller.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\mwfil_dut2bus.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\interleaver_dut_wrapper.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\mwfil_chiftop.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\FILCore.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\interleaver_dut_fil.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\interleaver_dut_fil.qsf
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\filsrc\interleaver_dut_fil.sdc
### 
### Running HDL compilation ...

### HDL compilation completed.

### Running programming file generation outside MATLAB.
### Check external shell for programming file generation progress.
### Programming file location (when process is completed):
###    D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver_hdl_prj\fil_prj\interleaver_dut_fil.sof

