.include "macros.inc"


.section .text, "ax"  # 0x800055E0 - 0x802C0EE0

.global effRotHammerSuccessDisp
effRotHammerSuccessDisp:
/* 801DF450 001DC450  94 21 FE F0 */	stwu r1, -0x110(r1)
/* 801DF454 001DC454  7C 08 02 A6 */	mflr r0
/* 801DF458 001DC458  90 01 01 14 */	stw r0, 0x114(r1)
/* 801DF45C 001DC45C  DB E1 01 00 */	stfd f31, 0x100(r1)
/* 801DF460 001DC460  F3 E1 01 08 */	psq_st f31, 264(r1), 0, qr0
/* 801DF464 001DC464  93 E1 00 FC */	stw r31, 0xfc(r1)
/* 801DF468 001DC468  93 C1 00 F8 */	stw r30, 0xf8(r1)
/* 801DF46C 001DC46C  93 A1 00 F4 */	stw r29, 0xf4(r1)
/* 801DF470 001DC470  7C 9D 23 78 */	mr r29, r4
/* 801DF474 001DC474  4B E2 FC DD */	bl camGetPtr
/* 801DF478 001DC478  83 DD 00 0C */	lwz r30, 0xc(r29)
/* 801DF47C 001DC47C  7C 7F 1B 78 */	mr r31, r3
/* 801DF480 001DC480  38 60 00 00 */	li r3, 0
/* 801DF484 001DC484  48 0D 1C B5 */	bl GXSetNumChans
/* 801DF488 001DC488  38 60 00 01 */	li r3, 1
/* 801DF48C 001DC48C  48 0C FD F5 */	bl GXSetNumTexGens
/* 801DF490 001DC490  38 60 00 00 */	li r3, 0
/* 801DF494 001DC494  38 80 00 01 */	li r4, 1
/* 801DF498 001DC498  38 A0 00 04 */	li r5, 4
/* 801DF49C 001DC49C  38 C0 00 3C */	li r6, 0x3c
/* 801DF4A0 001DC4A0  38 E0 00 00 */	li r7, 0
/* 801DF4A4 001DC4A4  39 00 00 7D */	li r8, 0x7d
/* 801DF4A8 001DC4A8  48 0C FB 59 */	bl GXSetTexCoordGen2
/* 801DF4AC 001DC4AC  38 81 00 0C */	addi r4, r1, 0xc
/* 801DF4B0 001DC4B0  38 60 00 1D */	li r3, 0x1d
/* 801DF4B4 001DC4B4  4B FF 23 91 */	bl effGetTexObjN64
/* 801DF4B8 001DC4B8  38 61 00 0C */	addi r3, r1, 0xc
/* 801DF4BC 001DC4BC  38 80 00 00 */	li r4, 0
/* 801DF4C0 001DC4C0  48 0D 25 BD */	bl GXLoadTexObj
/* 801DF4C4 001DC4C4  38 60 00 01 */	li r3, 1
/* 801DF4C8 001DC4C8  48 0D 3D 01 */	bl GXSetNumTevStages
/* 801DF4CC 001DC4CC  38 60 00 00 */	li r3, 0
/* 801DF4D0 001DC4D0  38 80 00 00 */	li r4, 0
/* 801DF4D4 001DC4D4  38 A0 00 00 */	li r5, 0
/* 801DF4D8 001DC4D8  38 C0 00 FF */	li r6, 0xff
/* 801DF4DC 001DC4DC  48 0D 3B 51 */	bl GXSetTevOrder
/* 801DF4E0 001DC4E0  38 60 00 00 */	li r3, 0
/* 801DF4E4 001DC4E4  38 80 00 00 */	li r4, 0
/* 801DF4E8 001DC4E8  38 A0 00 00 */	li r5, 0
/* 801DF4EC 001DC4EC  38 C0 00 00 */	li r6, 0
/* 801DF4F0 001DC4F0  38 E0 00 01 */	li r7, 1
/* 801DF4F4 001DC4F4  39 00 00 00 */	li r8, 0
/* 801DF4F8 001DC4F8  48 0D 36 ED */	bl GXSetTevColorOp
/* 801DF4FC 001DC4FC  38 60 00 00 */	li r3, 0
/* 801DF500 001DC500  38 80 00 00 */	li r4, 0
/* 801DF504 001DC504  38 A0 00 00 */	li r5, 0
/* 801DF508 001DC508  38 C0 00 00 */	li r6, 0
/* 801DF50C 001DC50C  38 E0 00 01 */	li r7, 1
/* 801DF510 001DC510  39 00 00 00 */	li r8, 0
/* 801DF514 001DC514  48 0D 37 39 */	bl GXSetTevAlphaOp
/* 801DF518 001DC518  38 60 00 00 */	li r3, 0
/* 801DF51C 001DC51C  38 80 00 0F */	li r4, 0xf
/* 801DF520 001DC520  38 A0 00 0F */	li r5, 0xf
/* 801DF524 001DC524  38 C0 00 0F */	li r6, 0xf
/* 801DF528 001DC528  38 E0 00 02 */	li r7, 2
/* 801DF52C 001DC52C  48 0D 36 31 */	bl GXSetTevColorIn
/* 801DF530 001DC530  38 60 00 00 */	li r3, 0
/* 801DF534 001DC534  38 80 00 07 */	li r4, 7
/* 801DF538 001DC538  38 A0 00 01 */	li r5, 1
/* 801DF53C 001DC53C  38 C0 00 04 */	li r6, 4
/* 801DF540 001DC540  38 E0 00 07 */	li r7, 7
/* 801DF544 001DC544  48 0D 36 5D */	bl GXSetTevAlphaIn
/* 801DF548 001DC548  38 60 00 00 */	li r3, 0
/* 801DF54C 001DC54C  48 0D 09 3D */	bl GXSetCullMode
/* 801DF550 001DC550  3C 60 80 3A */	lis r3, lbl_803A5158@ha
/* 801DF554 001DC554  38 63 51 58 */	addi r3, r3, lbl_803A5158@l
/* 801DF558 001DC558  4B FF 21 59 */	bl effSetVtxDescN64
/* 801DF55C 001DC55C  C0 3E 00 04 */	lfs f1, 4(r30)
/* 801DF560 001DC560  38 61 00 BC */	addi r3, r1, 0xbc
/* 801DF564 001DC564  C0 5E 00 08 */	lfs f2, 8(r30)
/* 801DF568 001DC568  C0 7E 00 0C */	lfs f3, 0xc(r30)
/* 801DF56C 001DC56C  48 0B 8E C1 */	bl PSMTXTrans
/* 801DF570 001DC570  38 60 00 04 */	li r3, 4
/* 801DF574 001DC574  4B E2 FB DD */	bl camGetPtr
/* 801DF578 001DC578  C0 23 01 14 */	lfs f1, 0x114(r3)
/* 801DF57C 001DC57C  38 61 00 5C */	addi r3, r1, 0x5c
/* 801DF580 001DC580  C0 02 E8 84 */	lfs f0, lbl_8041FC04@sda21(r2)
/* 801DF584 001DC584  38 80 00 79 */	li r4, 0x79
/* 801DF588 001DC588  FC 20 08 50 */	fneg f1, f1
/* 801DF58C 001DC58C  EC 20 00 72 */	fmuls f1, f0, f1
/* 801DF590 001DC590  48 0B 8C 5D */	bl PSMTXRotRad
/* 801DF594 001DC594  38 61 00 BC */	addi r3, r1, 0xbc
/* 801DF598 001DC598  38 81 00 5C */	addi r4, r1, 0x5c
/* 801DF59C 001DC59C  7C 65 1B 78 */	mr r5, r3
/* 801DF5A0 001DC5A0  48 0B 89 C1 */	bl PSMTXConcat
/* 801DF5A4 001DC5A4  38 7F 01 1C */	addi r3, r31, 0x11c
/* 801DF5A8 001DC5A8  38 81 00 BC */	addi r4, r1, 0xbc
/* 801DF5AC 001DC5AC  38 A1 00 2C */	addi r5, r1, 0x2c
/* 801DF5B0 001DC5B0  48 0B 89 B1 */	bl PSMTXConcat
/* 801DF5B4 001DC5B4  80 02 E8 80 */	lwz r0, lbl_8041FC00@sda21(r2)
/* 801DF5B8 001DC5B8  38 81 00 08 */	addi r4, r1, 8
/* 801DF5BC 001DC5BC  38 60 00 01 */	li r3, 1
/* 801DF5C0 001DC5C0  90 01 00 08 */	stw r0, 8(r1)
/* 801DF5C4 001DC5C4  48 0D 36 F1 */	bl GXSetTevColor
/* 801DF5C8 001DC5C8  C3 E2 E8 84 */	lfs f31, lbl_8041FC04@sda21(r2)
/* 801DF5CC 001DC5CC  3B E0 00 01 */	li r31, 1
/* 801DF5D0 001DC5D0  3B DE 00 34 */	addi r30, r30, 0x34
/* 801DF5D4 001DC5D4  48 00 00 C0 */	b lbl_801DF694
lbl_801DF5D8:
/* 801DF5D8 001DC5D8  C0 3E 00 04 */	lfs f1, 4(r30)
/* 801DF5DC 001DC5DC  38 61 00 BC */	addi r3, r1, 0xbc
/* 801DF5E0 001DC5E0  C0 5E 00 08 */	lfs f2, 8(r30)
/* 801DF5E4 001DC5E4  C0 7E 00 0C */	lfs f3, 0xc(r30)
/* 801DF5E8 001DC5E8  48 0B 8E 45 */	bl PSMTXTrans
/* 801DF5EC 001DC5EC  C0 1E 00 1C */	lfs f0, 0x1c(r30)
/* 801DF5F0 001DC5F0  38 61 00 5C */	addi r3, r1, 0x5c
/* 801DF5F4 001DC5F4  38 80 00 7A */	li r4, 0x7a
/* 801DF5F8 001DC5F8  EC 3F 00 32 */	fmuls f1, f31, f0
/* 801DF5FC 001DC5FC  48 0B 8B F1 */	bl PSMTXRotRad
/* 801DF600 001DC600  C0 3E 00 30 */	lfs f1, 0x30(r30)
/* 801DF604 001DC604  38 61 00 8C */	addi r3, r1, 0x8c
/* 801DF608 001DC608  FC 40 08 90 */	fmr f2, f1
/* 801DF60C 001DC60C  FC 60 08 90 */	fmr f3, f1
/* 801DF610 001DC610  48 0B 8E 9D */	bl PSMTXScale
/* 801DF614 001DC614  38 61 00 BC */	addi r3, r1, 0xbc
/* 801DF618 001DC618  38 81 00 5C */	addi r4, r1, 0x5c
/* 801DF61C 001DC61C  7C 65 1B 78 */	mr r5, r3
/* 801DF620 001DC620  48 0B 89 41 */	bl PSMTXConcat
/* 801DF624 001DC624  38 61 00 BC */	addi r3, r1, 0xbc
/* 801DF628 001DC628  38 81 00 8C */	addi r4, r1, 0x8c
/* 801DF62C 001DC62C  7C 65 1B 78 */	mr r5, r3
/* 801DF630 001DC630  48 0B 89 31 */	bl PSMTXConcat
/* 801DF634 001DC634  38 81 00 BC */	addi r4, r1, 0xbc
/* 801DF638 001DC638  38 61 00 2C */	addi r3, r1, 0x2c
/* 801DF63C 001DC63C  7C 85 23 78 */	mr r5, r4
/* 801DF640 001DC640  48 0B 89 21 */	bl PSMTXConcat
/* 801DF644 001DC644  38 61 00 BC */	addi r3, r1, 0xbc
/* 801DF648 001DC648  38 80 00 00 */	li r4, 0
/* 801DF64C 001DC64C  48 0D 4E AD */	bl GXLoadPosMtxImm
/* 801DF650 001DC650  38 60 00 00 */	li r3, 0
/* 801DF654 001DC654  48 0D 4F 45 */	bl GXSetCurrentMtx
/* 801DF658 001DC658  38 60 00 90 */	li r3, 0x90
/* 801DF65C 001DC65C  38 80 00 00 */	li r4, 0
/* 801DF660 001DC660  38 A0 00 06 */	li r5, 6
/* 801DF664 001DC664  48 0D 06 05 */	bl GXBegin
/* 801DF668 001DC668  38 60 00 00 */	li r3, 0
/* 801DF66C 001DC66C  38 80 00 01 */	li r4, 1
/* 801DF670 001DC670  38 A0 00 02 */	li r5, 2
/* 801DF674 001DC674  38 C0 00 00 */	li r6, 0
/* 801DF678 001DC678  38 E0 00 00 */	li r7, 0
/* 801DF67C 001DC67C  39 00 00 02 */	li r8, 2
/* 801DF680 001DC680  39 20 00 03 */	li r9, 3
/* 801DF684 001DC684  39 40 00 00 */	li r10, 0
/* 801DF688 001DC688  4B FF 1F AD */	bl tri2
/* 801DF68C 001DC68C  3B FF 00 01 */	addi r31, r31, 1
/* 801DF690 001DC690  3B DE 00 34 */	addi r30, r30, 0x34
lbl_801DF694:
/* 801DF694 001DC694  80 1D 00 08 */	lwz r0, 8(r29)
/* 801DF698 001DC698  7C 1F 00 00 */	cmpw r31, r0
/* 801DF69C 001DC69C  41 80 FF 3C */	blt lbl_801DF5D8
/* 801DF6A0 001DC6A0  E3 E1 01 08 */	psq_l f31, 264(r1), 0, qr0
/* 801DF6A4 001DC6A4  80 01 01 14 */	lwz r0, 0x114(r1)
/* 801DF6A8 001DC6A8  CB E1 01 00 */	lfd f31, 0x100(r1)
/* 801DF6AC 001DC6AC  83 E1 00 FC */	lwz r31, 0xfc(r1)
/* 801DF6B0 001DC6B0  83 C1 00 F8 */	lwz r30, 0xf8(r1)
/* 801DF6B4 001DC6B4  83 A1 00 F4 */	lwz r29, 0xf4(r1)
/* 801DF6B8 001DC6B8  7C 08 03 A6 */	mtlr r0
/* 801DF6BC 001DC6BC  38 21 01 10 */	addi r1, r1, 0x110
/* 801DF6C0 001DC6C0  4E 80 00 20 */	blr 
effRotHammerSuccessMain:
/* 801DF6C4 001DC6C4  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801DF6C8 001DC6C8  7C 08 02 A6 */	mflr r0
/* 801DF6CC 001DC6CC  3C 80 80 30 */	lis r4, lbl_802FB578@ha
/* 801DF6D0 001DC6D0  90 01 00 34 */	stw r0, 0x34(r1)
/* 801DF6D4 001DC6D4  38 C4 B5 78 */	addi r6, r4, lbl_802FB578@l
/* 801DF6D8 001DC6D8  93 E1 00 2C */	stw r31, 0x2c(r1)
/* 801DF6DC 001DC6DC  7C 7F 1B 78 */	mr r31, r3
/* 801DF6E0 001DC6E0  80 E3 00 0C */	lwz r7, 0xc(r3)
/* 801DF6E4 001DC6E4  80 A6 00 00 */	lwz r5, 0(r6)
/* 801DF6E8 001DC6E8  80 86 00 04 */	lwz r4, 4(r6)
/* 801DF6EC 001DC6EC  80 06 00 08 */	lwz r0, 8(r6)
/* 801DF6F0 001DC6F0  90 A1 00 08 */	stw r5, 8(r1)
/* 801DF6F4 001DC6F4  C0 07 00 04 */	lfs f0, 4(r7)
/* 801DF6F8 001DC6F8  90 81 00 0C */	stw r4, 0xc(r1)
/* 801DF6FC 001DC6FC  C0 27 00 08 */	lfs f1, 8(r7)
/* 801DF700 001DC700  D0 01 00 08 */	stfs f0, 8(r1)
/* 801DF704 001DC704  C0 07 00 0C */	lfs f0, 0xc(r7)
/* 801DF708 001DC708  90 01 00 10 */	stw r0, 0x10(r1)
/* 801DF70C 001DC70C  80 A1 00 08 */	lwz r5, 8(r1)
/* 801DF710 001DC710  D0 21 00 0C */	stfs f1, 0xc(r1)
/* 801DF714 001DC714  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 801DF718 001DC718  80 81 00 0C */	lwz r4, 0xc(r1)
/* 801DF71C 001DC71C  80 01 00 10 */	lwz r0, 0x10(r1)
/* 801DF720 001DC720  90 A1 00 14 */	stw r5, 0x14(r1)
/* 801DF724 001DC724  90 81 00 18 */	stw r4, 0x18(r1)
/* 801DF728 001DC728  90 01 00 1C */	stw r0, 0x1c(r1)
/* 801DF72C 001DC72C  80 87 00 28 */	lwz r4, 0x28(r7)
/* 801DF730 001DC730  38 04 00 01 */	addi r0, r4, 1
/* 801DF734 001DC734  90 07 00 28 */	stw r0, 0x28(r7)
/* 801DF738 001DC738  80 87 00 24 */	lwz r4, 0x24(r7)
/* 801DF73C 001DC73C  38 04 FF FF */	addi r0, r4, -1
/* 801DF740 001DC740  90 07 00 24 */	stw r0, 0x24(r7)
/* 801DF744 001DC744  80 87 00 24 */	lwz r4, 0x24(r7)
/* 801DF748 001DC748  2C 04 00 00 */	cmpwi r4, 0
/* 801DF74C 001DC74C  40 80 00 0C */	bge lbl_801DF758
/* 801DF750 001DC750  4B E7 E4 35 */	bl effDelete
/* 801DF754 001DC754  48 00 01 10 */	b lbl_801DF864
lbl_801DF758:
/* 801DF758 001DC758  80 C7 00 2C */	lwz r6, 0x2c(r7)
/* 801DF75C 001DC75C  54 83 08 3C */	slwi r3, r4, 1
/* 801DF760 001DC760  C0 42 E8 94 */	lfs f2, lbl_8041FC14@sda21(r2)
/* 801DF764 001DC764  38 A0 00 01 */	li r5, 1
/* 801DF768 001DC768  38 E7 00 34 */	addi r7, r7, 0x34
/* 801DF76C 001DC76C  48 00 00 CC */	b lbl_801DF838
lbl_801DF770:
/* 801DF770 001DC770  2C 04 00 05 */	cmpwi r4, 5
/* 801DF774 001DC774  40 81 00 2C */	ble lbl_801DF7A0
/* 801DF778 001DC778  C0 07 00 10 */	lfs f0, 0x10(r7)
/* 801DF77C 001DC77C  C0 22 E8 88 */	lfs f1, lbl_8041FC08@sda21(r2)
/* 801DF780 001DC780  EC 00 00 72 */	fmuls f0, f0, f1
/* 801DF784 001DC784  D0 07 00 10 */	stfs f0, 0x10(r7)
/* 801DF788 001DC788  C0 07 00 14 */	lfs f0, 0x14(r7)
/* 801DF78C 001DC78C  EC 00 00 72 */	fmuls f0, f0, f1
/* 801DF790 001DC790  D0 07 00 14 */	stfs f0, 0x14(r7)
/* 801DF794 001DC794  C0 07 00 18 */	lfs f0, 0x18(r7)
/* 801DF798 001DC798  EC 00 00 72 */	fmuls f0, f0, f1
/* 801DF79C 001DC79C  D0 07 00 18 */	stfs f0, 0x18(r7)
lbl_801DF7A0:
/* 801DF7A0 001DC7A0  2C 04 00 05 */	cmpwi r4, 5
/* 801DF7A4 001DC7A4  40 80 00 3C */	bge lbl_801DF7E0
/* 801DF7A8 001DC7A8  C0 67 00 20 */	lfs f3, 0x20(r7)
/* 801DF7AC 001DC7AC  C0 02 E8 88 */	lfs f0, lbl_8041FC08@sda21(r2)
/* 801DF7B0 001DC7B0  C0 22 E8 8C */	lfs f1, lbl_8041FC0C@sda21(r2)
/* 801DF7B4 001DC7B4  EC 03 00 32 */	fmuls f0, f3, f0
/* 801DF7B8 001DC7B8  D0 07 00 20 */	stfs f0, 0x20(r7)
/* 801DF7BC 001DC7BC  C0 07 00 10 */	lfs f0, 0x10(r7)
/* 801DF7C0 001DC7C0  EC 00 00 72 */	fmuls f0, f0, f1
/* 801DF7C4 001DC7C4  D0 07 00 10 */	stfs f0, 0x10(r7)
/* 801DF7C8 001DC7C8  C0 07 00 14 */	lfs f0, 0x14(r7)
/* 801DF7CC 001DC7CC  EC 00 00 72 */	fmuls f0, f0, f1
/* 801DF7D0 001DC7D0  D0 07 00 14 */	stfs f0, 0x14(r7)
/* 801DF7D4 001DC7D4  C0 07 00 18 */	lfs f0, 0x18(r7)
/* 801DF7D8 001DC7D8  EC 00 00 72 */	fmuls f0, f0, f1
/* 801DF7DC 001DC7DC  D0 07 00 18 */	stfs f0, 0x18(r7)
lbl_801DF7E0:
/* 801DF7E0 001DC7E0  7C 03 30 00 */	cmpw r3, r6
/* 801DF7E4 001DC7E4  40 80 00 18 */	bge lbl_801DF7FC
/* 801DF7E8 001DC7E8  C0 27 00 30 */	lfs f1, 0x30(r7)
/* 801DF7EC 001DC7EC  C0 62 E8 90 */	lfs f3, lbl_8041FC10@sda21(r2)
/* 801DF7F0 001DC7F0  FC 00 08 50 */	fneg f0, f1
/* 801DF7F4 001DC7F4  EC 03 08 3A */	fmadds f0, f3, f0, f1
/* 801DF7F8 001DC7F8  D0 07 00 30 */	stfs f0, 0x30(r7)
lbl_801DF7FC:
/* 801DF7FC 001DC7FC  C0 27 00 04 */	lfs f1, 4(r7)
/* 801DF800 001DC800  38 A5 00 01 */	addi r5, r5, 1
/* 801DF804 001DC804  C0 07 00 10 */	lfs f0, 0x10(r7)
/* 801DF808 001DC808  EC 01 00 2A */	fadds f0, f1, f0
/* 801DF80C 001DC80C  D0 07 00 04 */	stfs f0, 4(r7)
/* 801DF810 001DC810  C0 27 00 08 */	lfs f1, 8(r7)
/* 801DF814 001DC814  C0 07 00 14 */	lfs f0, 0x14(r7)
/* 801DF818 001DC818  EC 01 00 2A */	fadds f0, f1, f0
/* 801DF81C 001DC81C  D0 07 00 08 */	stfs f0, 8(r7)
/* 801DF820 001DC820  D0 47 00 0C */	stfs f2, 0xc(r7)
/* 801DF824 001DC824  C0 27 00 1C */	lfs f1, 0x1c(r7)
/* 801DF828 001DC828  C0 07 00 20 */	lfs f0, 0x20(r7)
/* 801DF82C 001DC82C  EC 01 00 2A */	fadds f0, f1, f0
/* 801DF830 001DC830  D0 07 00 1C */	stfs f0, 0x1c(r7)
/* 801DF834 001DC834  38 E7 00 34 */	addi r7, r7, 0x34
lbl_801DF838:
/* 801DF838 001DC838  80 1F 00 08 */	lwz r0, 8(r31)
/* 801DF83C 001DC83C  7C 05 00 00 */	cmpw r5, r0
/* 801DF840 001DC840  41 80 FF 30 */	blt lbl_801DF770
/* 801DF844 001DC844  38 61 00 14 */	addi r3, r1, 0x14
/* 801DF848 001DC848  4B E3 0E 79 */	bl dispCalcZ
/* 801DF84C 001DC84C  3C 60 80 1E */	lis r3, effRotHammerSuccessDisp@ha
/* 801DF850 001DC850  7F E6 FB 78 */	mr r6, r31
/* 801DF854 001DC854  38 A3 F4 50 */	addi r5, r3, effRotHammerSuccessDisp@l
/* 801DF858 001DC858  38 80 00 02 */	li r4, 2
/* 801DF85C 001DC85C  38 60 00 04 */	li r3, 4
/* 801DF860 001DC860  4B E3 11 B9 */	bl dispEntry
lbl_801DF864:
/* 801DF864 001DC864  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801DF868 001DC868  83 E1 00 2C */	lwz r31, 0x2c(r1)
/* 801DF86C 001DC86C  7C 08 03 A6 */	mtlr r0
/* 801DF870 001DC870  38 21 00 30 */	addi r1, r1, 0x30
/* 801DF874 001DC874  4E 80 00 20 */	blr 

.global effRotHammerSuccessN64Entry
effRotHammerSuccessN64Entry:
/* 801DF878 001DC878  94 21 FF 50 */	stwu r1, -0xb0(r1)
/* 801DF87C 001DC87C  7C 08 02 A6 */	mflr r0
/* 801DF880 001DC880  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 801DF884 001DC884  DB E1 00 A0 */	stfd f31, 0xa0(r1)
/* 801DF888 001DC888  F3 E1 00 A8 */	psq_st f31, 168(r1), 0, qr0
/* 801DF88C 001DC88C  DB C1 00 90 */	stfd f30, 0x90(r1)
/* 801DF890 001DC890  F3 C1 00 98 */	psq_st f30, 152(r1), 0, qr0
/* 801DF894 001DC894  DB A1 00 80 */	stfd f29, 0x80(r1)
/* 801DF898 001DC898  F3 A1 00 88 */	psq_st f29, 136(r1), 0, qr0
/* 801DF89C 001DC89C  DB 81 00 70 */	stfd f28, 0x70(r1)
/* 801DF8A0 001DC8A0  F3 81 00 78 */	psq_st f28, 120(r1), 0, qr0
/* 801DF8A4 001DC8A4  DB 61 00 60 */	stfd f27, 0x60(r1)
/* 801DF8A8 001DC8A8  F3 61 00 68 */	psq_st f27, 104(r1), 0, qr0
/* 801DF8AC 001DC8AC  DB 41 00 50 */	stfd f26, 0x50(r1)
/* 801DF8B0 001DC8B0  F3 41 00 58 */	psq_st f26, 88(r1), 0, qr0
/* 801DF8B4 001DC8B4  DB 21 00 40 */	stfd f25, 0x40(r1)
/* 801DF8B8 001DC8B8  F3 21 00 48 */	psq_st f25, 72(r1), 0, qr0
/* 801DF8BC 001DC8BC  DB 01 00 30 */	stfd f24, 0x30(r1)
/* 801DF8C0 001DC8C0  F3 01 00 38 */	psq_st f24, 56(r1), 0, qr0
/* 801DF8C4 001DC8C4  BF 21 00 14 */	stmw r25, 0x14(r1)
/* 801DF8C8 001DC8C8  FF C0 08 90 */	fmr f30, f1
/* 801DF8CC 001DC8CC  7C 79 1B 78 */	mr r25, r3
/* 801DF8D0 001DC8D0  FF E0 10 90 */	fmr f31, f2
/* 801DF8D4 001DC8D4  7C 9F 23 78 */	mr r31, r4
/* 801DF8D8 001DC8D8  FF 00 18 90 */	fmr f24, f3
/* 801DF8DC 001DC8DC  7C BD 2B 78 */	mr r29, r5
/* 801DF8E0 001DC8E0  4B E7 E4 DD */	bl effEntry
/* 801DF8E4 001DC8E4  3C 80 80 30 */	lis r4, lbl_802FB584@ha
/* 801DF8E8 001DC8E8  7C 7C 1B 78 */	mr r28, r3
/* 801DF8EC 001DC8EC  38 84 B5 84 */	addi r4, r4, lbl_802FB584@l
/* 801DF8F0 001DC8F0  38 1F 00 01 */	addi r0, r31, 1
/* 801DF8F4 001DC8F4  90 9C 00 14 */	stw r4, 0x14(r28)
/* 801DF8F8 001DC8F8  1C 80 00 34 */	mulli r4, r0, 0x34
/* 801DF8FC 001DC8FC  38 60 00 03 */	li r3, 3
/* 801DF900 001DC900  90 1C 00 08 */	stw r0, 8(r28)
/* 801DF904 001DC904  4B E5 01 89 */	bl __memAlloc
/* 801DF908 001DC908  3C 80 80 1E */	lis r4, effRotHammerSuccessMain@ha
/* 801DF90C 001DC90C  90 7C 00 0C */	stw r3, 0xc(r28)
/* 801DF910 001DC910  38 04 F6 C4 */	addi r0, r4, effRotHammerSuccessMain@l
/* 801DF914 001DC914  C3 22 E8 94 */	lfs f25, lbl_8041FC14@sda21(r2)
/* 801DF918 001DC918  90 1C 00 10 */	stw r0, 0x10(r28)
/* 801DF91C 001DC91C  3C 80 80 30 */	lis r4, lbl_802FB598@ha
/* 801DF920 001DC920  38 00 00 00 */	li r0, 0
/* 801DF924 001DC924  C3 42 E8 98 */	lfs f26, lbl_8041FC18@sda21(r2)
/* 801DF928 001DC928  93 A3 00 24 */	stw r29, 0x24(r3)
/* 801DF92C 001DC92C  3B 63 00 34 */	addi r27, r3, 0x34
/* 801DF930 001DC930  CB 64 B5 98 */	lfd f27, lbl_802FB598@l(r4)
/* 801DF934 001DC934  3B DF 00 01 */	addi r30, r31, 1
/* 801DF938 001DC938  90 03 00 28 */	stw r0, 0x28(r3)
/* 801DF93C 001DC93C  3B 40 00 01 */	li r26, 1
/* 801DF940 001DC940  C3 82 E8 9C */	lfs f28, lbl_8041FC1C@sda21(r2)
/* 801DF944 001DC944  93 A3 00 2C */	stw r29, 0x2c(r3)
/* 801DF948 001DC948  3F A0 43 30 */	lis r29, 0x4330
/* 801DF94C 001DC94C  C3 A2 E8 A0 */	lfs f29, lbl_8041FC20@sda21(r2)
/* 801DF950 001DC950  B3 23 00 00 */	sth r25, 0(r3)
/* 801DF954 001DC954  D3 C3 00 04 */	stfs f30, 4(r3)
/* 801DF958 001DC958  C3 C2 E8 A4 */	lfs f30, lbl_8041FC24@sda21(r2)
/* 801DF95C 001DC95C  D3 E3 00 08 */	stfs f31, 8(r3)
/* 801DF960 001DC960  C3 E2 E8 A8 */	lfs f31, lbl_8041FC28@sda21(r2)
/* 801DF964 001DC964  D3 03 00 0C */	stfs f24, 0xc(r3)
/* 801DF968 001DC968  48 00 00 78 */	b lbl_801DF9E0
lbl_801DF96C:
/* 801DF96C 001DC96C  38 1A FF FF */	addi r0, r26, -1
/* 801DF970 001DC970  D3 3B 00 04 */	stfs f25, 4(r27)
/* 801DF974 001DC974  1C 00 01 68 */	mulli r0, r0, 0x168
/* 801DF978 001DC978  D3 3B 00 08 */	stfs f25, 8(r27)
/* 801DF97C 001DC97C  7C 00 FB D6 */	divw r0, r0, r31
/* 801DF980 001DC980  93 A1 00 08 */	stw r29, 8(r1)
/* 801DF984 001DC984  D3 3B 00 0C */	stfs f25, 0xc(r27)
/* 801DF988 001DC988  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 801DF98C 001DC98C  90 01 00 0C */	stw r0, 0xc(r1)
/* 801DF990 001DC990  C8 01 00 08 */	lfd f0, 8(r1)
/* 801DF994 001DC994  EC 00 D8 28 */	fsubs f0, f0, f27
/* 801DF998 001DC998  EC 1A 00 32 */	fmuls f0, f26, f0
/* 801DF99C 001DC99C  EF 00 E0 24 */	fdivs f24, f0, f28
/* 801DF9A0 001DC9A0  FC 20 C0 90 */	fmr f1, f24
/* 801DF9A4 001DC9A4  48 08 CA 55 */	bl sin
/* 801DF9A8 001DC9A8  FC 00 08 18 */	frsp f0, f1
/* 801DF9AC 001DC9AC  FC 20 C0 90 */	fmr f1, f24
/* 801DF9B0 001DC9B0  EC 1D 00 32 */	fmuls f0, f29, f0
/* 801DF9B4 001DC9B4  D0 1B 00 10 */	stfs f0, 0x10(r27)
/* 801DF9B8 001DC9B8  48 08 C4 D9 */	bl cos
/* 801DF9BC 001DC9BC  FC 00 08 18 */	frsp f0, f1
/* 801DF9C0 001DC9C0  3B 5A 00 01 */	addi r26, r26, 1
/* 801DF9C4 001DC9C4  EC 1D 00 32 */	fmuls f0, f29, f0
/* 801DF9C8 001DC9C8  D0 1B 00 14 */	stfs f0, 0x14(r27)
/* 801DF9CC 001DC9CC  D3 3B 00 18 */	stfs f25, 0x18(r27)
/* 801DF9D0 001DC9D0  D3 3B 00 1C */	stfs f25, 0x1c(r27)
/* 801DF9D4 001DC9D4  D3 DB 00 20 */	stfs f30, 0x20(r27)
/* 801DF9D8 001DC9D8  D3 FB 00 30 */	stfs f31, 0x30(r27)
/* 801DF9DC 001DC9DC  3B 7B 00 34 */	addi r27, r27, 0x34
lbl_801DF9E0:
/* 801DF9E0 001DC9E0  7C 1A F0 00 */	cmpw r26, r30
/* 801DF9E4 001DC9E4  41 80 FF 88 */	blt lbl_801DF96C
/* 801DF9E8 001DC9E8  7F 83 E3 78 */	mr r3, r28
/* 801DF9EC 001DC9EC  E3 E1 00 A8 */	psq_l f31, 168(r1), 0, qr0
/* 801DF9F0 001DC9F0  CB E1 00 A0 */	lfd f31, 0xa0(r1)
/* 801DF9F4 001DC9F4  E3 C1 00 98 */	psq_l f30, 152(r1), 0, qr0
/* 801DF9F8 001DC9F8  CB C1 00 90 */	lfd f30, 0x90(r1)
/* 801DF9FC 001DC9FC  E3 A1 00 88 */	psq_l f29, 136(r1), 0, qr0
/* 801DFA00 001DCA00  CB A1 00 80 */	lfd f29, 0x80(r1)
/* 801DFA04 001DCA04  E3 81 00 78 */	psq_l f28, 120(r1), 0, qr0
/* 801DFA08 001DCA08  CB 81 00 70 */	lfd f28, 0x70(r1)
/* 801DFA0C 001DCA0C  E3 61 00 68 */	psq_l f27, 104(r1), 0, qr0
/* 801DFA10 001DCA10  CB 61 00 60 */	lfd f27, 0x60(r1)
/* 801DFA14 001DCA14  E3 41 00 58 */	psq_l f26, 88(r1), 0, qr0
/* 801DFA18 001DCA18  CB 41 00 50 */	lfd f26, 0x50(r1)
/* 801DFA1C 001DCA1C  E3 21 00 48 */	psq_l f25, 72(r1), 0, qr0
/* 801DFA20 001DCA20  CB 21 00 40 */	lfd f25, 0x40(r1)
/* 801DFA24 001DCA24  E3 01 00 38 */	psq_l f24, 56(r1), 0, qr0
/* 801DFA28 001DCA28  CB 01 00 30 */	lfd f24, 0x30(r1)
/* 801DFA2C 001DCA2C  BB 21 00 14 */	lmw r25, 0x14(r1)
/* 801DFA30 001DCA30  80 01 00 B4 */	lwz r0, 0xb4(r1)
/* 801DFA34 001DCA34  7C 08 03 A6 */	mtlr r0
/* 801DFA38 001DCA38  38 21 00 B0 */	addi r1, r1, 0xb0
/* 801DFA3C 001DCA3C  4E 80 00 20 */	blr 
