Protel Design System Design Rule Check
PCB File : C:\Users\Adam\Documents\GitHub\HydroPWNicsHardware\SensorModule - Digital\PCB\Digital Sensor Module.PcbDoc
Date     : 5/29/2015
Time     : 10:01:57 PM

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Silk primitive without silk layer
   Violation between Silk To Board Region Clearance (Out of silkscreen region) : Track (0mil,-5mil)(430mil,-5mil)  Top Overlay
   Violation between Silk To Board Region Clearance (Out of silkscreen region) : Track (0mil,-5mil)(0mil,286mil)  Top Overlay
   Violation between Silk To Board Region Clearance (Out of silkscreen region) : Track (0mil,286mil)(560mil,286mil)  Top Overlay
   Violation between Silk To Board Region Clearance (Out of silkscreen region) : Track (0mil,355mil)(435mil,355mil)  Top Overlay
   Violation between Silk To Board Region Clearance (Out of silkscreen region) : Track (0mil,355mil)(0mil,855mil)  Top Overlay
   Violation between Silk To Board Region Clearance (Out of silkscreen region) : Track (0mil,855mil)(560mil,855mil)  Top Overlay
Rule Violations :6

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (Disabled)(All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (Disabled)(IsPad),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (Disabled)(All),(All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=15mil) (Max=200mil) (All)
   Violation between Hole Size Constraint (7.874mil < 15mil) : Via (1251.654mil,531.653mil) Top Layer to Bottom Layer
   Violation between Hole Size Constraint (7.874mil < 15mil) : Via (1251.654mil,488.346mil) Top Layer to Bottom Layer
   Violation between Hole Size Constraint (7.874mil < 15mil) : Via (775mil,154.252mil) Top Layer to Bottom Layer
   Violation between Hole Size Constraint (7.874mil < 15mil) : Via (775mil,185.748mil) Top Layer to Bottom Layer
   Violation between Hole Size Constraint (7.874mil < 15mil) : Via (1208.347mil,531.654mil) Top Layer to Bottom Layer
   Violation between Hole Size Constraint (7.874mil < 15mil) : Via (1208.347mil,488.346mil) Top Layer to Bottom Layer
Rule Violations :6

Processing Rule : SMD To Corner (Distance=3mil) (All)
Rule Violations :0

Processing Rule : Acute Angle Constraint (Minimum=60.000) (All)
   Violation between Acute Angle Constraint Between Track on TopLayer And Track on TopLayer
   Violation between Acute Angle Constraint Between Track on TopLayer And Track on TopLayer
   Violation between Acute Angle Constraint Between Track on TopLayer And Pad on MultiLayer
Rule Violations :3

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=7mil) (Max=200mil) (Preferred=8mil) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=7mil) (All),(All)
Rule Violations :0


Violations Detected : 15
Time Elapsed        : 00:00:01