#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-558-g11c8262)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1735aa0 .scope module, "tb_top" "tb_top" 2 6;
 .timescale -9 -12;
v0x17a9d10_0 .net "D", 3 0, v0x17a9700_0;  1 drivers
v0x17a9db0_0 .net "Q", 3 0, L_0x17b1530;  1 drivers
v0x17a9ea0_0 .net "clock", 0 0, v0x174f1b0_0;  1 drivers
v0x17a9f40_0 .net "enable", 0 0, v0x17a9a40_0;  1 drivers
v0x17a9fe0_0 .net "modo", 1 0, v0x17a9b80_0;  1 drivers
v0x17aa0d0_0 .net "rco", 0 0, V_0x17a3210/m;  1 drivers
S_0x1734670 .scope module, "clocks" "clk" 2 9, 3 2 0, S_0x1735aa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clock";
v0x174f1b0_0 .var "clock", 0 0;
S_0x1766ce0 .scope module, "dut" "count" 2 21, 4 6 0, S_0x1735aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 2 "modo";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /OUTPUT 1 "rco";
    .port_info 5 /OUTPUT 4 "Q";
L_0x17b1890 .functor BUFZ 4, L_0x17b1530, C4<0000>, C4<0000>, C4<0000>;
L_0x17b1900 .functor BUFZ 1, V_0x17a3210/m, C4<0>, C4<0>, C4<0>;
v0x17a3340_0 .net "D", 3 0, v0x17a9700_0;  alias, 1 drivers
v0x17a3440_0 .net "Q", 3 0, L_0x17b1530;  alias, 1 drivers
v0x17a3520_0 .net "Qstatus", 3 0, L_0x17b1890;  1 drivers
v0x17a35e0_0 .net "RCOstatus", 0 0, L_0x17b1900;  1 drivers
v0x17a36a0_0 .net "_000_", 3 0, L_0x17b0b60;  1 drivers
v0x17a37f0_0 .net "_001_", 0 0, V_0x17a1010/m;  1 drivers
v0x17a3900_0 .net "_002_", 0 0, V_0x17775d0/m;  1 drivers
v0x17a39f0_0 .net "_003_", 0 0, V_0x1777d40/m;  1 drivers
v0x17a3a90_0 .net "_004_", 0 0, V_0x17784c0/m;  1 drivers
v0x17a3bc0_0 .net "_005_", 0 0, V_0x1778c30/m;  1 drivers
v0x17a3c60_0 .net "_006_", 0 0, V_0x17793b0/m;  1 drivers
v0x17a3d90_0 .net "_007_", 0 0, V_0x1779b20/m;  1 drivers
v0x17a3e30_0 .net "_008_", 0 0, V_0x177a290/m;  1 drivers
v0x17a3ed0_0 .net "_009_", 0 0, V_0x177aaf0/m;  1 drivers
v0x17a3f70_0 .net "_010_", 0 0, V_0x177b3e0/m;  1 drivers
v0x17a4010_0 .net "_011_", 0 0, V_0x177bd00/m;  1 drivers
v0x17a4100_0 .net "_012_", 0 0, V_0x177c5e0/m;  1 drivers
v0x17a42b0_0 .net "_013_", 0 0, V_0x177ceb0/m;  1 drivers
v0x17a43a0_0 .net "_014_", 0 0, V_0x177d780/m;  1 drivers
v0x17a4490_0 .net "_015_", 0 0, V_0x177e050/m;  1 drivers
v0x17a4580_0 .net "_016_", 0 0, V_0x177f220/m;  1 drivers
v0x17a4670_0 .net "_017_", 0 0, V_0x177fb40/m;  1 drivers
v0x17a47a0_0 .net "_018_", 0 0, V_0x1780370/m;  1 drivers
v0x17a4840_0 .net "_019_", 0 0, V_0x1780bd0/m;  1 drivers
v0x17a4970_0 .net "_020_", 0 0, V_0x17814a0/m;  1 drivers
v0x17a4a10_0 .net "_021_", 0 0, V_0x1781d80/m;  1 drivers
v0x17a4ab0_0 .net "_022_", 0 0, V_0x1782660/m;  1 drivers
v0x17a4b50_0 .net "_023_", 0 0, V_0x1782e60/m;  1 drivers
v0x17a4c40_0 .net "_024_", 0 0, V_0x1783700/m;  1 drivers
v0x17a4d30_0 .net "_025_", 0 0, V_0x1783fb0/m;  1 drivers
v0x17a4e20_0 .net "_026_", 0 0, V_0x1784860/m;  1 drivers
v0x17a4f10_0 .net "_027_", 0 0, V_0x1785050/m;  1 drivers
v0x17a5000_0 .net "_028_", 0 0, V_0x1785890/m;  1 drivers
v0x17a41f0_0 .net "_029_", 0 0, V_0x1786160/m;  1 drivers
v0x17a5300_0 .net "_030_", 0 0, V_0x1787370/m;  1 drivers
v0x17a53f0_0 .net "_031_", 0 0, V_0x1787be0/m;  1 drivers
v0x17a5520_0 .net "_032_", 0 0, V_0x17885e0/m;  1 drivers
v0x17a5650_0 .net "_033_", 0 0, V_0x1788eb0/m;  1 drivers
v0x17a56f0_0 .net "_034_", 0 0, V_0x17896a0/m;  1 drivers
v0x17a5790_0 .net "_035_", 0 0, V_0x1789ec0/m;  1 drivers
v0x17a58c0_0 .net "_036_", 0 0, V_0x178a7e0/m;  1 drivers
v0x17a5960_0 .net "_037_", 0 0, V_0x178b090/m;  1 drivers
v0x17a5a00_0 .net "_038_", 0 0, V_0x178b970/m;  1 drivers
v0x17a5af0_0 .net "_039_", 0 0, V_0x178c160/m;  1 drivers
v0x17a5be0_0 .net "_040_", 0 0, V_0x178c9a0/m;  1 drivers
v0x17a5cd0_0 .net "_041_", 0 0, V_0x178d2a0/m;  1 drivers
v0x17a5e00_0 .net "_042_", 0 0, V_0x178da80/m;  1 drivers
v0x17a5ea0_0 .net "_043_", 0 0, V_0x178e2a0/m;  1 drivers
v0x17a5f90_0 .net "_044_", 0 0, V_0x178eb90/m;  1 drivers
v0x17a6080_0 .net "_045_", 0 0, V_0x178f450/m;  1 drivers
v0x17a6170_0 .net "_046_", 0 0, V_0x178fd50/m;  1 drivers
v0x17a6210_0 .net "_047_", 0 0, V_0x17905d0/m;  1 drivers
v0x17a6300_0 .net "_048_", 0 0, V_0x1790ee0/m;  1 drivers
v0x17a63f0_0 .net "_049_", 0 0, V_0x17917b0/m;  1 drivers
v0x17a64e0_0 .net "_050_", 0 0, V_0x17920d0/m;  1 drivers
v0x17a65d0_0 .net "_051_", 0 0, V_0x1792990/m;  1 drivers
v0x17a66c0_0 .net "_052_", 0 0, V_0x1793b10/m;  1 drivers
v0x17a67b0_0 .net "_053_", 0 0, V_0x17943d0/m;  1 drivers
v0x17a68a0_0 .net "_054_", 0 0, V_0x1794cd0/m;  1 drivers
v0x17a6990_0 .net "_055_", 0 0, V_0x17955a0/m;  1 drivers
v0x17a6a80_0 .net "_056_", 0 0, V_0x1795e70/m;  1 drivers
v0x17a6b70_0 .net "_057_", 0 0, V_0x17967b0/m;  1 drivers
v0x17a6c60_0 .net "_058_", 0 0, V_0x1797040/m;  1 drivers
v0x17a6d50_0 .net "_059_", 0 0, V_0x1797920/m;  1 drivers
v0x17a6e40_0 .net "_060_", 0 0, V_0x17981e0/m;  1 drivers
v0x17a50f0_0 .net "_061_", 0 0, V_0x1798ac0/m;  1 drivers
v0x17a5190_0 .net "_062_", 0 0, V_0x17993c0/m;  1 drivers
v0x17a72f0_0 .net "_063_", 0 0, V_0x1799e50/m;  1 drivers
v0x17a7390_0 .net "_064_", 0 0, V_0x179a660/m;  1 drivers
v0x17a7480_0 .net "_065_", 0 0, V_0x179af00/m;  1 drivers
v0x17a7570_0 .net "_066_", 0 0, V_0x179b7a0/m;  1 drivers
v0x17a7660_0 .net "_067_", 0 0, V_0x179c050/m;  1 drivers
v0x17a7750_0 .net "_068_", 0 0, V_0x179c920/m;  1 drivers
v0x17a7840_0 .net "_069_", 0 0, V_0x179d1f0/m;  1 drivers
v0x17a7930_0 .net "_070_", 0 0, V_0x179e440/m;  1 drivers
v0x17a7a20_0 .net "_071_", 0 0, V_0x179ecd0/m;  1 drivers
v0x17a7b10_0 .net "_072_", 0 0, V_0x179f600/m;  1 drivers
v0x17a7c00_0 .net "_073_", 0 0, V_0x179fe70/m;  1 drivers
v0x17a7cf0_0 .net "_074_", 0 0, V_0x17a0740/m;  1 drivers
v0x17a7de0_0 .net "clk", 0 0, v0x174f1b0_0;  alias, 1 drivers
v0x17a7e80_0 .net "enable", 0 0, v0x17a9a40_0;  alias, 1 drivers
v0x17a7f20_0 .net "modo", 1 0, v0x17a9b80_0;  alias, 1 drivers
v0x17a7fc0_0 .net "rco", 0 0, V_0x17a3210/m;  alias, 1 drivers
L_0x17aa270 .part L_0x17b1530, 1, 1;
L_0x17aa410 .part L_0x17b1530, 0, 1;
L_0x17aa5b0 .part L_0x17b1530, 2, 1;
L_0x17aa750 .part L_0x17b1530, 3, 1;
L_0x17aa860 .part v0x17a9b80_0, 0, 1;
L_0x17aaae0 .part v0x17a9b80_0, 1, 1;
L_0x17aad60 .part v0x17a9b80_0, 0, 1;
L_0x17aae00 .part v0x17a9b80_0, 1, 1;
L_0x17aaff0 .part L_0x17b1530, 0, 1;
L_0x17ab100 .part v0x17a9700_0, 0, 1;
L_0x179e290 .part L_0x17b1530, 1, 1;
L_0x17abba0 .part L_0x17b1530, 1, 1;
L_0x17abc40 .part L_0x17b1530, 0, 1;
L_0x17ac080 .part v0x17a9b80_0, 0, 1;
L_0x17ac250 .part v0x17a9b80_0, 1, 1;
L_0x17ac670 .part v0x17a9700_0, 1, 1;
L_0x17acee0 .part L_0x17b1530, 2, 1;
L_0x17ad260 .part L_0x17b1530, 2, 1;
L_0x17ad590 .part v0x17a9b80_0, 0, 1;
L_0x17ad630 .part v0x17a9b80_0, 1, 1;
L_0x17ad810 .part v0x17a9700_0, 2, 1;
L_0x17add90 .part L_0x17b1530, 2, 1;
L_0x17ae090 .part L_0x17b1530, 2, 1;
L_0x17ae4d0 .part v0x17a9b80_0, 0, 1;
L_0x17ae750 .part v0x17a9b80_0, 1, 1;
L_0x17aef10 .part L_0x17b1530, 3, 1;
L_0x17af660 .part v0x17a9700_0, 3, 1;
L_0x17afda0 .part L_0x17b1530, 3, 1;
L_0x17b01f0 .part L_0x17b1530, 3, 1;
L_0x17b0b60 .concat8 [ 1 1 1 1], V_0x177e920/m, V_0x1786a30/m, V_0x1793260/m, V_0x179dac0/m;
L_0x17b13f0 .part L_0x17b0b60, 0, 1;
L_0x17b1490 .part L_0x17b0b60, 1, 1;
L_0x17b0c00 .part L_0x17b0b60, 2, 1;
L_0x17b16d0 .part L_0x17b0b60, 3, 1;
L_0x17b1530 .concat8 [ 1 1 1 1], V_0x17a1780/m, V_0x17a1e80/m, V_0x17a2430/m, V_0x17a2bc0/m;
S_0x1777120 .scope module, "_075_" "NOT" 4 100, 5 7 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x17772b0 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x17772f0 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x1777330 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x1777370 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17aa200 .functor NOT 1, L_0x17aa270, C4<0>, C4<0>, C4<0>;
v0x1777510_0 .net "A", 0 0, L_0x17aa270;  1 drivers
v0x17775d0_0 .net "Y", 0 0, V_0x17775d0/m;  alias, 1 drivers
S_0x1777780 .scope module, "_076_" "NOT" 4 104, 5 7 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x1777960 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x17779a0 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x17779e0 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x1777a20 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17aa310 .functor NOT 1, L_0x17aa410, C4<0>, C4<0>, C4<0>;
v0x1777c60_0 .net "A", 0 0, L_0x17aa410;  1 drivers
v0x1777d40_0 .net "Y", 0 0, V_0x1777d40/m;  alias, 1 drivers
S_0x1777ef0 .scope module, "_077_" "NOT" 4 108, 5 7 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x1778100 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1778140 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x1778180 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x17781c0 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17aa540 .functor NOT 1, L_0x17aa5b0, C4<0>, C4<0>, C4<0>;
v0x1778400_0 .net "A", 0 0, L_0x17aa5b0;  1 drivers
v0x17784c0_0 .net "Y", 0 0, V_0x17784c0/m;  alias, 1 drivers
S_0x1778670 .scope module, "_078_" "NOT" 4 112, 5 7 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x1778850 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1778890 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x17788d0 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x1778910 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17aa650 .functor NOT 1, L_0x17aa750, C4<0>, C4<0>, C4<0>;
v0x1778b50_0 .net "A", 0 0, L_0x17aa750;  1 drivers
v0x1778c30_0 .net "Y", 0 0, V_0x1778c30/m;  alias, 1 drivers
S_0x1778de0 .scope module, "_079_" "NOT" 4 116, 5 7 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x1779010 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1779050 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x1779090 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x17790d0 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17aa7f0 .functor NOT 1, L_0x17aa860, C4<0>, C4<0>, C4<0>;
v0x17792d0_0 .net "A", 0 0, L_0x17aa860;  1 drivers
v0x17793b0_0 .net "Y", 0 0, V_0x17793b0/m;  alias, 1 drivers
S_0x1779560 .scope module, "_080_" "NOT" 4 120, 5 7 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x1779740 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1779780 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x17797c0 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x1779800 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17aa9e0 .functor NOT 1, L_0x17aaae0, C4<0>, C4<0>, C4<0>;
v0x1779a40_0 .net "A", 0 0, L_0x17aaae0;  1 drivers
v0x1779b20_0 .net "Y", 0 0, V_0x1779b20/m;  alias, 1 drivers
S_0x1779cd0 .scope module, "_081_" "NOT" 4 124, 5 7 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x1779eb0 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1779ef0 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x1779f30 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x1779f70 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17aab80 .functor NOT 1, v0x17a9a40_0, C4<0>, C4<0>, C4<0>;
v0x177a1b0_0 .net "A", 0 0, v0x17a9a40_0;  alias, 1 drivers
v0x177a290_0 .net "Y", 0 0, V_0x177a290/m;  alias, 1 drivers
S_0x177a440 .scope module, "_082_" "NOR" 4 128, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x177a620 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x177a660 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x177a6a0 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x177a6e0 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17aabf0 .functor NOR 1, V_0x17793b0/m, V_0x1779b20/m, C4<0>, C4<0>;
v0x177a930_0 .net "A", 0 0, V_0x17793b0/m;  alias, 1 drivers
v0x177aa20_0 .net "B", 0 0, V_0x1779b20/m;  alias, 1 drivers
v0x177aaf0_0 .net "Y", 0 0, V_0x177aaf0/m;  alias, 1 drivers
S_0x177ad10 .scope module, "_083_" "NAND" 4 133, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x177af80 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x177afc0 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x177b000 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x177b040 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17aac60 .functor NAND 1, L_0x17aad60, L_0x17aae00, C4<1>, C4<1>;
v0x177b240_0 .net "A", 0 0, L_0x17aad60;  1 drivers
v0x177b320_0 .net "B", 0 0, L_0x17aae00;  1 drivers
v0x177b3e0_0 .net "Y", 0 0, V_0x177b3e0/m;  alias, 1 drivers
S_0x177b640 .scope module, "_084_" "NAND" 4 138, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x177b820 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x177b860 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x177b8a0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x177b8e0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17aaef0 .functor NAND 1, L_0x17aaff0, V_0x177a290/m, C4<1>, C4<1>;
v0x177bb30_0 .net "A", 0 0, L_0x17aaff0;  1 drivers
v0x177bc10_0 .net "B", 0 0, V_0x177a290/m;  alias, 1 drivers
v0x177bd00_0 .net "Y", 0 0, V_0x177bd00/m;  alias, 1 drivers
S_0x177bf20 .scope module, "_085_" "NAND" 4 143, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x177c100 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x177c140 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x177c180 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x177c1c0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17ab090 .functor NAND 1, L_0x17ab100, V_0x177aaf0/m, C4<1>, C4<1>;
v0x177c410_0 .net "A", 0 0, L_0x17ab100;  1 drivers
v0x177c4f0_0 .net "B", 0 0, V_0x177aaf0/m;  alias, 1 drivers
v0x177c5e0_0 .net "Y", 0 0, V_0x177c5e0/m;  alias, 1 drivers
S_0x177c800 .scope module, "_086_" "NAND" 4 148, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x177c9e0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x177ca20 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x177ca60 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x177caa0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17ab2e0 .functor NAND 1, V_0x1777d40/m, V_0x177b3e0/m, C4<1>, C4<1>;
v0x177ccf0_0 .net "A", 0 0, V_0x1777d40/m;  alias, 1 drivers
v0x177cde0_0 .net "B", 0 0, V_0x177b3e0/m;  alias, 1 drivers
v0x177ceb0_0 .net "Y", 0 0, V_0x177ceb0/m;  alias, 1 drivers
S_0x177d0d0 .scope module, "_087_" "NAND" 4 153, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x177d2b0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x177d2f0 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x177d330 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x177d370 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17ab350 .functor NAND 1, V_0x177c5e0/m, V_0x177ceb0/m, C4<1>, C4<1>;
v0x177d5c0_0 .net "A", 0 0, V_0x177c5e0/m;  alias, 1 drivers
v0x177d6b0_0 .net "B", 0 0, V_0x177ceb0/m;  alias, 1 drivers
v0x177d780_0 .net "Y", 0 0, V_0x177d780/m;  alias, 1 drivers
S_0x177d9a0 .scope module, "_088_" "NAND" 4 158, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x177db80 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x177dbc0 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x177dc00 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x177dc40 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17ab500 .functor NAND 1, v0x17a9a40_0, V_0x177d780/m, C4<1>, C4<1>;
v0x177de90_0 .net "A", 0 0, v0x17a9a40_0;  alias, 1 drivers
v0x177df80_0 .net "B", 0 0, V_0x177d780/m;  alias, 1 drivers
v0x177e050_0 .net "Y", 0 0, V_0x177e050/m;  alias, 1 drivers
S_0x177e270 .scope module, "_089_" "NAND" 4 163, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x177e450 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x177e490 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x177e4d0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x177e510 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17ab640 .functor NAND 1, V_0x177bd00/m, V_0x177e050/m, C4<1>, C4<1>;
v0x177e760_0 .net "A", 0 0, V_0x177bd00/m;  alias, 1 drivers
v0x177e850_0 .net "B", 0 0, V_0x177e050/m;  alias, 1 drivers
v0x177e920_0 .net "Y", 0 0, V_0x177e920/m;  1 drivers
S_0x177eb40 .scope module, "_090_" "NOR" 4 168, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x177ed20 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x177ed60 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x177eda0 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x177ede0 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17ab7f0 .functor NOR 1, L_0x179e290, v0x17a9a40_0, C4<0>, C4<0>;
v0x177f030_0 .net "A", 0 0, L_0x179e290;  1 drivers
v0x177f110_0 .net "B", 0 0, v0x17a9a40_0;  alias, 1 drivers
v0x177f220_0 .net "Y", 0 0, V_0x177f220/m;  alias, 1 drivers
S_0x177f430 .scope module, "_091_" "NAND" 4 173, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x177f720 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x177f760 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x177f7a0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x177f7e0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x179e330 .functor NAND 1, L_0x17abba0, L_0x17abc40, C4<1>, C4<1>;
v0x177f9e0_0 .net "A", 0 0, L_0x17abba0;  1 drivers
v0x177fa80_0 .net "B", 0 0, L_0x17abc40;  1 drivers
v0x177fb40_0 .net "Y", 0 0, V_0x177fb40/m;  alias, 1 drivers
S_0x177fda0 .scope module, "_092_" "NOT" 4 178, 5 7 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x177ff80 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x177ffc0 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x1780000 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x1780040 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17abce0 .functor NOT 1, V_0x177fb40/m, C4<0>, C4<0>, C4<0>;
v0x1780280_0 .net "A", 0 0, V_0x177fb40/m;  alias, 1 drivers
v0x1780370_0 .net "Y", 0 0, V_0x1780370/m;  alias, 1 drivers
S_0x1780500 .scope module, "_093_" "NAND" 4 182, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x17806e0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1780720 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1780760 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x17807a0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17abd70 .functor NAND 1, V_0x17775d0/m, V_0x1777d40/m, C4<1>, C4<1>;
v0x17809f0_0 .net "A", 0 0, V_0x17775d0/m;  alias, 1 drivers
v0x1780ae0_0 .net "B", 0 0, V_0x1777d40/m;  alias, 1 drivers
v0x1780bd0_0 .net "Y", 0 0, V_0x1780bd0/m;  alias, 1 drivers
S_0x1780de0 .scope module, "_094_" "NAND" 4 187, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1780fc0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1781000 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1781040 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1781080 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17abeb0 .functor NAND 1, V_0x177fb40/m, V_0x1780bd0/m, C4<1>, C4<1>;
v0x17812d0_0 .net "A", 0 0, V_0x177fb40/m;  alias, 1 drivers
v0x17813e0_0 .net "B", 0 0, V_0x1780bd0/m;  alias, 1 drivers
v0x17814a0_0 .net "Y", 0 0, V_0x17814a0/m;  alias, 1 drivers
S_0x17816c0 .scope module, "_095_" "NOR" 4 192, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x17818a0 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x17818e0 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1781920 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1781960 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17abff0 .functor NOR 1, L_0x17ac080, V_0x17814a0/m, C4<0>, C4<0>;
v0x1781bb0_0 .net "A", 0 0, L_0x17ac080;  1 drivers
v0x1781c90_0 .net "B", 0 0, V_0x17814a0/m;  alias, 1 drivers
v0x1781d80_0 .net "Y", 0 0, V_0x1781d80/m;  alias, 1 drivers
S_0x1781fa0 .scope module, "_096_" "NOR" 4 197, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1782180 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x17821c0 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1782200 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1782240 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17aa4d0 .functor NOR 1, V_0x17793b0/m, L_0x17ac250, C4<0>, C4<0>;
v0x1782490_0 .net "A", 0 0, V_0x17793b0/m;  alias, 1 drivers
v0x17825a0_0 .net "B", 0 0, L_0x17ac250;  1 drivers
v0x1782660_0 .net "Y", 0 0, V_0x1782660/m;  alias, 1 drivers
S_0x1782890 .scope module, "_097_" "NOT" 4 202, 5 7 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x1782a70 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1782ab0 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x1782af0 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x1782b30 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17ac2f0 .functor NOT 1, V_0x1782660/m, C4<0>, C4<0>, C4<0>;
v0x1782d70_0 .net "A", 0 0, V_0x1782660/m;  alias, 1 drivers
v0x1782e60_0 .net "Y", 0 0, V_0x1782e60/m;  alias, 1 drivers
S_0x1782ff0 .scope module, "_098_" "NAND" 4 206, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x17831d0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1783210 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1783250 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1783290 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17ac3a0 .functor NAND 1, V_0x17814a0/m, V_0x1782660/m, C4<1>, C4<1>;
v0x17834e0_0 .net "A", 0 0, V_0x17814a0/m;  alias, 1 drivers
v0x17835f0_0 .net "B", 0 0, V_0x1782660/m;  alias, 1 drivers
v0x1783700_0 .net "Y", 0 0, V_0x1783700/m;  alias, 1 drivers
S_0x1783910 .scope module, "_099_" "NAND" 4 211, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1783af0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1783b30 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1783b70 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1783bb0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1791fa0 .functor NAND 1, L_0x17ac670, V_0x177aaf0/m, C4<1>, C4<1>;
v0x1783e00_0 .net "A", 0 0, L_0x17ac670;  1 drivers
v0x1783ea0_0 .net "B", 0 0, V_0x177aaf0/m;  alias, 1 drivers
v0x1783fb0_0 .net "Y", 0 0, V_0x1783fb0/m;  alias, 1 drivers
S_0x17841c0 .scope module, "_100_" "NAND" 4 216, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x17843a0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x17843e0 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1784420 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1784460 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1796720 .functor NAND 1, v0x17a9a40_0, V_0x1783fb0/m, C4<1>, C4<1>;
v0x17846b0_0 .net "A", 0 0, v0x17a9a40_0;  alias, 1 drivers
v0x1784770_0 .net "B", 0 0, V_0x1783fb0/m;  alias, 1 drivers
v0x1784860_0 .net "Y", 0 0, V_0x1784860/m;  alias, 1 drivers
S_0x1784a80 .scope module, "_101_" "NOT" 4 221, 5 7 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x1784c60 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1784ca0 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x1784ce0 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x1784d20 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17ac7c0 .functor NOT 1, V_0x1784860/m, C4<0>, C4<0>, C4<0>;
v0x1784f60_0 .net "A", 0 0, V_0x1784860/m;  alias, 1 drivers
v0x1785050_0 .net "Y", 0 0, V_0x1785050/m;  alias, 1 drivers
S_0x17851e0 .scope module, "_102_" "NAND" 4 225, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x17853c0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1785400 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1785440 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1785480 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17ac900 .functor NAND 1, V_0x1783700/m, V_0x1785050/m, C4<1>, C4<1>;
v0x17856d0_0 .net "A", 0 0, V_0x1783700/m;  alias, 1 drivers
v0x17857c0_0 .net "B", 0 0, V_0x1785050/m;  alias, 1 drivers
v0x1785890_0 .net "Y", 0 0, V_0x1785890/m;  alias, 1 drivers
S_0x1785ab0 .scope module, "_103_" "NOR" 4 230, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1785c90 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1785cd0 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1785d10 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1785d50 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17acad0 .functor NOR 1, V_0x1781d80/m, V_0x1785890/m, C4<0>, C4<0>;
v0x1785fa0_0 .net "A", 0 0, V_0x1781d80/m;  alias, 1 drivers
v0x1786090_0 .net "B", 0 0, V_0x1785890/m;  alias, 1 drivers
v0x1786160_0 .net "Y", 0 0, V_0x1786160/m;  alias, 1 drivers
S_0x1786380 .scope module, "_104_" "NOR" 4 235, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1786560 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x17865a0 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x17865e0 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1786620 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17acca0 .functor NOR 1, V_0x177f220/m, V_0x1786160/m, C4<0>, C4<0>;
v0x1786870_0 .net "A", 0 0, V_0x177f220/m;  alias, 1 drivers
v0x1786960_0 .net "B", 0 0, V_0x1786160/m;  alias, 1 drivers
v0x1786a30_0 .net "Y", 0 0, V_0x1786a30/m;  1 drivers
S_0x1786c50 .scope module, "_105_" "NOR" 4 240, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1786e30 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1786e70 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1786eb0 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1786ef0 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17ace50 .functor NOR 1, L_0x17acee0, v0x17a9a40_0, C4<0>, C4<0>;
v0x1787140_0 .net "A", 0 0, L_0x17acee0;  1 drivers
v0x1787220_0 .net "B", 0 0, v0x17a9a40_0;  alias, 1 drivers
v0x1787370_0 .net "Y", 0 0, V_0x1787370/m;  alias, 1 drivers
S_0x17875b0 .scope module, "_106_" "NOR" 4 245, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1787740 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1787780 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x17877c0 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1787800 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17acf80 .functor NOR 1, V_0x17784c0/m, V_0x177fb40/m, C4<0>, C4<0>;
v0x1787a50_0 .net "A", 0 0, V_0x17784c0/m;  alias, 1 drivers
v0x1787b40_0 .net "B", 0 0, V_0x177fb40/m;  alias, 1 drivers
v0x1787be0_0 .net "Y", 0 0, V_0x1787be0/m;  alias, 1 drivers
S_0x1787e20 .scope module, "_107_" "NOR" 4 250, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x177f610 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x177f650 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x177f690 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x177f6d0 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17a4730 .functor NOR 1, L_0x17ad260, V_0x1780370/m, C4<0>, C4<0>;
v0x1788410_0 .net "A", 0 0, L_0x17ad260;  1 drivers
v0x17884f0_0 .net "B", 0 0, V_0x1780370/m;  alias, 1 drivers
v0x17885e0_0 .net "Y", 0 0, V_0x17885e0/m;  alias, 1 drivers
S_0x1788800 .scope module, "_108_" "NOR" 4 255, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x17889e0 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1788a20 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1788a60 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1788aa0 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17aa950 .functor NOR 1, V_0x1787be0/m, V_0x17885e0/m, C4<0>, C4<0>;
v0x1788cf0_0 .net "A", 0 0, V_0x1787be0/m;  alias, 1 drivers
v0x1788de0_0 .net "B", 0 0, V_0x17885e0/m;  alias, 1 drivers
v0x1788eb0_0 .net "Y", 0 0, V_0x1788eb0/m;  alias, 1 drivers
S_0x17890d0 .scope module, "_109_" "NOT" 4 260, 5 7 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x17892b0 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x17892f0 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x1789330 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x1789370 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17ad450 .functor NOT 1, V_0x1788eb0/m, C4<0>, C4<0>, C4<0>;
v0x17895b0_0 .net "A", 0 0, V_0x1788eb0/m;  alias, 1 drivers
v0x17896a0_0 .net "Y", 0 0, V_0x17896a0/m;  alias, 1 drivers
S_0x1789830 .scope module, "_110_" "NOR" 4 264, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1789a10 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1789a50 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1789a90 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1789ad0 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17ad500 .functor NOR 1, L_0x17ad590, L_0x17ad630, C4<0>, C4<0>;
v0x1789d20_0 .net "A", 0 0, L_0x17ad590;  1 drivers
v0x1789e00_0 .net "B", 0 0, L_0x17ad630;  1 drivers
v0x1789ec0_0 .net "Y", 0 0, V_0x1789ec0/m;  alias, 1 drivers
S_0x178a120 .scope module, "_111_" "NAND" 4 269, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x178a300 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x178a340 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x178a380 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x178a3c0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17ad300 .functor NAND 1, V_0x1788eb0/m, V_0x1789ec0/m, C4<1>, C4<1>;
v0x178a610_0 .net "A", 0 0, V_0x1788eb0/m;  alias, 1 drivers
v0x178a720_0 .net "B", 0 0, V_0x1789ec0/m;  alias, 1 drivers
v0x178a7e0_0 .net "Y", 0 0, V_0x178a7e0/m;  alias, 1 drivers
S_0x178aa00 .scope module, "_112_" "NAND" 4 274, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x178abe0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x178ac20 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x178ac60 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x178aca0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17ad780 .functor NAND 1, L_0x17ad810, V_0x177aaf0/m, C4<1>, C4<1>;
v0x178aef0_0 .net "A", 0 0, L_0x17ad810;  1 drivers
v0x178afd0_0 .net "B", 0 0, V_0x177aaf0/m;  alias, 1 drivers
v0x178b090_0 .net "Y", 0 0, V_0x178b090/m;  alias, 1 drivers
S_0x178b2d0 .scope module, "_113_" "NAND" 4 279, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x178b4b0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x178b4f0 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x178b530 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x178b570 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17ad8b0 .functor NAND 1, v0x17a9a40_0, V_0x178b090/m, C4<1>, C4<1>;
v0x178b7c0_0 .net "A", 0 0, v0x17a9a40_0;  alias, 1 drivers
v0x178b880_0 .net "B", 0 0, V_0x178b090/m;  alias, 1 drivers
v0x178b970_0 .net "Y", 0 0, V_0x178b970/m;  alias, 1 drivers
S_0x178bb90 .scope module, "_114_" "NOT" 4 284, 5 7 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x178bd70 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x178bdb0 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x178bdf0 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x178be30 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17ad9f0 .functor NOT 1, V_0x178b970/m, C4<0>, C4<0>, C4<0>;
v0x178c070_0 .net "A", 0 0, V_0x178b970/m;  alias, 1 drivers
v0x178c160_0 .net "Y", 0 0, V_0x178c160/m;  alias, 1 drivers
S_0x178c2f0 .scope module, "_115_" "NAND" 4 288, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x178c4d0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x178c510 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x178c550 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x178c590 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17adb30 .functor NAND 1, V_0x178a7e0/m, V_0x178c160/m, C4<1>, C4<1>;
v0x178c7e0_0 .net "A", 0 0, V_0x178a7e0/m;  alias, 1 drivers
v0x178c8d0_0 .net "B", 0 0, V_0x178c160/m;  alias, 1 drivers
v0x178c9a0_0 .net "Y", 0 0, V_0x178c9a0/m;  alias, 1 drivers
S_0x178cbc0 .scope module, "_116_" "NOR" 4 293, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x178cda0 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x178cde0 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x178ce20 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x178ce60 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17add00 .functor NOR 1, L_0x17add90, V_0x1780bd0/m, C4<0>, C4<0>;
v0x178d0b0_0 .net "A", 0 0, L_0x17add90;  1 drivers
v0x178d190_0 .net "B", 0 0, V_0x1780bd0/m;  alias, 1 drivers
v0x178d2a0_0 .net "Y", 0 0, V_0x178d2a0/m;  alias, 1 drivers
S_0x178d4b0 .scope module, "_117_" "NOT" 4 298, 5 7 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x178d690 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x178d6d0 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x178d710 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x178d750 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17ad6d0 .functor NOT 1, V_0x178d2a0/m, C4<0>, C4<0>, C4<0>;
v0x178d990_0 .net "A", 0 0, V_0x178d2a0/m;  alias, 1 drivers
v0x178da80_0 .net "Y", 0 0, V_0x178da80/m;  alias, 1 drivers
S_0x178dc10 .scope module, "_118_" "NAND" 4 302, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x178ddf0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x178de30 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x178de70 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x178deb0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17adef0 .functor NAND 1, L_0x17ae090, V_0x1780bd0/m, C4<1>, C4<1>;
v0x178e100_0 .net "A", 0 0, L_0x17ae090;  1 drivers
v0x178e1e0_0 .net "B", 0 0, V_0x1780bd0/m;  alias, 1 drivers
v0x178e2a0_0 .net "Y", 0 0, V_0x178e2a0/m;  alias, 1 drivers
S_0x178e4e0 .scope module, "_119_" "NAND" 4 307, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x178e6c0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x178e700 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x178e740 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x178e780 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17a48e0 .functor NAND 1, V_0x178da80/m, V_0x178e2a0/m, C4<1>, C4<1>;
v0x178e9d0_0 .net "A", 0 0, V_0x178da80/m;  alias, 1 drivers
v0x178eac0_0 .net "B", 0 0, V_0x178e2a0/m;  alias, 1 drivers
v0x178eb90_0 .net "Y", 0 0, V_0x178eb90/m;  alias, 1 drivers
S_0x178edb0 .scope module, "_120_" "NAND" 4 312, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x178ef90 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x178efd0 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x178f010 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x178f050 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17ae270 .functor NAND 1, V_0x1782660/m, V_0x178eb90/m, C4<1>, C4<1>;
v0x178f2a0_0 .net "A", 0 0, V_0x1782660/m;  alias, 1 drivers
v0x178f360_0 .net "B", 0 0, V_0x178eb90/m;  alias, 1 drivers
v0x178f450_0 .net "Y", 0 0, V_0x178f450/m;  alias, 1 drivers
S_0x178f670 .scope module, "_121_" "NOR" 4 317, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x178f850 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x178f890 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x178f8d0 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x178f910 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17ae3b0 .functor NOR 1, L_0x17ae4d0, V_0x1779b20/m, C4<0>, C4<0>;
v0x178fb60_0 .net "A", 0 0, L_0x17ae4d0;  1 drivers
v0x178fc40_0 .net "B", 0 0, V_0x1779b20/m;  alias, 1 drivers
v0x178fd50_0 .net "Y", 0 0, V_0x178fd50/m;  alias, 1 drivers
S_0x178ff60 .scope module, "_122_" "NAND" 4 322, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1790140 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1790180 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x17901c0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1790200 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17ade30 .functor NAND 1, V_0x17793b0/m, L_0x17ae750, C4<1>, C4<1>;
v0x1790450_0 .net "A", 0 0, V_0x17793b0/m;  alias, 1 drivers
v0x1790510_0 .net "B", 0 0, L_0x17ae750;  1 drivers
v0x17905d0_0 .net "Y", 0 0, V_0x17905d0/m;  alias, 1 drivers
S_0x1790830 .scope module, "_123_" "NAND" 4 327, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1790a10 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1790a50 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1790a90 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1790ad0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17a3d00 .functor NAND 1, V_0x17896a0/m, V_0x178fd50/m, C4<1>, C4<1>;
v0x1790d20_0 .net "A", 0 0, V_0x17896a0/m;  alias, 1 drivers
v0x1790e10_0 .net "B", 0 0, V_0x178fd50/m;  alias, 1 drivers
v0x1790ee0_0 .net "Y", 0 0, V_0x1790ee0/m;  alias, 1 drivers
S_0x1791100 .scope module, "_124_" "NAND" 4 332, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x17912e0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1791320 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1791360 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x17913a0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17ae880 .functor NAND 1, V_0x178f450/m, V_0x1790ee0/m, C4<1>, C4<1>;
v0x17915f0_0 .net "A", 0 0, V_0x178f450/m;  alias, 1 drivers
v0x17916e0_0 .net "B", 0 0, V_0x1790ee0/m;  alias, 1 drivers
v0x17917b0_0 .net "Y", 0 0, V_0x17917b0/m;  alias, 1 drivers
S_0x17919d0 .scope module, "_125_" "NAND" 4 337, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1791bb0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1791bf0 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1791c30 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1791c70 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17aea50 .functor NAND 1, V_0x1782660/m, V_0x178d2a0/m, C4<1>, C4<1>;
v0x1791ec0_0 .net "A", 0 0, V_0x1782660/m;  alias, 1 drivers
v0x1792010_0 .net "B", 0 0, V_0x178d2a0/m;  alias, 1 drivers
v0x17920d0_0 .net "Y", 0 0, V_0x17920d0/m;  alias, 1 drivers
S_0x17922e0 .scope module, "_126_" "NOR" 4 342, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x17924c0 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1792500 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1792540 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1792580 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17aeb00 .functor NOR 1, V_0x178c9a0/m, V_0x17917b0/m, C4<0>, C4<0>;
v0x17927d0_0 .net "A", 0 0, V_0x178c9a0/m;  alias, 1 drivers
v0x17928c0_0 .net "B", 0 0, V_0x17917b0/m;  alias, 1 drivers
v0x1792990_0 .net "Y", 0 0, V_0x1792990/m;  alias, 1 drivers
S_0x1792bb0 .scope module, "_127_" "NOR" 4 347, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1792d90 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1792dd0 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1792e10 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1792e50 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17aecd0 .functor NOR 1, V_0x1787370/m, V_0x1792990/m, C4<0>, C4<0>;
v0x17930a0_0 .net "A", 0 0, V_0x1787370/m;  alias, 1 drivers
v0x1793190_0 .net "B", 0 0, V_0x1792990/m;  alias, 1 drivers
v0x1793260_0 .net "Y", 0 0, V_0x1793260/m;  1 drivers
S_0x1793480 .scope module, "_128_" "NOR" 4 352, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1793660 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x17936a0 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x17936e0 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1793720 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17aee80 .functor NOR 1, L_0x17aef10, v0x17a9a40_0, C4<0>, C4<0>;
v0x1793970_0 .net "A", 0 0, L_0x17aef10;  1 drivers
v0x1793a50_0 .net "B", 0 0, v0x17a9a40_0;  alias, 1 drivers
v0x1793b10_0 .net "Y", 0 0, V_0x1793b10/m;  alias, 1 drivers
S_0x1793d50 .scope module, "_129_" "NOR" 4 357, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1793f30 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1793f70 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1793fb0 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1793ff0 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17ae570 .functor NOR 1, V_0x1782e60/m, V_0x178d2a0/m, C4<0>, C4<0>;
v0x1794240_0 .net "A", 0 0, V_0x1782e60/m;  alias, 1 drivers
v0x1794330_0 .net "B", 0 0, V_0x178d2a0/m;  alias, 1 drivers
v0x17943d0_0 .net "Y", 0 0, V_0x17943d0/m;  alias, 1 drivers
S_0x1794610 .scope module, "_130_" "NOR" 4 362, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x17947f0 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1794830 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1794870 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x17948b0 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17a5d70 .functor NOR 1, V_0x17885e0/m, V_0x17905d0/m, C4<0>, C4<0>;
v0x1794b00_0 .net "A", 0 0, V_0x17885e0/m;  alias, 1 drivers
v0x1794c10_0 .net "B", 0 0, V_0x17905d0/m;  alias, 1 drivers
v0x1794cd0_0 .net "Y", 0 0, V_0x1794cd0/m;  alias, 1 drivers
S_0x1794ef0 .scope module, "_131_" "NOR" 4 367, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x17950d0 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1795110 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1795150 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1795190 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17af2c0 .functor NOR 1, V_0x17943d0/m, V_0x1794cd0/m, C4<0>, C4<0>;
v0x17953e0_0 .net "A", 0 0, V_0x17943d0/m;  alias, 1 drivers
v0x17954d0_0 .net "B", 0 0, V_0x1794cd0/m;  alias, 1 drivers
v0x17955a0_0 .net "Y", 0 0, V_0x17955a0/m;  alias, 1 drivers
S_0x17957c0 .scope module, "_132_" "NOR" 4 372, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x17959a0 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x17959e0 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1795a20 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1795a60 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17af490 .functor NOR 1, V_0x1778c30/m, V_0x17955a0/m, C4<0>, C4<0>;
v0x1795cb0_0 .net "A", 0 0, V_0x1778c30/m;  alias, 1 drivers
v0x1795da0_0 .net "B", 0 0, V_0x17955a0/m;  alias, 1 drivers
v0x1795e70_0 .net "Y", 0 0, V_0x1795e70/m;  alias, 1 drivers
S_0x1796090 .scope module, "_133_" "NAND" 4 377, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1796270 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x17962b0 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x17962f0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1796330 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17af5d0 .functor NAND 1, L_0x17af660, V_0x177aaf0/m, C4<1>, C4<1>;
v0x1796580_0 .net "A", 0 0, L_0x17af660;  1 drivers
v0x1796660_0 .net "B", 0 0, V_0x177aaf0/m;  alias, 1 drivers
v0x17967b0_0 .net "Y", 0 0, V_0x17967b0/m;  alias, 1 drivers
S_0x17969f0 .scope module, "_134_" "NAND" 4 382, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1796b80 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1796bc0 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1796c00 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1796c40 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17af700 .functor NAND 1, v0x17a9a40_0, V_0x17967b0/m, C4<1>, C4<1>;
v0x1796e90_0 .net "A", 0 0, v0x17a9a40_0;  alias, 1 drivers
v0x1796f50_0 .net "B", 0 0, V_0x17967b0/m;  alias, 1 drivers
v0x1797040_0 .net "Y", 0 0, V_0x1797040/m;  alias, 1 drivers
S_0x1797260 .scope module, "_135_" "NAND" 4 387, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1797440 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1797480 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x17974c0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1797500 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17af840 .functor NAND 1, V_0x17885e0/m, V_0x178fd50/m, C4<1>, C4<1>;
v0x1797750_0 .net "A", 0 0, V_0x17885e0/m;  alias, 1 drivers
v0x1797810_0 .net "B", 0 0, V_0x178fd50/m;  alias, 1 drivers
v0x1797920_0 .net "Y", 0 0, V_0x1797920/m;  alias, 1 drivers
S_0x1797b30 .scope module, "_136_" "NAND" 4 392, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1797d10 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1797d50 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1797d90 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1797dd0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17a55e0 .functor NAND 1, V_0x17920d0/m, V_0x1797920/m, C4<1>, C4<1>;
v0x1798020_0 .net "A", 0 0, V_0x17920d0/m;  alias, 1 drivers
v0x1798110_0 .net "B", 0 0, V_0x1797920/m;  alias, 1 drivers
v0x17981e0_0 .net "Y", 0 0, V_0x17981e0/m;  alias, 1 drivers
S_0x1798400 .scope module, "_137_" "NAND" 4 397, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x17985e0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1798620 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1798660 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x17986a0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17afb40 .functor NAND 1, V_0x1778c30/m, V_0x17981e0/m, C4<1>, C4<1>;
v0x17988f0_0 .net "A", 0 0, V_0x1778c30/m;  alias, 1 drivers
v0x1798a00_0 .net "B", 0 0, V_0x17981e0/m;  alias, 1 drivers
v0x1798ac0_0 .net "Y", 0 0, V_0x1798ac0/m;  alias, 1 drivers
S_0x1798ce0 .scope module, "_138_" "NOR" 4 402, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1798ec0 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1798f00 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1798f40 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1798f80 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17afd10 .functor NOR 1, L_0x17afda0, V_0x1787be0/m, C4<0>, C4<0>;
v0x17991d0_0 .net "A", 0 0, L_0x17afda0;  1 drivers
v0x17992b0_0 .net "B", 0 0, V_0x1787be0/m;  alias, 1 drivers
v0x17993c0_0 .net "Y", 0 0, V_0x17993c0/m;  alias, 1 drivers
S_0x17995d0 .scope module, "_139_" "NAND" 4 407, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1788000 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1788040 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1788080 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x17880c0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17aefb0 .functor NAND 1, L_0x17b01f0, V_0x1787be0/m, C4<1>, C4<1>;
v0x1799cb0_0 .net "A", 0 0, L_0x17b01f0;  1 drivers
v0x1799d90_0 .net "B", 0 0, V_0x1787be0/m;  alias, 1 drivers
v0x1799e50_0 .net "Y", 0 0, V_0x1799e50/m;  alias, 1 drivers
S_0x179a090 .scope module, "_140_" "NOT" 4 412, 5 7 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x179a270 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x179a2b0 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x179a2f0 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x179a330 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17af020 .functor NOT 1, V_0x1799e50/m, C4<0>, C4<0>, C4<0>;
v0x179a570_0 .net "A", 0 0, V_0x1799e50/m;  alias, 1 drivers
v0x179a660_0 .net "Y", 0 0, V_0x179a660/m;  alias, 1 drivers
S_0x179a7f0 .scope module, "_141_" "NAND" 4 416, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x179a9d0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x179aa10 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x179aa50 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x179aa90 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17b0290 .functor NAND 1, V_0x1789ec0/m, V_0x1799e50/m, C4<1>, C4<1>;
v0x179ace0_0 .net "A", 0 0, V_0x1789ec0/m;  alias, 1 drivers
v0x179adf0_0 .net "B", 0 0, V_0x1799e50/m;  alias, 1 drivers
v0x179af00_0 .net "Y", 0 0, V_0x179af00/m;  alias, 1 drivers
S_0x179b110 .scope module, "_142_" "NOR" 4 421, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x179b2f0 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x179b330 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x179b370 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x179b3b0 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17b0300 .functor NOR 1, V_0x17993c0/m, V_0x179af00/m, C4<0>, C4<0>;
v0x179b600_0 .net "A", 0 0, V_0x17993c0/m;  alias, 1 drivers
v0x179b6d0_0 .net "B", 0 0, V_0x179af00/m;  alias, 1 drivers
v0x179b7a0_0 .net "Y", 0 0, V_0x179b7a0/m;  alias, 1 drivers
S_0x179b9a0 .scope module, "_143_" "NOR" 4 426, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x179bb80 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x179bbc0 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x179bc00 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x179bc40 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17b04d0 .functor NOR 1, V_0x1797040/m, V_0x179b7a0/m, C4<0>, C4<0>;
v0x179be90_0 .net "A", 0 0, V_0x1797040/m;  alias, 1 drivers
v0x179bf80_0 .net "B", 0 0, V_0x179b7a0/m;  alias, 1 drivers
v0x179c050_0 .net "Y", 0 0, V_0x179c050/m;  alias, 1 drivers
S_0x179c270 .scope module, "_144_" "NAND" 4 431, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x179c450 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x179c490 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x179c4d0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x179c510 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17b06a0 .functor NAND 1, V_0x1798ac0/m, V_0x179c050/m, C4<1>, C4<1>;
v0x179c760_0 .net "A", 0 0, V_0x1798ac0/m;  alias, 1 drivers
v0x179c850_0 .net "B", 0 0, V_0x179c050/m;  alias, 1 drivers
v0x179c920_0 .net "Y", 0 0, V_0x179c920/m;  alias, 1 drivers
S_0x179cb40 .scope module, "_145_" "NOR" 4 436, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x179cd20 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x179cd60 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x179cda0 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x179cde0 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17b07e0 .functor NOR 1, V_0x1795e70/m, V_0x179c920/m, C4<0>, C4<0>;
v0x179d030_0 .net "A", 0 0, V_0x1795e70/m;  alias, 1 drivers
v0x179d120_0 .net "B", 0 0, V_0x179c920/m;  alias, 1 drivers
v0x179d1f0_0 .net "Y", 0 0, V_0x179d1f0/m;  alias, 1 drivers
S_0x179d410 .scope module, "_146_" "NOR" 4 441, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x179d5f0 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x179d630 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x179d670 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x179d6b0 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17b09b0 .functor NOR 1, V_0x1793b10/m, V_0x179d1f0/m, C4<0>, C4<0>;
v0x179d900_0 .net "A", 0 0, V_0x1793b10/m;  alias, 1 drivers
v0x179d9f0_0 .net "B", 0 0, V_0x179d1f0/m;  alias, 1 drivers
v0x179dac0_0 .net "Y", 0 0, V_0x179dac0/m;  1 drivers
S_0x179dce0 .scope module, "_147_" "NOR" 4 446, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x179dec0 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x179df00 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x179df40 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x179df80 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17aba90 .functor NOR 1, v0x17a9a40_0, V_0x17a3210/m, C4<0>, C4<0>;
v0x179e1d0_0 .net "A", 0 0, v0x17a9a40_0;  alias, 1 drivers
v0x179e3a0_0 .net "B", 0 0, V_0x17a3210/m;  alias, 1 drivers
v0x179e440_0 .net "Y", 0 0, V_0x179e440/m;  alias, 1 drivers
S_0x179e630 .scope module, "_148_" "NAND" 4 451, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x179e810 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x179e850 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x179e890 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x179e8d0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17b0d00 .functor NAND 1, V_0x1789ec0/m, V_0x179a660/m, C4<1>, C4<1>;
v0x179eb20_0 .net "A", 0 0, V_0x1789ec0/m;  alias, 1 drivers
v0x179ebe0_0 .net "B", 0 0, V_0x179a660/m;  alias, 1 drivers
v0x179ecd0_0 .net "Y", 0 0, V_0x179ecd0/m;  alias, 1 drivers
S_0x179eef0 .scope module, "_149_" "NAND" 4 456, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x179f0d0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x179f110 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x179f150 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x179f190 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17b0e80 .functor NAND 1, V_0x177b3e0/m, V_0x1798ac0/m, C4<1>, C4<1>;
v0x179f3e0_0 .net "A", 0 0, V_0x177b3e0/m;  alias, 1 drivers
v0x179f4f0_0 .net "B", 0 0, V_0x1798ac0/m;  alias, 1 drivers
v0x179f600_0 .net "Y", 0 0, V_0x179f600/m;  alias, 1 drivers
S_0x179f810 .scope module, "_150_" "NAND" 4 461, 5 24 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x179f9f0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x179fa30 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x179fa70 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x179fab0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17b0f10 .functor NAND 1, v0x17a9a40_0, V_0x179ecd0/m, C4<1>, C4<1>;
v0x179fd00_0 .net "A", 0 0, v0x17a9a40_0;  alias, 1 drivers
v0x179fda0_0 .net "B", 0 0, V_0x179ecd0/m;  alias, 1 drivers
v0x179fe70_0 .net "Y", 0 0, V_0x179fe70/m;  alias, 1 drivers
S_0x17a0090 .scope module, "_151_" "NOR" 4 466, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x17a0270 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x17a02b0 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x17a02f0 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x17a0330 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17b1050 .functor NOR 1, V_0x179f600/m, V_0x179fe70/m, C4<0>, C4<0>;
v0x17a0580_0 .net "A", 0 0, V_0x179f600/m;  alias, 1 drivers
v0x17a0670_0 .net "B", 0 0, V_0x179fe70/m;  alias, 1 drivers
v0x17a0740_0 .net "Y", 0 0, V_0x17a0740/m;  alias, 1 drivers
S_0x17a0960 .scope module, "_152_" "NOR" 4 471, 5 42 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x17a0b40 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x17a0b80 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x17a0bc0 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x17a0c00 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x17b1220 .functor NOR 1, V_0x179e440/m, V_0x17a0740/m, C4<0>, C4<0>;
v0x17a0e50_0 .net "A", 0 0, V_0x179e440/m;  alias, 1 drivers
v0x17a0f40_0 .net "B", 0 0, V_0x17a0740/m;  alias, 1 drivers
v0x17a1010_0 .net "Y", 0 0, V_0x17a1010/m;  alias, 1 drivers
S_0x17a1230 .scope module, "_153_" "DFF" 4 477, 5 76 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
P_0x17a1410 .param/real "tpd" 0 5 78, Cr<m5000000000000000gfc3>; value=2.50000
v0x17a1560_0 .net "C", 0 0, v0x174f1b0_0;  alias, 1 drivers
v0x17a16e0_0 .net "D", 0 0, L_0x17b13f0;  1 drivers
v0x17a1780_0 .var "Q", 0 0;
E_0x17a16a0 .event posedge, v0x174f1b0_0;
S_0x17a1910 .scope module, "_154_" "DFF" 4 483, 5 76 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
P_0x17a1af0 .param/real "tpd" 0 5 78, Cr<m5000000000000000gfc3>; value=2.50000
v0x17a1c00_0 .net "C", 0 0, v0x174f1b0_0;  alias, 1 drivers
v0x17a1dc0_0 .net "D", 0 0, L_0x17b1490;  1 drivers
v0x17a1e80_0 .var "Q", 0 0;
S_0x17a2030 .scope module, "_155_" "DFF" 4 489, 5 76 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
P_0x17a2210 .param/real "tpd" 0 5 78, Cr<m5000000000000000gfc3>; value=2.50000
v0x17a22b0_0 .net "C", 0 0, v0x174f1b0_0;  alias, 1 drivers
v0x17a2350_0 .net "D", 0 0, L_0x17b0c00;  1 drivers
v0x17a2430_0 .var "Q", 0 0;
S_0x17a25e0 .scope module, "_156_" "DFF" 4 495, 5 76 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
P_0x17a27c0 .param/real "tpd" 0 5 78, Cr<m5000000000000000gfc3>; value=2.50000
v0x17a28d0_0 .net "C", 0 0, v0x174f1b0_0;  alias, 1 drivers
v0x17a2b20_0 .net "D", 0 0, L_0x17b16d0;  1 drivers
v0x17a2bc0_0 .var "Q", 0 0;
S_0x17a2d30 .scope module, "_157_" "DFF" 4 501, 5 76 0, S_0x1766ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
P_0x17a2f10 .param/real "tpd" 0 5 78, Cr<m5000000000000000gfc3>; value=2.50000
v0x17a3020_0 .net "C", 0 0, v0x174f1b0_0;  alias, 1 drivers
v0x17a3170_0 .net "D", 0 0, V_0x17a1010/m;  alias, 1 drivers
v0x17a3210_0 .var "Q", 0 0;
S_0x17a80b0 .scope module, "tb" "synth_tb" 2 12, 6 5 0, S_0x1735aa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "enable";
    .port_info 1 /OUTPUT 2 "modo";
    .port_info 2 /OUTPUT 4 "D";
    .port_info 3 /INPUT 1 "rco";
    .port_info 4 /INPUT 4 "Q";
    .port_info 5 /INPUT 1 "clk";
v0x17a9700_0 .var "D", 3 0;
v0x17a97f0_0 .net "Q", 3 0, L_0x17b1530;  alias, 1 drivers
v0x17a9890_0 .net "clk", 0 0, v0x174f1b0_0;  alias, 1 drivers
v0x17a9a40_0 .var "enable", 0 0;
v0x17a9ae0_0 .var/i "log", 31 0;
v0x17a9b80_0 .var "modo", 1 0;
v0x17a9c70_0 .net "rco", 0 0, V_0x17a3210/m;  alias, 1 drivers
S_0x17a8330 .scope task, "checker" "checker" 7 2, 7 2 0, S_0x17a80b0;
 .timescale -9 -12;
E_0x17a3b80 .event negedge, v0x174f1b0_0;
TD_tb_top.tb.checker ;
    %pushi/vec4 83, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a3b80;
    %load/vec4 v0x17a9570_0;
    %load/vec4 v0x17a9660_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17a97f0_0;
    %load/vec4 v0x17a9c70_0;
    %concat/vec4; draw_concat_vec4
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 7 6 "$fdisplay", v0x17a9ae0_0, "PASS" {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 7 9 "$fdisplay", v0x17a9ae0_0, "Time=%.0f Error dut: Q=%b, rco=%b, scoreboard: Q=%b, rco=%b", $time, v0x17a97f0_0, v0x17a9c70_0, v0x17a9570_0, v0x17a9660_0 {0 0 0};
T_0.3 ;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
S_0x17a8510 .scope task, "completely_random_checker" "completely_random_checker" 7 25, 7 25 0, S_0x17a80b0;
 .timescale -9 -12;
TD_tb_top.tb.completely_random_checker ;
    %pushi/vec4 54, 0, 32;
T_1.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.5, 5;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a3b80;
    %load/vec4 v0x17a9570_0;
    %load/vec4 v0x17a9660_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17a97f0_0;
    %load/vec4 v0x17a9c70_0;
    %concat/vec4; draw_concat_vec4
    %cmp/e;
    %jmp/0xz  T_1.6, 4;
    %vpi_call 7 28 "$fdisplay", v0x17a9ae0_0, "PASS" {0 0 0};
    %jmp T_1.7;
T_1.6 ;
    %vpi_call 7 31 "$fdisplay", v0x17a9ae0_0, "Time=%.0f Error dut: Q=%b, rco=%b, scoreboard: Q=%b, rco=%b", $time, v0x17a97f0_0, v0x17a9c70_0, v0x17a9570_0, v0x17a9660_0 {0 0 0};
T_1.7 ;
    %jmp T_1.4;
T_1.5 ;
    %pop/vec4 1;
    %end;
S_0x17a86f0 .scope task, "drv_completely_random_request" "drv_completely_random_request" 8 64, 8 64 0, S_0x17a80b0;
 .timescale -9 -12;
TD_tb_top.tb.drv_completely_random_request ;
    %pushi/vec4 6, 0, 32;
T_2.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.9, 5;
    %jmp/1 T_2.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a3b80;
    %vpi_func 8 68 "$random" 32 {0 0 0};
    %pad/s 2;
    %store/vec4 v0x17a9b80_0, 0, 2;
    %pushi/vec4 10, 0, 32;
T_2.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.11, 5;
    %jmp/1 T_2.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a3b80;
    %vpi_func 8 71 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x17a9a40_0, 0, 1;
    %vpi_func 8 72 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x17a9700_0, 0, 4;
    %jmp T_2.10;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2.8;
T_2.9 ;
    %pop/vec4 1;
    %end;
S_0x17a88d0 .scope task, "drv_init" "drv_init" 8 2, 8 2 0, S_0x17a80b0;
 .timescale -9 -12;
TD_tb_top.tb.drv_init ;
    %wait E_0x17a3b80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17a9a40_0, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x17a9700_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x17a9b80_0, 0, 2;
    %wait E_0x17a3b80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17a9a40_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x17a9b80_0, 0, 2;
    %delay 40000, 0;
    %wait E_0x17a3b80;
    %wait E_0x17a3b80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17a9a40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x17a9b80_0, 0, 2;
    %end;
S_0x17a8ab0 .scope task, "drv_random_request" "drv_random_request" 8 53, 8 53 0, S_0x17a80b0;
 .timescale -9 -12;
TD_tb_top.tb.drv_random_request ;
    %pushi/vec4 20, 0, 32;
T_4.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.13, 5;
    %jmp/1 T_4.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a3b80;
    %vpi_func 8 57 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x17a9a40_0, 0, 1;
    %vpi_func 8 58 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x17a9700_0, 0, 4;
    %jmp T_4.12;
T_4.13 ;
    %pop/vec4 1;
    %end;
S_0x17a8ce0 .scope task, "drv_request" "drv_request" 8 22, 8 22 0, S_0x17a80b0;
 .timescale -9 -12;
TD_tb_top.tb.drv_request ;
    %wait E_0x17a3b80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17a9a40_0, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x17a9700_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x17a9b80_0, 0, 2;
    %delay 160000, 0;
    %wait E_0x17a3b80;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x17a9b80_0, 0, 2;
    %delay 80000, 0;
    %wait E_0x17a3b80;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x17a9b80_0, 0, 2;
    %delay 80000, 0;
    %wait E_0x17a3b80;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x17a9700_0, 0, 4;
    %delay 160000, 0;
    %wait E_0x17a3b80;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x17a9b80_0, 0, 2;
    %delay 10000, 0;
    %wait E_0x17a3b80;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x17a9b80_0, 0, 2;
    %delay 50000, 0;
    %wait E_0x17a3b80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17a9a40_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x17a3b80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17a9a40_0, 0, 1;
    %delay 30000, 0;
    %wait E_0x17a3b80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17a9a40_0, 0, 1;
    %delay 30000, 0;
    %wait E_0x17a3b80;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x17a9700_0, 0, 4;
    %delay 10000, 0;
    %wait E_0x17a3b80;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x17a9b80_0, 0, 2;
    %delay 160000, 0;
    %wait E_0x17a3b80;
    %end;
S_0x17a8ec0 .scope task, "random_checker" "random_checker" 7 14, 7 14 0, S_0x17a80b0;
 .timescale -9 -12;
TD_tb_top.tb.random_checker ;
    %pushi/vec4 10, 0, 32;
T_6.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.15, 5;
    %jmp/1 T_6.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a3b80;
    %load/vec4 v0x17a9570_0;
    %load/vec4 v0x17a9660_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17a97f0_0;
    %load/vec4 v0x17a9c70_0;
    %concat/vec4; draw_concat_vec4
    %cmp/e;
    %jmp/0xz  T_6.16, 4;
    %vpi_call 7 17 "$fdisplay", v0x17a9ae0_0, "PASS" {0 0 0};
    %jmp T_6.17;
T_6.16 ;
    %vpi_call 7 20 "$fdisplay", v0x17a9ae0_0, "Time=%.0f Error dut: Q=%b, rco=%b, scoreboard: Q=%b, rco=%b", $time, v0x17a97f0_0, v0x17a9c70_0, v0x17a9570_0, v0x17a9660_0 {0 0 0};
T_6.17 ;
    %jmp T_6.14;
T_6.15 ;
    %pop/vec4 1;
    %end;
S_0x17a90a0 .scope module, "sb" "scoreboard" 6 59, 9 3 0, S_0x17a80b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 2 "modo";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clk";
v0x17a92f0_0 .net "D", 3 0, v0x17a9700_0;  alias, 1 drivers
v0x17a9390_0 .net "clk", 0 0, v0x174f1b0_0;  alias, 1 drivers
v0x17a9430_0 .net "enable", 0 0, v0x17a9a40_0;  alias, 1 drivers
v0x17a94d0_0 .net "modo", 1 0, v0x17a9b80_0;  alias, 1 drivers
v0x17a9570_0 .var "sb_Q", 3 0;
v0x17a9660_0 .var "sb_rco", 0 0;
  .scope S_0x17a25e0;
V_0x17a2bc0/m .modpath 1 v0x17a2bc0_0 v0x17a2bc0_0,
   v0x174f1b0_0 (2500,2500,2500, 2500,2500,2500, 2500,2500,2500, 2500,2500,2500) v0x17a28d0_0;
  .scope S_0x17a2030;
V_0x17a2430/m .modpath 1 v0x17a2430_0 v0x17a2430_0,
   v0x174f1b0_0 (2500,2500,2500, 2500,2500,2500, 2500,2500,2500, 2500,2500,2500) v0x17a22b0_0;
  .scope S_0x17a1910;
V_0x17a1e80/m .modpath 1 v0x17a1e80_0 v0x17a1e80_0,
   v0x174f1b0_0 (2500,2500,2500, 2500,2500,2500, 2500,2500,2500, 2500,2500,2500) v0x17a1c00_0;
  .scope S_0x17a1230;
V_0x17a1780/m .modpath 1 v0x17a1780_0 v0x17a1780_0,
   v0x174f1b0_0 (2500,2500,2500, 2500,2500,2500, 2500,2500,2500, 2500,2500,2500) v0x17a1560_0;
  .scope S_0x179d410;
V_0x179dac0/m .modpath 1 L_0x17b09b0 v0x179dac0_0,
   V_0x1793b10/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x179d900_0,
   V_0x179d1f0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x179d9f0_0;
  .scope S_0x1792bb0;
V_0x1793260/m .modpath 1 L_0x17aecd0 v0x1793260_0,
   V_0x1787370/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x17930a0_0,
   V_0x1792990/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1793190_0;
  .scope S_0x1786380;
V_0x1786a30/m .modpath 1 L_0x17acca0 v0x1786a30_0,
   V_0x177f220/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1786870_0,
   V_0x1786160/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1786960_0;
  .scope S_0x177e270;
V_0x177e920/m .modpath 1 L_0x17ab640 v0x177e920_0,
   V_0x177bd00/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x177e760_0,
   V_0x177e050/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x177e850_0;
  .scope S_0x17a0090;
V_0x17a0740/m .modpath 1 L_0x17b1050 v0x17a0740_0,
   V_0x179f600/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x17a0580_0,
   V_0x179fe70/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x17a0670_0;
  .scope S_0x179f810;
V_0x179fe70/m .modpath 1 L_0x17b0f10 v0x179fe70_0,
   v0x17a9a40_0 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x179fd00_0,
   V_0x179ecd0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x179fda0_0;
  .scope S_0x179eef0;
V_0x179f600/m .modpath 1 L_0x17b0e80 v0x179f600_0,
   V_0x177b3e0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x179f3e0_0,
   V_0x1798ac0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x179f4f0_0;
  .scope S_0x179e630;
V_0x179ecd0/m .modpath 1 L_0x17b0d00 v0x179ecd0_0,
   V_0x1789ec0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x179eb20_0,
   V_0x179a660/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x179ebe0_0;
  .scope S_0x179dce0;
V_0x179e440/m .modpath 1 L_0x17aba90 v0x179e440_0,
   v0x17a9a40_0 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x179e1d0_0,
   V_0x17a3210/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x179e3a0_0;
  .scope S_0x179cb40;
V_0x179d1f0/m .modpath 1 L_0x17b07e0 v0x179d1f0_0,
   V_0x1795e70/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x179d030_0,
   V_0x179c920/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x179d120_0;
  .scope S_0x179c270;
V_0x179c920/m .modpath 1 L_0x17b06a0 v0x179c920_0,
   V_0x1798ac0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x179c760_0,
   V_0x179c050/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x179c850_0;
  .scope S_0x179b9a0;
V_0x179c050/m .modpath 1 L_0x17b04d0 v0x179c050_0,
   V_0x1797040/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x179be90_0,
   V_0x179b7a0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x179bf80_0;
  .scope S_0x179b110;
V_0x179b7a0/m .modpath 1 L_0x17b0300 v0x179b7a0_0,
   V_0x17993c0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x179b600_0,
   V_0x179af00/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x179b6d0_0;
  .scope S_0x179a7f0;
V_0x179af00/m .modpath 1 L_0x17b0290 v0x179af00_0,
   V_0x1789ec0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x179ace0_0,
   V_0x1799e50/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x179adf0_0;
  .scope S_0x179a090;
V_0x179a660/m .modpath 1 L_0x17af020 v0x179a660_0,
   V_0x1799e50/m (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x179a570_0;
  .scope S_0x17995d0;
V_0x1799e50/m .modpath 1 L_0x17aefb0 v0x1799e50_0,
   L_0x17b01f0 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1799cb0_0,
   V_0x1787be0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1799d90_0;
  .scope S_0x1798ce0;
V_0x17993c0/m .modpath 1 L_0x17afd10 v0x17993c0_0,
   L_0x17afda0 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x17991d0_0,
   V_0x1787be0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x17992b0_0;
  .scope S_0x1798400;
V_0x1798ac0/m .modpath 1 L_0x17afb40 v0x1798ac0_0,
   V_0x1778c30/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x17988f0_0,
   V_0x17981e0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1798a00_0;
  .scope S_0x1797b30;
V_0x17981e0/m .modpath 1 L_0x17a55e0 v0x17981e0_0,
   V_0x17920d0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1798020_0,
   V_0x1797920/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1798110_0;
  .scope S_0x1797260;
V_0x1797920/m .modpath 1 L_0x17af840 v0x1797920_0,
   V_0x17885e0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1797750_0,
   V_0x178fd50/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1797810_0;
  .scope S_0x17969f0;
V_0x1797040/m .modpath 1 L_0x17af700 v0x1797040_0,
   v0x17a9a40_0 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1796e90_0,
   V_0x17967b0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1796f50_0;
  .scope S_0x1796090;
V_0x17967b0/m .modpath 1 L_0x17af5d0 v0x17967b0_0,
   L_0x17af660 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1796580_0,
   V_0x177aaf0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1796660_0;
  .scope S_0x17957c0;
V_0x1795e70/m .modpath 1 L_0x17af490 v0x1795e70_0,
   V_0x1778c30/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1795cb0_0,
   V_0x17955a0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1795da0_0;
  .scope S_0x1794ef0;
V_0x17955a0/m .modpath 1 L_0x17af2c0 v0x17955a0_0,
   V_0x17943d0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x17953e0_0,
   V_0x1794cd0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x17954d0_0;
  .scope S_0x1794610;
V_0x1794cd0/m .modpath 1 L_0x17a5d70 v0x1794cd0_0,
   V_0x17885e0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1794b00_0,
   V_0x17905d0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1794c10_0;
  .scope S_0x1793d50;
V_0x17943d0/m .modpath 1 L_0x17ae570 v0x17943d0_0,
   V_0x1782e60/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1794240_0,
   V_0x178d2a0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1794330_0;
  .scope S_0x1793480;
V_0x1793b10/m .modpath 1 L_0x17aee80 v0x1793b10_0,
   L_0x17aef10 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1793970_0,
   v0x17a9a40_0 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1793a50_0;
  .scope S_0x17922e0;
V_0x1792990/m .modpath 1 L_0x17aeb00 v0x1792990_0,
   V_0x178c9a0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x17927d0_0,
   V_0x17917b0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x17928c0_0;
  .scope S_0x17919d0;
V_0x17920d0/m .modpath 1 L_0x17aea50 v0x17920d0_0,
   V_0x1782660/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1791ec0_0,
   V_0x178d2a0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1792010_0;
  .scope S_0x1791100;
V_0x17917b0/m .modpath 1 L_0x17ae880 v0x17917b0_0,
   V_0x178f450/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x17915f0_0,
   V_0x1790ee0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x17916e0_0;
  .scope S_0x1790830;
V_0x1790ee0/m .modpath 1 L_0x17a3d00 v0x1790ee0_0,
   V_0x17896a0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1790d20_0,
   V_0x178fd50/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1790e10_0;
  .scope S_0x178ff60;
V_0x17905d0/m .modpath 1 L_0x17ade30 v0x17905d0_0,
   V_0x17793b0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1790450_0,
   L_0x17ae750 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1790510_0;
  .scope S_0x178f670;
V_0x178fd50/m .modpath 1 L_0x17ae3b0 v0x178fd50_0,
   L_0x17ae4d0 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x178fb60_0,
   V_0x1779b20/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x178fc40_0;
  .scope S_0x178edb0;
V_0x178f450/m .modpath 1 L_0x17ae270 v0x178f450_0,
   V_0x1782660/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x178f2a0_0,
   V_0x178eb90/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x178f360_0;
  .scope S_0x178e4e0;
V_0x178eb90/m .modpath 1 L_0x17a48e0 v0x178eb90_0,
   V_0x178da80/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x178e9d0_0,
   V_0x178e2a0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x178eac0_0;
  .scope S_0x178dc10;
V_0x178e2a0/m .modpath 1 L_0x17adef0 v0x178e2a0_0,
   L_0x17ae090 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x178e100_0,
   V_0x1780bd0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x178e1e0_0;
  .scope S_0x178d4b0;
V_0x178da80/m .modpath 1 L_0x17ad6d0 v0x178da80_0,
   V_0x178d2a0/m (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x178d990_0;
  .scope S_0x178cbc0;
V_0x178d2a0/m .modpath 1 L_0x17add00 v0x178d2a0_0,
   L_0x17add90 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x178d0b0_0,
   V_0x1780bd0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x178d190_0;
  .scope S_0x178c2f0;
V_0x178c9a0/m .modpath 1 L_0x17adb30 v0x178c9a0_0,
   V_0x178a7e0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x178c7e0_0,
   V_0x178c160/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x178c8d0_0;
  .scope S_0x178bb90;
V_0x178c160/m .modpath 1 L_0x17ad9f0 v0x178c160_0,
   V_0x178b970/m (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x178c070_0;
  .scope S_0x178b2d0;
V_0x178b970/m .modpath 1 L_0x17ad8b0 v0x178b970_0,
   v0x17a9a40_0 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x178b7c0_0,
   V_0x178b090/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x178b880_0;
  .scope S_0x178aa00;
V_0x178b090/m .modpath 1 L_0x17ad780 v0x178b090_0,
   L_0x17ad810 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x178aef0_0,
   V_0x177aaf0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x178afd0_0;
  .scope S_0x178a120;
V_0x178a7e0/m .modpath 1 L_0x17ad300 v0x178a7e0_0,
   V_0x1788eb0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x178a610_0,
   V_0x1789ec0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x178a720_0;
  .scope S_0x1789830;
V_0x1789ec0/m .modpath 1 L_0x17ad500 v0x1789ec0_0,
   L_0x17ad590 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1789d20_0,
   L_0x17ad630 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1789e00_0;
  .scope S_0x17890d0;
V_0x17896a0/m .modpath 1 L_0x17ad450 v0x17896a0_0,
   V_0x1788eb0/m (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x17895b0_0;
  .scope S_0x1788800;
V_0x1788eb0/m .modpath 1 L_0x17aa950 v0x1788eb0_0,
   V_0x1787be0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1788cf0_0,
   V_0x17885e0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1788de0_0;
  .scope S_0x1787e20;
V_0x17885e0/m .modpath 1 L_0x17a4730 v0x17885e0_0,
   L_0x17ad260 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1788410_0,
   V_0x1780370/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x17884f0_0;
  .scope S_0x17875b0;
V_0x1787be0/m .modpath 1 L_0x17acf80 v0x1787be0_0,
   V_0x17784c0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1787a50_0,
   V_0x177fb40/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1787b40_0;
  .scope S_0x1786c50;
V_0x1787370/m .modpath 1 L_0x17ace50 v0x1787370_0,
   L_0x17acee0 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1787140_0,
   v0x17a9a40_0 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1787220_0;
  .scope S_0x1785ab0;
V_0x1786160/m .modpath 1 L_0x17acad0 v0x1786160_0,
   V_0x1781d80/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1785fa0_0,
   V_0x1785890/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1786090_0;
  .scope S_0x17851e0;
V_0x1785890/m .modpath 1 L_0x17ac900 v0x1785890_0,
   V_0x1783700/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x17856d0_0,
   V_0x1785050/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x17857c0_0;
  .scope S_0x1784a80;
V_0x1785050/m .modpath 1 L_0x17ac7c0 v0x1785050_0,
   V_0x1784860/m (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x1784f60_0;
  .scope S_0x17841c0;
V_0x1784860/m .modpath 1 L_0x1796720 v0x1784860_0,
   v0x17a9a40_0 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x17846b0_0,
   V_0x1783fb0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1784770_0;
  .scope S_0x1783910;
V_0x1783fb0/m .modpath 1 L_0x1791fa0 v0x1783fb0_0,
   L_0x17ac670 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1783e00_0,
   V_0x177aaf0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1783ea0_0;
  .scope S_0x1782ff0;
V_0x1783700/m .modpath 1 L_0x17ac3a0 v0x1783700_0,
   V_0x17814a0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x17834e0_0,
   V_0x1782660/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x17835f0_0;
  .scope S_0x1782890;
V_0x1782e60/m .modpath 1 L_0x17ac2f0 v0x1782e60_0,
   V_0x1782660/m (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x1782d70_0;
  .scope S_0x1781fa0;
V_0x1782660/m .modpath 1 L_0x17aa4d0 v0x1782660_0,
   V_0x17793b0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1782490_0,
   L_0x17ac250 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x17825a0_0;
  .scope S_0x17816c0;
V_0x1781d80/m .modpath 1 L_0x17abff0 v0x1781d80_0,
   L_0x17ac080 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1781bb0_0,
   V_0x17814a0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1781c90_0;
  .scope S_0x1780de0;
V_0x17814a0/m .modpath 1 L_0x17abeb0 v0x17814a0_0,
   V_0x177fb40/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x17812d0_0,
   V_0x1780bd0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x17813e0_0;
  .scope S_0x1780500;
V_0x1780bd0/m .modpath 1 L_0x17abd70 v0x1780bd0_0,
   V_0x17775d0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x17809f0_0,
   V_0x1777d40/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1780ae0_0;
  .scope S_0x177fda0;
V_0x1780370/m .modpath 1 L_0x17abce0 v0x1780370_0,
   V_0x177fb40/m (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x1780280_0;
  .scope S_0x177f430;
V_0x177fb40/m .modpath 1 L_0x179e330 v0x177fb40_0,
   L_0x17abba0 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x177f9e0_0,
   L_0x17abc40 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x177fa80_0;
  .scope S_0x177eb40;
V_0x177f220/m .modpath 1 L_0x17ab7f0 v0x177f220_0,
   L_0x179e290 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x177f030_0,
   v0x17a9a40_0 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x177f110_0;
  .scope S_0x177d9a0;
V_0x177e050/m .modpath 1 L_0x17ab500 v0x177e050_0,
   v0x17a9a40_0 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x177de90_0,
   V_0x177d780/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x177df80_0;
  .scope S_0x177d0d0;
V_0x177d780/m .modpath 1 L_0x17ab350 v0x177d780_0,
   V_0x177c5e0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x177d5c0_0,
   V_0x177ceb0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x177d6b0_0;
  .scope S_0x177c800;
V_0x177ceb0/m .modpath 1 L_0x17ab2e0 v0x177ceb0_0,
   V_0x1777d40/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x177ccf0_0,
   V_0x177b3e0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x177cde0_0;
  .scope S_0x177bf20;
V_0x177c5e0/m .modpath 1 L_0x17ab090 v0x177c5e0_0,
   L_0x17ab100 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x177c410_0,
   V_0x177aaf0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x177c4f0_0;
  .scope S_0x177b640;
V_0x177bd00/m .modpath 1 L_0x17aaef0 v0x177bd00_0,
   L_0x17aaff0 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x177bb30_0,
   V_0x177a290/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x177bc10_0;
  .scope S_0x177ad10;
V_0x177b3e0/m .modpath 1 L_0x17aac60 v0x177b3e0_0,
   L_0x17aad60 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x177b240_0,
   L_0x17aae00 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x177b320_0;
  .scope S_0x177a440;
V_0x177aaf0/m .modpath 1 L_0x17aabf0 v0x177aaf0_0,
   V_0x17793b0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x177a930_0,
   V_0x1779b20/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x177aa20_0;
  .scope S_0x1779cd0;
V_0x177a290/m .modpath 1 L_0x17aab80 v0x177a290_0,
   v0x17a9a40_0 (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x177a1b0_0;
  .scope S_0x1779560;
V_0x1779b20/m .modpath 1 L_0x17aa9e0 v0x1779b20_0,
   L_0x17aaae0 (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x1779a40_0;
  .scope S_0x1778de0;
V_0x17793b0/m .modpath 1 L_0x17aa7f0 v0x17793b0_0,
   L_0x17aa860 (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x17792d0_0;
  .scope S_0x1778670;
V_0x1778c30/m .modpath 1 L_0x17aa650 v0x1778c30_0,
   L_0x17aa750 (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x1778b50_0;
  .scope S_0x1777ef0;
V_0x17784c0/m .modpath 1 L_0x17aa540 v0x17784c0_0,
   L_0x17aa5b0 (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x1778400_0;
  .scope S_0x1777780;
V_0x1777d40/m .modpath 1 L_0x17aa310 v0x1777d40_0,
   L_0x17aa410 (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x1777c60_0;
  .scope S_0x1777120;
V_0x17775d0/m .modpath 1 L_0x17aa200 v0x17775d0_0,
   L_0x17aa270 (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x1777510_0;
  .scope S_0x17a0960;
V_0x17a1010/m .modpath 1 L_0x17b1220 v0x17a1010_0,
   V_0x179e440/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x17a0e50_0,
   V_0x17a0740/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x17a0f40_0;
  .scope S_0x17a2d30;
V_0x17a3210/m .modpath 1 v0x17a3210_0 v0x17a3210_0,
   v0x174f1b0_0 (2500,2500,2500, 2500,2500,2500, 2500,2500,2500, 2500,2500,2500) v0x17a3020_0;
    .scope S_0x1734670;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174f1b0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x1734670;
T_8 ;
    %delay 20000, 0;
    %load/vec4 v0x174f1b0_0;
    %nor/r;
    %store/vec4 v0x174f1b0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x17a90a0;
T_9 ;
    %wait E_0x17a16a0;
    %load/vec4 v0x17a9430_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x17a94d0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x17a9660_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17a9660_0, 0, 1;
T_9.4 ;
    %load/vec4 v0x17a9570_0;
    %cmpi/u 15, 0, 4;
    %jmp/0xz  T_9.6, 5;
    %load/vec4 v0x17a9570_0;
    %addi 1, 0, 4;
    %store/vec4 v0x17a9570_0, 0, 4;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x17a9570_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17a9660_0, 0, 1;
T_9.7 ;
T_9.2 ;
    %load/vec4 v0x17a94d0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x17a9660_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17a9660_0, 0, 1;
T_9.10 ;
    %load/vec4 v0x17a9570_0;
    %cmpi/u 0, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.12, 5;
    %load/vec4 v0x17a9570_0;
    %subi 1, 0, 4;
    %store/vec4 v0x17a9570_0, 0, 4;
    %jmp T_9.13;
T_9.12 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x17a9570_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17a9660_0, 0, 1;
T_9.13 ;
T_9.8 ;
    %load/vec4 v0x17a94d0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.14, 4;
    %load/vec4 v0x17a9660_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17a9660_0, 0, 1;
T_9.16 ;
    %load/vec4 v0x17a9570_0;
    %cmpi/u 2, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.18, 5;
    %load/vec4 v0x17a9570_0;
    %subi 3, 0, 4;
    %store/vec4 v0x17a9570_0, 0, 4;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v0x17a9570_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_9.20, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x17a9570_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17a9660_0, 0, 1;
    %jmp T_9.21;
T_9.20 ;
    %load/vec4 v0x17a9570_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_9.22, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x17a9570_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17a9660_0, 0, 1;
    %jmp T_9.23;
T_9.22 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x17a9570_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17a9660_0, 0, 1;
T_9.23 ;
T_9.21 ;
T_9.19 ;
T_9.14 ;
    %load/vec4 v0x17a94d0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_9.24, 4;
    %load/vec4 v0x17a92f0_0;
    %store/vec4 v0x17a9570_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17a9660_0, 0, 1;
T_9.24 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x17a80b0;
T_10 ;
    %vpi_call 6 25 "$dumpfile", "output/gtkwave/synth20_verif.vcd" {0 0 0};
    %vpi_call 6 26 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_func 6 28 "$fopen" 32, "output/logs/synth20.log" {0 0 0};
    %store/vec4 v0x17a9ae0_0, 0, 32;
    %vpi_call 6 29 "$fdisplay", v0x17a9ae0_0, "time=%5d, Simulation Start", $time {0 0 0};
    %vpi_call 6 30 "$fdisplay", v0x17a9ae0_0, "time=%5d, Starting Reset", $time {0 0 0};
    %fork TD_tb_top.tb.drv_init, S_0x17a88d0;
    %join;
    %vpi_call 6 34 "$fdisplay", v0x17a9ae0_0, "time=%5d, Reset Completed", $time {0 0 0};
    %vpi_call 6 36 "$fdisplay", v0x17a9ae0_0, "time=%5d, Starting Test", $time {0 0 0};
    %vpi_call 6 38 "$fdisplay", v0x17a9ae0_0, "time=%5d, Starting Semi Random Test", $time {0 0 0};
    %fork t_1, S_0x17a80b0;
    %fork t_2, S_0x17a80b0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %fork TD_tb_top.tb.drv_random_request, S_0x17a8ab0;
    %join;
    %end;
t_2 ;
    %fork TD_tb_top.tb.random_checker, S_0x17a8ec0;
    %join;
    %end;
    .scope S_0x17a80b0;
t_0 ;
    %vpi_call 6 43 "$fdisplay", v0x17a9ae0_0, "time=%5d, Starting Completely Random Test", $time {0 0 0};
    %fork t_4, S_0x17a80b0;
    %fork t_5, S_0x17a80b0;
    %join;
    %join;
    %jmp t_3;
t_4 ;
    %fork TD_tb_top.tb.drv_completely_random_request, S_0x17a86f0;
    %join;
    %end;
t_5 ;
    %fork TD_tb_top.tb.completely_random_checker, S_0x17a8510;
    %join;
    %end;
    .scope S_0x17a80b0;
t_3 ;
    %vpi_call 6 48 "$fdisplay", v0x17a9ae0_0, "time=%5d, Starting Scripted Test", $time {0 0 0};
    %fork t_7, S_0x17a80b0;
    %fork t_8, S_0x17a80b0;
    %join;
    %join;
    %jmp t_6;
t_7 ;
    %fork TD_tb_top.tb.drv_request, S_0x17a8ce0;
    %join;
    %end;
t_8 ;
    %fork TD_tb_top.tb.checker, S_0x17a8330;
    %join;
    %end;
    .scope S_0x17a80b0;
t_6 ;
    %vpi_call 6 53 "$fdisplay", v0x17a9ae0_0, "time=%5d, Test Completed", $time {0 0 0};
    %vpi_call 6 54 "$fdisplay", v0x17a9ae0_0, "time=%5d, Simulation Completed", $time {0 0 0};
    %vpi_call 6 55 "$fclose", v0x17a9ae0_0 {0 0 0};
    %delay 200000, 0;
    %vpi_call 6 56 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x17a1230;
T_11 ;
    %wait E_0x17a16a0;
    %load/vec4 v0x17a16e0_0;
    %assign/vec4 v0x17a1780_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x17a1910;
T_12 ;
    %wait E_0x17a16a0;
    %load/vec4 v0x17a1dc0_0;
    %assign/vec4 v0x17a1e80_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x17a2030;
T_13 ;
    %wait E_0x17a16a0;
    %load/vec4 v0x17a2350_0;
    %assign/vec4 v0x17a2430_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x17a25e0;
T_14 ;
    %wait E_0x17a16a0;
    %load/vec4 v0x17a2b20_0;
    %assign/vec4 v0x17a2bc0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x17a2d30;
T_15 ;
    %wait E_0x17a16a0;
    %load/vec4 v0x17a3170_0;
    %assign/vec4 v0x17a3210_0, 0;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "tb/tb_top_synth20.v";
    "./clocks/clock20.v";
    "./contador_synt.v";
    "./config/cmos_cells_con.v";
    "./tb/synth_tb20.v";
    "./checker.v";
    "./driver.v";
    "./scoreboard.v";
