TimeQuest Timing Analyzer report for Vhdl2
Fri Oct 03 12:19:44 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock48MHz'
 12. Slow Model Setup: 'clockPB'
 13. Slow Model Hold: 'clock48MHz'
 14. Slow Model Hold: 'clockPB'
 15. Slow Model Minimum Pulse Width: 'clockPB'
 16. Slow Model Minimum Pulse Width: 'clock48MHz'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Output Enable Times
 22. Minimum Output Enable Times
 23. Output Disable Times
 24. Minimum Output Disable Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'clock48MHz'
 31. Fast Model Setup: 'clockPB'
 32. Fast Model Hold: 'clock48MHz'
 33. Fast Model Hold: 'clockPB'
 34. Fast Model Minimum Pulse Width: 'clockPB'
 35. Fast Model Minimum Pulse Width: 'clock48MHz'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Output Enable Times
 41. Minimum Output Enable Times
 42. Output Disable Times
 43. Minimum Output Disable Times
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Setup Transfers
 50. Hold Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Vhdl2                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                 ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; clock48MHz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock48MHz } ;
; clockPB    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockPB }    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 68.88 MHz  ; 68.88 MHz       ; clockPB    ;      ;
; 146.48 MHz ; 146.48 MHz      ; clock48MHz ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow Model Setup Summary             ;
+------------+---------+---------------+
; Clock      ; Slack   ; End Point TNS ;
+------------+---------+---------------+
; clock48MHz ; -15.867 ; -248.029      ;
; clockPB    ; -13.518 ; -12051.664    ;
+------------+---------+---------------+


+------------------------------------+
; Slow Model Hold Summary            ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; clock48MHz ; 0.391 ; 0.000         ;
; clockPB    ; 0.527 ; 0.000         ;
+------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; clockPB    ; -1.423 ; -1046.758        ;
; clock48MHz ; -1.380 ; -61.380          ;
+------------+--------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock48MHz'                                                                                                                                                                                       ;
+---------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                        ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -15.867 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.916     ;
; -15.867 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.916     ;
; -15.867 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.916     ;
; -15.867 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.916     ;
; -15.867 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.916     ;
; -15.867 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.916     ;
; -15.867 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.916     ;
; -15.867 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.916     ;
; -15.398 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; 0.002      ; 16.436     ;
; -15.398 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.017      ; 16.451     ;
; -15.398 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; 0.002      ; 16.436     ;
; -15.398 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; 0.002      ; 16.436     ;
; -15.398 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; 0.002      ; 16.436     ;
; -15.398 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; 0.002      ; 16.436     ;
; -15.398 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; 0.002      ; 16.436     ;
; -15.398 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; 0.002      ; 16.436     ;
; -15.398 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; 0.002      ; 16.436     ;
; -15.398 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.017      ; 16.451     ;
; -15.398 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.017      ; 16.451     ;
; -15.398 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.017      ; 16.451     ;
; -15.398 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.017      ; 16.451     ;
; -15.398 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.017      ; 16.451     ;
; -15.398 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.017      ; 16.451     ;
; -15.398 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.017      ; 16.451     ;
; -15.393 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.017      ; 16.446     ;
; -15.393 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.017      ; 16.446     ;
; -15.393 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.017      ; 16.446     ;
; -15.393 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.017      ; 16.446     ;
; -15.393 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.017      ; 16.446     ;
; -15.393 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.017      ; 16.446     ;
; -15.393 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.017      ; 16.446     ;
; -15.393 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.017      ; 16.446     ;
; -15.115 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.164     ;
; -15.115 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.164     ;
; -15.115 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.164     ;
; -15.115 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.164     ;
; -15.115 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.164     ;
; -15.115 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.164     ;
; -15.115 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.164     ;
; -15.115 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.164     ;
; -15.114 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.163     ;
; -15.114 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.163     ;
; -15.114 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.163     ;
; -15.114 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.163     ;
; -15.114 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.163     ;
; -15.114 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.163     ;
; -15.114 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.163     ;
; -15.114 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 1.000        ; 0.013      ; 16.163     ;
; -15.005 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 1.000        ; 0.002      ; 16.043     ;
; -15.005 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 1.000        ; 0.002      ; 16.043     ;
; -15.005 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 1.000        ; 0.002      ; 16.043     ;
; -15.005 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 1.000        ; 0.002      ; 16.043     ;
; -15.005 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 1.000        ; 0.002      ; 16.043     ;
; -15.005 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 1.000        ; 0.002      ; 16.043     ;
; -15.005 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 1.000        ; 0.002      ; 16.043     ;
; -15.005 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 1.000        ; 0.002      ; 16.043     ;
; -13.580 ; Idecode:IDEC|reg[23][9]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.068      ; 14.684     ;
; -13.295 ; Idecode:IDEC|reg[18][2]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.082      ; 14.413     ;
; -13.284 ; Idecode:IDEC|reg[2][0]                                                                           ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.081      ; 14.401     ;
; -13.111 ; Idecode:IDEC|reg[23][9]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; 0.057      ; 14.204     ;
; -13.111 ; Idecode:IDEC|reg[23][9]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.072      ; 14.219     ;
; -13.106 ; Idecode:IDEC|reg[23][9]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.072      ; 14.214     ;
; -13.052 ; Idecode:IDEC|reg[2][14]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.069      ; 14.157     ;
; -13.027 ; Idecode:IDEC|reg[25][2]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.044      ; 14.107     ;
; -12.949 ; Idecode:IDEC|reg[16][1]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.089      ; 14.074     ;
; -12.861 ; Idecode:IDEC|reg[12][11]                                                                         ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.073      ; 13.970     ;
; -12.828 ; Idecode:IDEC|reg[23][9]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 1.000        ; 0.068      ; 13.932     ;
; -12.827 ; Idecode:IDEC|reg[23][9]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 1.000        ; 0.068      ; 13.931     ;
; -12.826 ; Idecode:IDEC|reg[18][2]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; 0.071      ; 13.933     ;
; -12.826 ; Idecode:IDEC|reg[18][2]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.086      ; 13.948     ;
; -12.821 ; Idecode:IDEC|reg[18][2]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.086      ; 13.943     ;
; -12.815 ; Idecode:IDEC|reg[3][7]                                                                           ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.067      ; 13.918     ;
; -12.815 ; Idecode:IDEC|reg[2][0]                                                                           ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; 0.070      ; 13.921     ;
; -12.815 ; Idecode:IDEC|reg[2][0]                                                                           ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.085      ; 13.936     ;
; -12.810 ; Idecode:IDEC|reg[2][0]                                                                           ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.085      ; 13.931     ;
; -12.802 ; Idecode:IDEC|reg[4][0]                                                                           ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.079      ; 13.917     ;
; -12.766 ; Idecode:IDEC|reg[17][14]                                                                         ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.076      ; 13.878     ;
; -12.738 ; Idecode:IDEC|reg[30][0]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.077      ; 13.851     ;
; -12.718 ; Idecode:IDEC|reg[23][9]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 1.000        ; 0.057      ; 13.811     ;
; -12.706 ; Idecode:IDEC|reg[24][12]                                                                         ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.076      ; 13.818     ;
; -12.700 ; Idecode:IDEC|reg[3][3]                                                                           ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.088      ; 13.824     ;
; -12.692 ; Idecode:IDEC|reg[10][6]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.066      ; 13.794     ;
; -12.689 ; Idecode:IDEC|reg[22][6]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.082      ; 13.807     ;
; -12.668 ; Idecode:IDEC|reg[16][4]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.090      ; 13.794     ;
; -12.618 ; Idecode:IDEC|reg[27][8]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.071      ; 13.725     ;
; -12.615 ; Idecode:IDEC|reg[26][0]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.075      ; 13.726     ;
; -12.611 ; Idecode:IDEC|reg[14][15]                                                                         ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.079      ; 13.726     ;
; -12.608 ; Idecode:IDEC|reg[20][4]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.091      ; 13.735     ;
; -12.608 ; Idecode:IDEC|reg[16][18]                                                                         ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.065      ; 13.709     ;
; -12.606 ; Idecode:IDEC|reg[16][3]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.090      ; 13.732     ;
; -12.604 ; Idecode:IDEC|reg[13][0]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.067      ; 13.707     ;
; -12.595 ; Idecode:IDEC|reg[20][8]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.085      ; 13.716     ;
; -12.595 ; Idecode:IDEC|reg[18][0]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.075      ; 13.706     ;
; -12.583 ; Idecode:IDEC|reg[2][14]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; 0.058      ; 13.677     ;
; -12.583 ; Idecode:IDEC|reg[2][14]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.073      ; 13.692     ;
; -12.578 ; Idecode:IDEC|reg[2][14]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.073      ; 13.687     ;
; -12.571 ; Idecode:IDEC|reg[22][24]                                                                         ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.082      ; 13.689     ;
; -12.567 ; Idecode:IDEC|reg[27][2]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.080      ; 13.683     ;
; -12.567 ; Idecode:IDEC|reg[10][8]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.066      ; 13.669     ;
; -12.565 ; Idecode:IDEC|reg[20][0]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.085      ; 13.686     ;
+---------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clockPB'                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                        ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -13.518 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[24][31] ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 14.492     ;
; -13.518 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[24][31] ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 14.492     ;
; -13.518 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[24][31] ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 14.492     ;
; -13.518 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[24][31] ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 14.492     ;
; -13.518 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[24][31] ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 14.492     ;
; -13.518 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[24][31] ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 14.492     ;
; -13.518 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[24][31] ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 14.492     ;
; -13.518 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[24][31] ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 14.492     ;
; -13.413 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[12][30] ; clockPB      ; clockPB     ; 1.000        ; -0.085     ; 14.364     ;
; -13.413 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[12][30] ; clockPB      ; clockPB     ; 1.000        ; -0.085     ; 14.364     ;
; -13.413 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[12][30] ; clockPB      ; clockPB     ; 1.000        ; -0.085     ; 14.364     ;
; -13.413 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[12][30] ; clockPB      ; clockPB     ; 1.000        ; -0.085     ; 14.364     ;
; -13.413 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[12][30] ; clockPB      ; clockPB     ; 1.000        ; -0.085     ; 14.364     ;
; -13.413 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[12][30] ; clockPB      ; clockPB     ; 1.000        ; -0.085     ; 14.364     ;
; -13.413 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[12][30] ; clockPB      ; clockPB     ; 1.000        ; -0.085     ; 14.364     ;
; -13.413 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[12][30] ; clockPB      ; clockPB     ; 1.000        ; -0.085     ; 14.364     ;
; -13.410 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[13][30] ; clockPB      ; clockPB     ; 1.000        ; -0.085     ; 14.361     ;
; -13.410 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[13][30] ; clockPB      ; clockPB     ; 1.000        ; -0.085     ; 14.361     ;
; -13.410 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[13][30] ; clockPB      ; clockPB     ; 1.000        ; -0.085     ; 14.361     ;
; -13.410 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[13][30] ; clockPB      ; clockPB     ; 1.000        ; -0.085     ; 14.361     ;
; -13.410 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[13][30] ; clockPB      ; clockPB     ; 1.000        ; -0.085     ; 14.361     ;
; -13.410 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[13][30] ; clockPB      ; clockPB     ; 1.000        ; -0.085     ; 14.361     ;
; -13.410 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[13][30] ; clockPB      ; clockPB     ; 1.000        ; -0.085     ; 14.361     ;
; -13.410 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[13][30] ; clockPB      ; clockPB     ; 1.000        ; -0.085     ; 14.361     ;
; -13.397 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[15][30] ; clockPB      ; clockPB     ; 1.000        ; -0.074     ; 14.359     ;
; -13.397 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[15][30] ; clockPB      ; clockPB     ; 1.000        ; -0.074     ; 14.359     ;
; -13.397 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[15][30] ; clockPB      ; clockPB     ; 1.000        ; -0.074     ; 14.359     ;
; -13.397 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[15][30] ; clockPB      ; clockPB     ; 1.000        ; -0.074     ; 14.359     ;
; -13.397 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[15][30] ; clockPB      ; clockPB     ; 1.000        ; -0.074     ; 14.359     ;
; -13.397 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[15][30] ; clockPB      ; clockPB     ; 1.000        ; -0.074     ; 14.359     ;
; -13.397 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[15][30] ; clockPB      ; clockPB     ; 1.000        ; -0.074     ; 14.359     ;
; -13.397 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[15][30] ; clockPB      ; clockPB     ; 1.000        ; -0.074     ; 14.359     ;
; -13.396 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[1][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 14.367     ;
; -13.396 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[1][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 14.367     ;
; -13.396 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[1][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 14.367     ;
; -13.396 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[1][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 14.367     ;
; -13.396 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[1][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 14.367     ;
; -13.396 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[1][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 14.367     ;
; -13.396 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[1][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 14.367     ;
; -13.396 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[1][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 14.367     ;
; -13.392 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[12][24] ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 14.363     ;
; -13.392 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[12][24] ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 14.363     ;
; -13.392 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[12][24] ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 14.363     ;
; -13.392 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[12][24] ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 14.363     ;
; -13.392 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[12][24] ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 14.363     ;
; -13.392 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[12][24] ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 14.363     ;
; -13.392 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[12][24] ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 14.363     ;
; -13.392 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[12][24] ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 14.363     ;
; -13.391 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[28][31] ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 14.365     ;
; -13.391 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[28][31] ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 14.365     ;
; -13.391 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[28][31] ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 14.365     ;
; -13.391 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[28][31] ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 14.365     ;
; -13.391 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[28][31] ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 14.365     ;
; -13.391 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[28][31] ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 14.365     ;
; -13.391 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[28][31] ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 14.365     ;
; -13.391 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[28][31] ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 14.365     ;
; -13.386 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[2][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.056     ; 14.366     ;
; -13.386 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[2][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.056     ; 14.366     ;
; -13.386 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[2][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.056     ; 14.366     ;
; -13.386 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[2][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.056     ; 14.366     ;
; -13.386 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[2][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.056     ; 14.366     ;
; -13.386 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[2][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.056     ; 14.366     ;
; -13.386 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[2][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.056     ; 14.366     ;
; -13.386 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[2][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.056     ; 14.366     ;
; -13.381 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[5][31]  ; clockPB      ; clockPB     ; 1.000        ; -0.060     ; 14.357     ;
; -13.381 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[5][31]  ; clockPB      ; clockPB     ; 1.000        ; -0.060     ; 14.357     ;
; -13.381 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[5][31]  ; clockPB      ; clockPB     ; 1.000        ; -0.060     ; 14.357     ;
; -13.381 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[5][31]  ; clockPB      ; clockPB     ; 1.000        ; -0.060     ; 14.357     ;
; -13.381 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[5][31]  ; clockPB      ; clockPB     ; 1.000        ; -0.060     ; 14.357     ;
; -13.381 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[5][31]  ; clockPB      ; clockPB     ; 1.000        ; -0.060     ; 14.357     ;
; -13.381 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[5][31]  ; clockPB      ; clockPB     ; 1.000        ; -0.060     ; 14.357     ;
; -13.381 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[5][31]  ; clockPB      ; clockPB     ; 1.000        ; -0.060     ; 14.357     ;
; -13.374 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[7][30]  ; clockPB      ; clockPB     ; 1.000        ; -0.032     ; 14.378     ;
; -13.374 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[7][30]  ; clockPB      ; clockPB     ; 1.000        ; -0.032     ; 14.378     ;
; -13.374 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[7][30]  ; clockPB      ; clockPB     ; 1.000        ; -0.032     ; 14.378     ;
; -13.374 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[7][30]  ; clockPB      ; clockPB     ; 1.000        ; -0.032     ; 14.378     ;
; -13.374 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[7][30]  ; clockPB      ; clockPB     ; 1.000        ; -0.032     ; 14.378     ;
; -13.374 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[7][30]  ; clockPB      ; clockPB     ; 1.000        ; -0.032     ; 14.378     ;
; -13.374 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[7][30]  ; clockPB      ; clockPB     ; 1.000        ; -0.032     ; 14.378     ;
; -13.374 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[7][30]  ; clockPB      ; clockPB     ; 1.000        ; -0.032     ; 14.378     ;
; -13.369 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[26][24] ; clockPB      ; clockPB     ; 1.000        ; -0.061     ; 14.344     ;
; -13.369 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[18][24] ; clockPB      ; clockPB     ; 1.000        ; -0.061     ; 14.344     ;
; -13.369 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[26][24] ; clockPB      ; clockPB     ; 1.000        ; -0.061     ; 14.344     ;
; -13.369 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[26][24] ; clockPB      ; clockPB     ; 1.000        ; -0.061     ; 14.344     ;
; -13.369 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[26][24] ; clockPB      ; clockPB     ; 1.000        ; -0.061     ; 14.344     ;
; -13.369 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[26][24] ; clockPB      ; clockPB     ; 1.000        ; -0.061     ; 14.344     ;
; -13.369 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[26][24] ; clockPB      ; clockPB     ; 1.000        ; -0.061     ; 14.344     ;
; -13.369 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[26][24] ; clockPB      ; clockPB     ; 1.000        ; -0.061     ; 14.344     ;
; -13.369 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[26][24] ; clockPB      ; clockPB     ; 1.000        ; -0.061     ; 14.344     ;
; -13.369 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[18][24] ; clockPB      ; clockPB     ; 1.000        ; -0.061     ; 14.344     ;
; -13.369 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[18][24] ; clockPB      ; clockPB     ; 1.000        ; -0.061     ; 14.344     ;
; -13.369 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[18][24] ; clockPB      ; clockPB     ; 1.000        ; -0.061     ; 14.344     ;
; -13.369 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[18][24] ; clockPB      ; clockPB     ; 1.000        ; -0.061     ; 14.344     ;
; -13.369 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[18][24] ; clockPB      ; clockPB     ; 1.000        ; -0.061     ; 14.344     ;
; -13.369 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[18][24] ; clockPB      ; clockPB     ; 1.000        ; -0.061     ; 14.344     ;
; -13.369 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[18][24] ; clockPB      ; clockPB     ; 1.000        ; -0.061     ; 14.344     ;
; -13.339 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[16][30] ; clockPB      ; clockPB     ; 1.000        ; -0.063     ; 14.312     ;
; -13.339 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[16][30] ; clockPB      ; clockPB     ; 1.000        ; -0.063     ; 14.312     ;
; -13.339 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[16][30] ; clockPB      ; clockPB     ; 1.000        ; -0.063     ; 14.312     ;
; -13.339 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[16][30] ; clockPB      ; clockPB     ; 1.000        ; -0.063     ; 14.312     ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock48MHz'                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|state.DROP_LCD_E           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.RETURN_HOME   ; LCD_Display:lcd|next_command.RETURN_HOME   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.LINE2         ; LCD_Display:lcd|next_command.LINE2         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|LCD_RS                     ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|LCD_E                      ; LCD_Display:lcd|LCD_E                      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|LCD_RW_INT                 ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.530 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|state.MODE_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.796      ;
; 0.534 ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.800      ;
; 0.534 ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.800      ;
; 0.543 ; LCD_Display:lcd|next_command.LINE2         ; LCD_Display:lcd|state.LINE2                ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.809      ;
; 0.548 ; LCD_Display:lcd|next_command.Print_String  ; LCD_Display:lcd|state.Print_String         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.814      ;
; 0.595 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RESET3               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.861      ;
; 0.601 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.867      ;
; 0.604 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.FUNC_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.870      ;
; 0.607 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.873      ;
; 0.610 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.876      ;
; 0.612 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.878      ;
; 0.613 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.879      ;
; 0.614 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_OFF          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.880      ;
; 0.614 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_ON           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.880      ;
; 0.614 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.880      ;
; 0.650 ; LCD_Display:lcd|next_command.RETURN_HOME   ; LCD_Display:lcd|state.RETURN_HOME          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.916      ;
; 0.656 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.922      ;
; 0.659 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|state.DISPLAY_ON           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.925      ;
; 0.694 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.Print_String  ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.960      ;
; 0.740 ; LCD_Display:lcd|CHAR_COUNT[4]              ; LCD_Display:lcd|CHAR_COUNT[4]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.006      ;
; 0.759 ; LCD_Display:lcd|next_command.RESET2        ; LCD_Display:lcd|state.RESET2               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.025      ;
; 0.769 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|state.FUNC_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.035      ;
; 0.769 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|state.DISPLAY_OFF          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.035      ;
; 0.788 ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.054      ;
; 0.796 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.062      ;
; 0.798 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.064      ;
; 0.801 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.067      ;
; 0.806 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.072      ;
; 0.808 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.074      ;
; 0.808 ; LCD_Display:lcd|state.FUNC_SET             ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.074      ;
; 0.808 ; LCD_Display:lcd|state.RETURN_HOME          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.074      ;
; 0.808 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|state.RESET3               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.074      ;
; 0.810 ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.076      ;
; 0.813 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; LCD_Display:lcd|state.DISPLAY_OFF          ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.080      ;
; 0.818 ; LCD_Display:lcd|state.RESET3               ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.084      ;
; 0.818 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.008     ; 1.076      ;
; 0.821 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.087      ;
; 0.822 ; LCD_Display:lcd|CHAR_COUNT[3]              ; LCD_Display:lcd|CHAR_COUNT[3]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.088      ;
; 0.822 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.088      ;
; 0.827 ; LCD_Display:lcd|CHAR_COUNT[1]              ; LCD_Display:lcd|CHAR_COUNT[1]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.093      ;
; 0.834 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.100      ;
; 0.835 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.101      ;
; 0.838 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.104      ;
; 0.841 ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.107      ;
; 0.841 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DROP_LCD_E           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.107      ;
; 0.845 ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.112      ;
; 0.851 ; LCD_Display:lcd|state.LINE2                ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.117      ;
; 0.862 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.LINE2         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.128      ;
; 0.868 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.RETURN_HOME   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.134      ;
; 0.872 ; LCD_Display:lcd|CHAR_COUNT[2]              ; LCD_Display:lcd|CHAR_COUNT[2]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.138      ;
; 0.872 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RESET2               ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 1.137      ;
; 0.878 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.144      ;
; 0.886 ; LCD_Display:lcd|CHAR_COUNT[0]              ; LCD_Display:lcd|CHAR_COUNT[0]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.152      ;
; 0.912 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|state.HOLD                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.178      ;
; 1.045 ; LCD_Display:lcd|state.RESET2               ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 1.312      ;
; 1.060 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.Print_String         ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.008     ; 1.318      ;
; 1.069 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.MODE_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.008     ; 1.327      ;
; 1.069 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.LINE2                ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.008     ; 1.327      ;
; 1.076 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.342      ;
; 1.080 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.346      ;
; 1.081 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.347      ;
; 1.083 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.349      ;
; 1.084 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.350      ;
; 1.092 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RETURN_HOME          ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.008     ; 1.350      ;
; 1.179 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.445      ;
; 1.181 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.447      ;
; 1.184 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.450      ;
; 1.189 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.455      ;
; 1.191 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.457      ;
; 1.193 ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.459      ;
; 1.196 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.462      ;
; 1.197 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.463      ;
; 1.205 ; LCD_Display:lcd|CHAR_COUNT[3]              ; LCD_Display:lcd|CHAR_COUNT[4]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.471      ;
; 1.207 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.473      ;
; 1.210 ; LCD_Display:lcd|CHAR_COUNT[1]              ; LCD_Display:lcd|CHAR_COUNT[2]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.476      ;
; 1.216 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.015      ; 1.497      ;
; 1.220 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.486      ;
; 1.221 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.487      ;
; 1.223 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.015      ; 1.504      ;
; 1.224 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.490      ;
; 1.227 ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.493      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clockPB'                                                                                                                                                                                ;
+-------+--------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.527 ; Ifetch:IFT|PC[9]         ; Ifetch:IFT|PC[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.793      ;
; 0.802 ; Ifetch:IFT|PC[2]         ; Ifetch:IFT|PC[2]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; Ifetch:IFT|PC[8]         ; Ifetch:IFT|PC[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.068      ;
; 0.806 ; Ifetch:IFT|PC[6]         ; Ifetch:IFT|PC[6]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.072      ;
; 0.814 ; Ifetch:IFT|PC[4]         ; Ifetch:IFT|PC[4]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.080      ;
; 0.838 ; Ifetch:IFT|PC[3]         ; Ifetch:IFT|PC[3]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Ifetch:IFT|PC[5]         ; Ifetch:IFT|PC[5]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Ifetch:IFT|PC[7]         ; Ifetch:IFT|PC[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.104      ;
; 1.185 ; Ifetch:IFT|PC[8]         ; Ifetch:IFT|PC[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.451      ;
; 1.189 ; Ifetch:IFT|PC[6]         ; Ifetch:IFT|PC[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.455      ;
; 1.197 ; Ifetch:IFT|PC[4]         ; Ifetch:IFT|PC[5]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.463      ;
; 1.224 ; Ifetch:IFT|PC[7]         ; Ifetch:IFT|PC[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; Ifetch:IFT|PC[5]         ; Ifetch:IFT|PC[6]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; Ifetch:IFT|PC[3]         ; Ifetch:IFT|PC[4]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.490      ;
; 1.260 ; Ifetch:IFT|PC[6]         ; Ifetch:IFT|PC[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.526      ;
; 1.268 ; Ifetch:IFT|PC[4]         ; Ifetch:IFT|PC[6]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.534      ;
; 1.277 ; Ifetch:IFT|PC[2]         ; Ifetch:IFT|PC[3]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.543      ;
; 1.295 ; Ifetch:IFT|PC[7]         ; Ifetch:IFT|PC[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; Ifetch:IFT|PC[5]         ; Ifetch:IFT|PC[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; Ifetch:IFT|PC[3]         ; Ifetch:IFT|PC[5]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.561      ;
; 1.331 ; Ifetch:IFT|PC[6]         ; Ifetch:IFT|PC[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.597      ;
; 1.339 ; Ifetch:IFT|PC[4]         ; Ifetch:IFT|PC[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.605      ;
; 1.348 ; Ifetch:IFT|PC[2]         ; Ifetch:IFT|PC[4]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.614      ;
; 1.366 ; Ifetch:IFT|PC[5]         ; Ifetch:IFT|PC[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.632      ;
; 1.366 ; Ifetch:IFT|PC[3]         ; Ifetch:IFT|PC[6]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.632      ;
; 1.410 ; Ifetch:IFT|PC[4]         ; Ifetch:IFT|PC[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.676      ;
; 1.419 ; Ifetch:IFT|PC[2]         ; Ifetch:IFT|PC[5]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.685      ;
; 1.437 ; Ifetch:IFT|PC[5]         ; Ifetch:IFT|PC[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.703      ;
; 1.437 ; Ifetch:IFT|PC[3]         ; Ifetch:IFT|PC[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.703      ;
; 1.481 ; Ifetch:IFT|PC[4]         ; Ifetch:IFT|PC[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.747      ;
; 1.490 ; Ifetch:IFT|PC[2]         ; Ifetch:IFT|PC[6]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.756      ;
; 1.508 ; Ifetch:IFT|PC[3]         ; Ifetch:IFT|PC[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.774      ;
; 1.561 ; Ifetch:IFT|PC[2]         ; Ifetch:IFT|PC[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.827      ;
; 1.579 ; Ifetch:IFT|PC[3]         ; Ifetch:IFT|PC[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.845      ;
; 1.632 ; Ifetch:IFT|PC[2]         ; Ifetch:IFT|PC[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.898      ;
; 1.703 ; Ifetch:IFT|PC[2]         ; Ifetch:IFT|PC[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.969      ;
; 1.723 ; Ifetch:IFT|PC[7]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.076      ; 2.033      ;
; 1.724 ; Ifetch:IFT|PC[7]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.068      ; 2.026      ;
; 1.725 ; Ifetch:IFT|PC[2]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; clockPB      ; clockPB     ; 0.000        ; 0.076      ; 2.035      ;
; 1.733 ; Ifetch:IFT|PC[9]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.068      ; 2.035      ;
; 1.913 ; Ifetch:IFT|PC[4]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clockPB      ; clockPB     ; 0.000        ; 0.076      ; 2.223      ;
; 1.956 ; Ifetch:IFT|PC[6]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; clockPB      ; clockPB     ; 0.000        ; 0.068      ; 2.258      ;
; 1.962 ; Ifetch:IFT|PC[2]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ; clockPB      ; clockPB     ; 0.000        ; 0.068      ; 2.264      ;
; 1.962 ; Ifetch:IFT|PC[6]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clockPB      ; clockPB     ; 0.000        ; 0.076      ; 2.272      ;
; 2.000 ; Ifetch:IFT|PC[4]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; clockPB      ; clockPB     ; 0.000        ; 0.068      ; 2.302      ;
; 2.029 ; Ifetch:IFT|PC[9]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.076      ; 2.339      ;
; 2.041 ; Ifetch:IFT|PC[5]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; clockPB      ; clockPB     ; 0.000        ; 0.068      ; 2.343      ;
; 2.053 ; Ifetch:IFT|PC[8]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.068      ; 2.355      ;
; 2.061 ; Ifetch:IFT|PC[8]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.076      ; 2.371      ;
; 2.325 ; Ifetch:IFT|PC[5]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clockPB      ; clockPB     ; 0.000        ; 0.076      ; 2.635      ;
; 2.507 ; Ifetch:IFT|PC[3]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ; clockPB      ; clockPB     ; 0.000        ; 0.068      ; 2.809      ;
; 2.516 ; Ifetch:IFT|PC[3]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clockPB      ; clockPB     ; 0.000        ; 0.076      ; 2.826      ;
; 3.170 ; Idecode:IDEC|reg[27][17] ; Idecode:IDEC|reg[12][17]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.001     ; 3.435      ;
; 3.199 ; Idecode:IDEC|reg[31][30] ; Idecode:IDEC|reg[31][30]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 3.465      ;
; 3.369 ; Idecode:IDEC|reg[21][30] ; Idecode:IDEC|reg[31][30]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 3.635      ;
; 3.371 ; Idecode:IDEC|reg[15][17] ; Idecode:IDEC|reg[12][17]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 3.637      ;
; 3.427 ; Idecode:IDEC|reg[29][16] ; Idecode:IDEC|reg[21][16]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.019     ; 3.674      ;
; 3.479 ; Idecode:IDEC|reg[6][18]  ; Idecode:IDEC|reg[21][18]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.001     ; 3.744      ;
; 3.492 ; Idecode:IDEC|reg[29][16] ; Idecode:IDEC|reg[12][17]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.026     ; 3.732      ;
; 3.555 ; Idecode:IDEC|reg[27][17] ; Idecode:IDEC|reg[21][18]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.002     ; 3.819      ;
; 3.561 ; Idecode:IDEC|reg[29][16] ; Idecode:IDEC|reg[21][18]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.027     ; 3.800      ;
; 3.604 ; Idecode:IDEC|reg[15][26] ; Idecode:IDEC|reg[12][26]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 3.870      ;
; 3.679 ; Idecode:IDEC|reg[15][18] ; Idecode:IDEC|reg[21][18]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.030     ; 3.915      ;
; 3.707 ; Idecode:IDEC|reg[27][17] ; Idecode:IDEC|reg[15][17]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.001     ; 3.972      ;
; 3.746 ; Idecode:IDEC|reg[31][30] ; Idecode:IDEC|reg[21][30]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 4.012      ;
; 3.756 ; Idecode:IDEC|reg[15][17] ; Idecode:IDEC|reg[21][18]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.001     ; 4.021      ;
; 3.774 ; Idecode:IDEC|reg[23][26] ; Idecode:IDEC|reg[12][26]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.024      ; 4.064      ;
; 3.784 ; Idecode:IDEC|reg[31][28] ; Idecode:IDEC|reg[19][28]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 4.050      ;
; 3.791 ; Idecode:IDEC|reg[29][18] ; Idecode:IDEC|reg[21][18]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.030     ; 4.027      ;
; 3.830 ; Idecode:IDEC|reg[14][18] ; Idecode:IDEC|reg[21][18]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.006     ; 4.090      ;
; 3.855 ; Idecode:IDEC|reg[10][21] ; Idecode:IDEC|reg[3][21]                                                                          ; clockPB      ; clockPB     ; 0.000        ; 0.004      ; 4.125      ;
; 3.908 ; Idecode:IDEC|reg[15][17] ; Idecode:IDEC|reg[15][17]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 4.174      ;
; 3.916 ; Idecode:IDEC|reg[21][30] ; Idecode:IDEC|reg[21][30]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 4.182      ;
; 3.929 ; Idecode:IDEC|reg[27][29] ; Idecode:IDEC|reg[12][29]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.003     ; 4.192      ;
; 3.931 ; Idecode:IDEC|reg[29][30] ; Idecode:IDEC|reg[31][30]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.004      ; 4.201      ;
; 3.937 ; Idecode:IDEC|reg[7][20]  ; Idecode:IDEC|reg[21][20]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.002      ; 4.205      ;
; 3.938 ; Idecode:IDEC|reg[23][4]  ; Idecode:IDEC|reg[6][4]                                                                           ; clockPB      ; clockPB     ; 0.000        ; 0.005      ; 4.209      ;
; 3.946 ; Idecode:IDEC|reg[15][4]  ; Idecode:IDEC|reg[6][4]                                                                           ; clockPB      ; clockPB     ; 0.000        ; -0.002     ; 4.210      ;
; 3.950 ; Idecode:IDEC|reg[31][28] ; Idecode:IDEC|reg[12][29]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.001     ; 4.215      ;
; 3.954 ; Idecode:IDEC|reg[14][26] ; Idecode:IDEC|reg[12][26]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.023      ; 4.243      ;
; 3.956 ; Idecode:IDEC|reg[3][26]  ; Idecode:IDEC|reg[12][26]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.023      ; 4.245      ;
; 3.969 ; Idecode:IDEC|reg[23][4]  ; Idecode:IDEC|reg[31][4]                                                                          ; clockPB      ; clockPB     ; 0.000        ; 0.008      ; 4.243      ;
; 3.977 ; Idecode:IDEC|reg[15][4]  ; Idecode:IDEC|reg[31][4]                                                                          ; clockPB      ; clockPB     ; 0.000        ; 0.001      ; 4.244      ;
; 3.987 ; Idecode:IDEC|reg[30][17] ; Idecode:IDEC|reg[12][17]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.030     ; 4.223      ;
; 4.000 ; Idecode:IDEC|reg[31][2]  ; Idecode:IDEC|reg[18][2]                                                                          ; clockPB      ; clockPB     ; 0.000        ; -0.002     ; 4.264      ;
; 4.003 ; Idecode:IDEC|reg[15][26] ; Idecode:IDEC|reg[12][29]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 4.269      ;
; 4.019 ; Idecode:IDEC|reg[11][18] ; Idecode:IDEC|reg[21][18]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.014      ; 4.299      ;
; 4.022 ; Idecode:IDEC|reg[31][28] ; Idecode:IDEC|reg[31][30]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.002     ; 4.286      ;
; 4.024 ; Idecode:IDEC|reg[6][18]  ; Idecode:IDEC|reg[31][18]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.001     ; 4.289      ;
; 4.029 ; Idecode:IDEC|reg[29][16] ; Idecode:IDEC|reg[15][17]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.026     ; 4.269      ;
; 4.029 ; Idecode:IDEC|reg[21][26] ; Idecode:IDEC|reg[12][26]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.008     ; 4.287      ;
; 4.031 ; Idecode:IDEC|reg[10][21] ; Idecode:IDEC|reg[12][26]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.002     ; 4.295      ;
; 4.034 ; Idecode:IDEC|reg[7][18]  ; Idecode:IDEC|reg[21][18]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.013      ; 4.313      ;
; 4.053 ; Idecode:IDEC|reg[11][9]  ; Idecode:IDEC|reg[29][9]                                                                          ; clockPB      ; clockPB     ; 0.000        ; -0.015     ; 4.304      ;
; 4.054 ; Idecode:IDEC|reg[15][2]  ; Idecode:IDEC|reg[18][2]                                                                          ; clockPB      ; clockPB     ; 0.000        ; -0.001     ; 4.319      ;
; 4.055 ; Idecode:IDEC|reg[7][12]  ; Idecode:IDEC|reg[12][17]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.003      ; 4.324      ;
; 4.064 ; Idecode:IDEC|reg[11][9]  ; Idecode:IDEC|reg[24][10]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.007     ; 4.323      ;
; 4.075 ; Idecode:IDEC|reg[15][26] ; Idecode:IDEC|reg[31][30]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.001     ; 4.340      ;
; 4.080 ; Idecode:IDEC|reg[9][26]  ; Idecode:IDEC|reg[12][26]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.009     ; 4.337      ;
; 4.085 ; Idecode:IDEC|reg[29][24] ; Idecode:IDEC|reg[22][24]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.038     ; 4.313      ;
+-------+--------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clockPB'                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; clockPB ; Rise       ; clockPB                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][0]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][0]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][10]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][10]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][11]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][11]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][12]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][12]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][13]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][13]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][14]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][14]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][15]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][15]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][16]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][16]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][17]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][17]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][18]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][18]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][19]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][19]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][1]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][1]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][20]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][20]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][21]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][21]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][22]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][22]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][23]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][23]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][24]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][24]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][25]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][25]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][26]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][26]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][27]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][27]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][28]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][28]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][29]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][29]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][2]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][2]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][30]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][30]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][31]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][31]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][3]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][3]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][4]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][4]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][5]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][5]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][6]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][6]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][7]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][7]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][8]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][8]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][9]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][9]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[11][0]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[11][0]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[11][10]                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock48MHz'                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock48MHz ; Rise       ; clock48MHz                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_ON           ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW1       ; clock48MHz ; 9.538 ; 9.538 ; Rise       ; clock48MHz      ;
; reset     ; clock48MHz ; 2.455 ; 2.455 ; Rise       ; clock48MHz      ;
; reset     ; clockPB    ; 4.379 ; 4.379 ; Rise       ; clockPB         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW1       ; clock48MHz ; -5.783 ; -5.783 ; Rise       ; clock48MHz      ;
; reset     ; clock48MHz ; -0.121 ; -0.121 ; Rise       ; clock48MHz      ;
; reset     ; clockPB    ; 0.008  ; 0.008  ; Rise       ; clockPB         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 8.799 ; 8.799 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 8.329 ; 8.329 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 8.662 ; 8.662 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 8.512 ; 8.512 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 8.799 ; 8.799 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.449 ; 7.449 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 8.182 ; 8.182 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 8.625 ; 8.625 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 8.169 ; 8.169 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 8.505 ; 8.505 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 7.656 ; 7.656 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 9.106 ; 9.106 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 7.449 ; 7.449 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 8.329 ; 8.329 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 8.662 ; 8.662 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 8.512 ; 8.512 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 8.799 ; 8.799 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.449 ; 7.449 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 8.182 ; 8.182 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 8.625 ; 8.625 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 8.169 ; 8.169 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 8.505 ; 8.505 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 7.656 ; 7.656 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 9.106 ; 9.106 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 9.068 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 9.068 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 9.068 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 9.089 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 9.089 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 9.069 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 9.079 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 9.089 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 9.095 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 9.068 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 9.068 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 9.068 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 9.089 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 9.089 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 9.069 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 9.079 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 9.089 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 9.095 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 9.068     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 9.068     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 9.068     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 9.089     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 9.089     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 9.069     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 9.079     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 9.089     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 9.095     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 9.068     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 9.068     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 9.068     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 9.089     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 9.089     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 9.069     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 9.079     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 9.089     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 9.095     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------+
; Fast Model Setup Summary            ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; clock48MHz ; -7.113 ; -85.865       ;
; clockPB    ; -6.243 ; -5483.559     ;
+------------+--------+---------------+


+------------------------------------+
; Fast Model Hold Summary            ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; clock48MHz ; 0.215 ; 0.000         ;
; clockPB    ; 0.241 ; 0.000         ;
+------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; clockPB    ; -1.423 ; -1046.758        ;
; clock48MHz ; -1.380 ; -61.380          ;
+------------+--------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock48MHz'                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -7.113 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 8.152      ;
; -7.113 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 8.152      ;
; -7.113 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 8.152      ;
; -7.113 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 8.152      ;
; -7.113 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 8.152      ;
; -7.113 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 8.152      ;
; -7.113 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 8.152      ;
; -7.113 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 8.152      ;
; -6.899 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; -0.005     ; 7.926      ;
; -6.899 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; -0.005     ; 7.926      ;
; -6.899 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; -0.005     ; 7.926      ;
; -6.899 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; -0.005     ; 7.926      ;
; -6.899 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; -0.005     ; 7.926      ;
; -6.899 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; -0.005     ; 7.926      ;
; -6.899 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; -0.005     ; 7.926      ;
; -6.899 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; -0.005     ; 7.926      ;
; -6.893 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.009      ; 7.934      ;
; -6.893 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.009      ; 7.934      ;
; -6.893 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.009      ; 7.934      ;
; -6.893 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.009      ; 7.934      ;
; -6.893 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.009      ; 7.934      ;
; -6.893 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.009      ; 7.934      ;
; -6.893 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.009      ; 7.934      ;
; -6.893 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.009      ; 7.934      ;
; -6.892 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.009      ; 7.933      ;
; -6.892 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.009      ; 7.933      ;
; -6.892 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.009      ; 7.933      ;
; -6.892 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.009      ; 7.933      ;
; -6.892 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.009      ; 7.933      ;
; -6.892 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.009      ; 7.933      ;
; -6.892 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.009      ; 7.933      ;
; -6.892 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.009      ; 7.933      ;
; -6.786 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 7.825      ;
; -6.786 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 7.825      ;
; -6.786 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 7.825      ;
; -6.786 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 7.825      ;
; -6.786 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 7.825      ;
; -6.786 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 7.825      ;
; -6.786 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 7.825      ;
; -6.786 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 7.825      ;
; -6.785 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 7.824      ;
; -6.785 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 7.824      ;
; -6.785 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 7.824      ;
; -6.785 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 7.824      ;
; -6.785 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 7.824      ;
; -6.785 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 7.824      ;
; -6.785 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 7.824      ;
; -6.785 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 1.000        ; 0.007      ; 7.824      ;
; -6.734 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 1.000        ; -0.005     ; 7.761      ;
; -6.734 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 1.000        ; -0.005     ; 7.761      ;
; -6.734 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 1.000        ; -0.005     ; 7.761      ;
; -6.734 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 1.000        ; -0.005     ; 7.761      ;
; -6.734 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 1.000        ; -0.005     ; 7.761      ;
; -6.734 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 1.000        ; -0.005     ; 7.761      ;
; -6.734 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 1.000        ; -0.005     ; 7.761      ;
; -6.734 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 1.000        ; -0.005     ; 7.761      ;
; -5.451 ; Idecode:IDEC|reg[23][9]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.066      ; 6.549      ;
; -5.404 ; Idecode:IDEC|reg[2][0]                                                                           ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.080      ; 6.516      ;
; -5.346 ; Idecode:IDEC|reg[18][2]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.081      ; 6.459      ;
; -5.249 ; Idecode:IDEC|reg[25][2]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.046      ; 6.327      ;
; -5.237 ; Idecode:IDEC|reg[23][9]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; 0.054      ; 6.323      ;
; -5.231 ; Idecode:IDEC|reg[23][9]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.068      ; 6.331      ;
; -5.230 ; Idecode:IDEC|reg[23][9]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.068      ; 6.330      ;
; -5.215 ; Idecode:IDEC|reg[2][14]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.069      ; 6.316      ;
; -5.190 ; Idecode:IDEC|reg[2][0]                                                                           ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; 0.068      ; 6.290      ;
; -5.184 ; Idecode:IDEC|reg[2][0]                                                                           ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.082      ; 6.298      ;
; -5.183 ; Idecode:IDEC|reg[2][0]                                                                           ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.082      ; 6.297      ;
; -5.182 ; Idecode:IDEC|reg[16][1]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.085      ; 6.299      ;
; -5.136 ; Idecode:IDEC|reg[3][7]                                                                           ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.067      ; 6.235      ;
; -5.132 ; Idecode:IDEC|reg[18][2]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; 0.069      ; 6.233      ;
; -5.126 ; Idecode:IDEC|reg[18][2]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.083      ; 6.241      ;
; -5.125 ; Idecode:IDEC|reg[18][2]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.083      ; 6.240      ;
; -5.124 ; Idecode:IDEC|reg[23][9]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 1.000        ; 0.066      ; 6.222      ;
; -5.123 ; Idecode:IDEC|reg[23][9]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 1.000        ; 0.066      ; 6.221      ;
; -5.114 ; Idecode:IDEC|reg[4][0]                                                                           ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.079      ; 6.225      ;
; -5.109 ; Idecode:IDEC|reg[12][11]                                                                         ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.072      ; 6.213      ;
; -5.098 ; Idecode:IDEC|reg[17][14]                                                                         ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.073      ; 6.203      ;
; -5.086 ; Idecode:IDEC|reg[30][0]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.077      ; 6.195      ;
; -5.077 ; Idecode:IDEC|reg[2][0]                                                                           ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 1.000        ; 0.080      ; 6.189      ;
; -5.076 ; Idecode:IDEC|reg[3][3]                                                                           ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.086      ; 6.194      ;
; -5.076 ; Idecode:IDEC|reg[2][0]                                                                           ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 1.000        ; 0.080      ; 6.188      ;
; -5.072 ; Idecode:IDEC|reg[23][9]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 1.000        ; 0.054      ; 6.158      ;
; -5.071 ; Idecode:IDEC|reg[24][12]                                                                         ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.073      ; 6.176      ;
; -5.057 ; Idecode:IDEC|reg[10][6]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.064      ; 6.153      ;
; -5.053 ; Idecode:IDEC|reg[27][8]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.070      ; 6.155      ;
; -5.051 ; Idecode:IDEC|reg[22][6]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.081      ; 6.164      ;
; -5.041 ; Idecode:IDEC|reg[13][0]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.067      ; 6.140      ;
; -5.041 ; Idecode:IDEC|reg[26][0]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.073      ; 6.146      ;
; -5.035 ; Idecode:IDEC|reg[25][2]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 1.000        ; 0.034      ; 6.101      ;
; -5.034 ; Idecode:IDEC|reg[16][4]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.089      ; 6.155      ;
; -5.029 ; Idecode:IDEC|reg[20][8]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.084      ; 6.145      ;
; -5.029 ; Idecode:IDEC|reg[25][2]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 1.000        ; 0.048      ; 6.109      ;
; -5.028 ; Idecode:IDEC|reg[25][2]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 1.000        ; 0.048      ; 6.108      ;
; -5.025 ; Idecode:IDEC|reg[10][8]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.064      ; 6.121      ;
; -5.025 ; Idecode:IDEC|reg[2][0]                                                                           ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 1.000        ; 0.068      ; 6.125      ;
; -5.023 ; Idecode:IDEC|reg[27][2]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.078      ; 6.133      ;
; -5.021 ; Idecode:IDEC|reg[18][0]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.073      ; 6.126      ;
; -5.021 ; Idecode:IDEC|reg[20][0]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.084      ; 6.137      ;
; -5.020 ; Idecode:IDEC|reg[20][4]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 1.000        ; 0.091      ; 6.143      ;
; -5.019 ; Idecode:IDEC|reg[18][2]                                                                          ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 1.000        ; 0.081      ; 6.132      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clockPB'                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -6.243 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[24][31] ; clockPB      ; clockPB     ; 1.000        ; -0.068     ; 7.207      ;
; -6.243 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[24][31] ; clockPB      ; clockPB     ; 1.000        ; -0.068     ; 7.207      ;
; -6.243 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[24][31] ; clockPB      ; clockPB     ; 1.000        ; -0.068     ; 7.207      ;
; -6.243 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[24][31] ; clockPB      ; clockPB     ; 1.000        ; -0.068     ; 7.207      ;
; -6.243 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[24][31] ; clockPB      ; clockPB     ; 1.000        ; -0.068     ; 7.207      ;
; -6.243 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[24][31] ; clockPB      ; clockPB     ; 1.000        ; -0.068     ; 7.207      ;
; -6.243 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[24][31] ; clockPB      ; clockPB     ; 1.000        ; -0.068     ; 7.207      ;
; -6.243 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[24][31] ; clockPB      ; clockPB     ; 1.000        ; -0.068     ; 7.207      ;
; -6.190 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[12][30] ; clockPB      ; clockPB     ; 1.000        ; -0.090     ; 7.132      ;
; -6.190 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[12][30] ; clockPB      ; clockPB     ; 1.000        ; -0.090     ; 7.132      ;
; -6.190 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[12][30] ; clockPB      ; clockPB     ; 1.000        ; -0.090     ; 7.132      ;
; -6.190 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[12][30] ; clockPB      ; clockPB     ; 1.000        ; -0.090     ; 7.132      ;
; -6.190 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[12][30] ; clockPB      ; clockPB     ; 1.000        ; -0.090     ; 7.132      ;
; -6.190 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[12][30] ; clockPB      ; clockPB     ; 1.000        ; -0.090     ; 7.132      ;
; -6.190 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[12][30] ; clockPB      ; clockPB     ; 1.000        ; -0.090     ; 7.132      ;
; -6.190 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[12][30] ; clockPB      ; clockPB     ; 1.000        ; -0.090     ; 7.132      ;
; -6.188 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[13][30] ; clockPB      ; clockPB     ; 1.000        ; -0.090     ; 7.130      ;
; -6.188 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[13][30] ; clockPB      ; clockPB     ; 1.000        ; -0.090     ; 7.130      ;
; -6.188 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[13][30] ; clockPB      ; clockPB     ; 1.000        ; -0.090     ; 7.130      ;
; -6.188 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[13][30] ; clockPB      ; clockPB     ; 1.000        ; -0.090     ; 7.130      ;
; -6.188 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[13][30] ; clockPB      ; clockPB     ; 1.000        ; -0.090     ; 7.130      ;
; -6.188 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[13][30] ; clockPB      ; clockPB     ; 1.000        ; -0.090     ; 7.130      ;
; -6.188 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[13][30] ; clockPB      ; clockPB     ; 1.000        ; -0.090     ; 7.130      ;
; -6.188 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[13][30] ; clockPB      ; clockPB     ; 1.000        ; -0.090     ; 7.130      ;
; -6.173 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[15][30] ; clockPB      ; clockPB     ; 1.000        ; -0.077     ; 7.128      ;
; -6.173 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[15][30] ; clockPB      ; clockPB     ; 1.000        ; -0.077     ; 7.128      ;
; -6.173 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[15][30] ; clockPB      ; clockPB     ; 1.000        ; -0.077     ; 7.128      ;
; -6.173 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[15][30] ; clockPB      ; clockPB     ; 1.000        ; -0.077     ; 7.128      ;
; -6.173 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[15][30] ; clockPB      ; clockPB     ; 1.000        ; -0.077     ; 7.128      ;
; -6.173 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[15][30] ; clockPB      ; clockPB     ; 1.000        ; -0.077     ; 7.128      ;
; -6.173 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[15][30] ; clockPB      ; clockPB     ; 1.000        ; -0.077     ; 7.128      ;
; -6.173 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[15][30] ; clockPB      ; clockPB     ; 1.000        ; -0.077     ; 7.128      ;
; -6.171 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[1][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.070     ; 7.133      ;
; -6.171 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[1][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.070     ; 7.133      ;
; -6.171 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[1][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.070     ; 7.133      ;
; -6.171 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[1][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.070     ; 7.133      ;
; -6.171 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[1][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.070     ; 7.133      ;
; -6.171 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[1][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.070     ; 7.133      ;
; -6.171 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[1][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.070     ; 7.133      ;
; -6.171 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[1][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.070     ; 7.133      ;
; -6.169 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[2][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 7.139      ;
; -6.169 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[2][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 7.139      ;
; -6.169 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[2][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 7.139      ;
; -6.169 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[2][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 7.139      ;
; -6.169 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[2][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 7.139      ;
; -6.169 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[2][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 7.139      ;
; -6.169 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[2][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 7.139      ;
; -6.169 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[2][24]  ; clockPB      ; clockPB     ; 1.000        ; -0.062     ; 7.139      ;
; -6.167 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[12][24] ; clockPB      ; clockPB     ; 1.000        ; -0.070     ; 7.129      ;
; -6.167 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[12][24] ; clockPB      ; clockPB     ; 1.000        ; -0.070     ; 7.129      ;
; -6.167 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[12][24] ; clockPB      ; clockPB     ; 1.000        ; -0.070     ; 7.129      ;
; -6.167 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[12][24] ; clockPB      ; clockPB     ; 1.000        ; -0.070     ; 7.129      ;
; -6.167 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[12][24] ; clockPB      ; clockPB     ; 1.000        ; -0.070     ; 7.129      ;
; -6.167 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[12][24] ; clockPB      ; clockPB     ; 1.000        ; -0.070     ; 7.129      ;
; -6.167 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[12][24] ; clockPB      ; clockPB     ; 1.000        ; -0.070     ; 7.129      ;
; -6.167 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[12][24] ; clockPB      ; clockPB     ; 1.000        ; -0.070     ; 7.129      ;
; -6.163 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[28][31] ; clockPB      ; clockPB     ; 1.000        ; -0.068     ; 7.127      ;
; -6.163 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[28][31] ; clockPB      ; clockPB     ; 1.000        ; -0.068     ; 7.127      ;
; -6.163 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[28][31] ; clockPB      ; clockPB     ; 1.000        ; -0.068     ; 7.127      ;
; -6.163 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[28][31] ; clockPB      ; clockPB     ; 1.000        ; -0.068     ; 7.127      ;
; -6.163 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[28][31] ; clockPB      ; clockPB     ; 1.000        ; -0.068     ; 7.127      ;
; -6.163 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[28][31] ; clockPB      ; clockPB     ; 1.000        ; -0.068     ; 7.127      ;
; -6.163 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[28][31] ; clockPB      ; clockPB     ; 1.000        ; -0.068     ; 7.127      ;
; -6.163 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[28][31] ; clockPB      ; clockPB     ; 1.000        ; -0.068     ; 7.127      ;
; -6.162 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[26][24] ; clockPB      ; clockPB     ; 1.000        ; -0.067     ; 7.127      ;
; -6.162 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[26][24] ; clockPB      ; clockPB     ; 1.000        ; -0.067     ; 7.127      ;
; -6.162 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[26][24] ; clockPB      ; clockPB     ; 1.000        ; -0.067     ; 7.127      ;
; -6.162 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[26][24] ; clockPB      ; clockPB     ; 1.000        ; -0.067     ; 7.127      ;
; -6.162 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[26][24] ; clockPB      ; clockPB     ; 1.000        ; -0.067     ; 7.127      ;
; -6.162 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[26][24] ; clockPB      ; clockPB     ; 1.000        ; -0.067     ; 7.127      ;
; -6.162 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[26][24] ; clockPB      ; clockPB     ; 1.000        ; -0.067     ; 7.127      ;
; -6.162 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[26][24] ; clockPB      ; clockPB     ; 1.000        ; -0.067     ; 7.127      ;
; -6.161 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[18][24] ; clockPB      ; clockPB     ; 1.000        ; -0.067     ; 7.126      ;
; -6.161 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[18][24] ; clockPB      ; clockPB     ; 1.000        ; -0.067     ; 7.126      ;
; -6.161 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[18][24] ; clockPB      ; clockPB     ; 1.000        ; -0.067     ; 7.126      ;
; -6.161 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[18][24] ; clockPB      ; clockPB     ; 1.000        ; -0.067     ; 7.126      ;
; -6.161 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[18][24] ; clockPB      ; clockPB     ; 1.000        ; -0.067     ; 7.126      ;
; -6.161 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[18][24] ; clockPB      ; clockPB     ; 1.000        ; -0.067     ; 7.126      ;
; -6.161 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[18][24] ; clockPB      ; clockPB     ; 1.000        ; -0.067     ; 7.126      ;
; -6.161 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[18][24] ; clockPB      ; clockPB     ; 1.000        ; -0.067     ; 7.126      ;
; -6.154 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[5][31]  ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 7.121      ;
; -6.154 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[5][31]  ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 7.121      ;
; -6.154 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[5][31]  ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 7.121      ;
; -6.154 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[5][31]  ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 7.121      ;
; -6.154 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[5][31]  ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 7.121      ;
; -6.154 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[5][31]  ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 7.121      ;
; -6.154 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[5][31]  ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 7.121      ;
; -6.154 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[5][31]  ; clockPB      ; clockPB     ; 1.000        ; -0.065     ; 7.121      ;
; -6.147 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[7][30]  ; clockPB      ; clockPB     ; 1.000        ; -0.038     ; 7.141      ;
; -6.147 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[7][30]  ; clockPB      ; clockPB     ; 1.000        ; -0.038     ; 7.141      ;
; -6.147 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[7][30]  ; clockPB      ; clockPB     ; 1.000        ; -0.038     ; 7.141      ;
; -6.147 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg[7][30]  ; clockPB      ; clockPB     ; 1.000        ; -0.038     ; 7.141      ;
; -6.147 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg[7][30]  ; clockPB      ; clockPB     ; 1.000        ; -0.038     ; 7.141      ;
; -6.147 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg[7][30]  ; clockPB      ; clockPB     ; 1.000        ; -0.038     ; 7.141      ;
; -6.147 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg[7][30]  ; clockPB      ; clockPB     ; 1.000        ; -0.038     ; 7.141      ;
; -6.147 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg[7][30]  ; clockPB      ; clockPB     ; 1.000        ; -0.038     ; 7.141      ;
; -6.138 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[21][31] ; clockPB      ; clockPB     ; 1.000        ; -0.059     ; 7.111      ;
; -6.138 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg[25][31] ; clockPB      ; clockPB     ; 1.000        ; -0.059     ; 7.111      ;
; -6.138 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg[21][31] ; clockPB      ; clockPB     ; 1.000        ; -0.059     ; 7.111      ;
; -6.138 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg[21][31] ; clockPB      ; clockPB     ; 1.000        ; -0.059     ; 7.111      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock48MHz'                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|state.DROP_LCD_E           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.RETURN_HOME   ; LCD_Display:lcd|next_command.RETURN_HOME   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.LINE2         ; LCD_Display:lcd|next_command.LINE2         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|LCD_RS                     ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|LCD_E                      ; LCD_Display:lcd|LCD_E                      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|LCD_RW_INT                 ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.245 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|state.MODE_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.398      ;
; 0.254 ; LCD_Display:lcd|next_command.LINE2         ; LCD_Display:lcd|state.LINE2                ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.406      ;
; 0.257 ; LCD_Display:lcd|next_command.Print_String  ; LCD_Display:lcd|state.Print_String         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.409      ;
; 0.278 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RESET3               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.430      ;
; 0.283 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.435      ;
; 0.286 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.FUNC_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.438      ;
; 0.289 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.441      ;
; 0.292 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.444      ;
; 0.294 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.446      ;
; 0.295 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.447      ;
; 0.296 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_OFF          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.448      ;
; 0.296 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_ON           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.448      ;
; 0.296 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.448      ;
; 0.311 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.Print_String  ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.463      ;
; 0.313 ; LCD_Display:lcd|next_command.RETURN_HOME   ; LCD_Display:lcd|state.RETURN_HOME          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.465      ;
; 0.322 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.474      ;
; 0.322 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|state.DISPLAY_ON           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.474      ;
; 0.338 ; LCD_Display:lcd|CHAR_COUNT[4]              ; LCD_Display:lcd|CHAR_COUNT[4]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.490      ;
; 0.354 ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.506      ;
; 0.357 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; LCD_Display:lcd|next_command.RESET2        ; LCD_Display:lcd|state.RESET2               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|state.FUNC_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|state.DISPLAY_OFF          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; LCD_Display:lcd|state.RETURN_HOME          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; LCD_Display:lcd|state.FUNC_SET             ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; LCD_Display:lcd|state.DISPLAY_OFF          ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; LCD_Display:lcd|CHAR_COUNT[3]              ; LCD_Display:lcd|CHAR_COUNT[3]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; LCD_Display:lcd|state.RESET3               ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; LCD_Display:lcd|CHAR_COUNT[1]              ; LCD_Display:lcd|CHAR_COUNT[1]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.527      ;
; 0.377 ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|state.RESET3               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; LCD_Display:lcd|state.LINE2                ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.531      ;
; 0.384 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.LINE2         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.536      ;
; 0.390 ; LCD_Display:lcd|CHAR_COUNT[2]              ; LCD_Display:lcd|CHAR_COUNT[2]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.542      ;
; 0.390 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.007     ; 0.535      ;
; 0.390 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.RETURN_HOME   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.542      ;
; 0.398 ; LCD_Display:lcd|CHAR_COUNT[0]              ; LCD_Display:lcd|CHAR_COUNT[0]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.550      ;
; 0.407 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.559      ;
; 0.418 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DROP_LCD_E           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.570      ;
; 0.418 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RESET2               ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 0.569      ;
; 0.441 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|state.HOLD                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.593      ;
; 0.477 ; LCD_Display:lcd|state.RESET2               ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 0.630      ;
; 0.485 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.637      ;
; 0.489 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.641      ;
; 0.489 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.641      ;
; 0.491 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.643      ;
; 0.492 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.644      ;
; 0.495 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.650      ;
; 0.501 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.653      ;
; 0.505 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.506 ; LCD_Display:lcd|CHAR_COUNT[3]              ; LCD_Display:lcd|CHAR_COUNT[4]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.658      ;
; 0.506 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.658      ;
; 0.507 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.Print_String         ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.007     ; 0.652      ;
; 0.508 ; LCD_Display:lcd|CHAR_COUNT[1]              ; LCD_Display:lcd|CHAR_COUNT[2]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.660      ;
; 0.511 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.664      ;
; 0.513 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RETURN_HOME          ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.007     ; 0.658      ;
; 0.514 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.LINE2                ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.007     ; 0.660      ;
; 0.516 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.MODE_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.007     ; 0.661      ;
; 0.517 ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.670      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clockPB'                                                                                                                                                                                ;
+-------+--------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.241 ; Ifetch:IFT|PC[9]         ; Ifetch:IFT|PC[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.393      ;
; 0.358 ; Ifetch:IFT|PC[2]         ; Ifetch:IFT|PC[2]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; Ifetch:IFT|PC[8]         ; Ifetch:IFT|PC[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; Ifetch:IFT|PC[6]         ; Ifetch:IFT|PC[6]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.512      ;
; 0.363 ; Ifetch:IFT|PC[4]         ; Ifetch:IFT|PC[4]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.515      ;
; 0.371 ; Ifetch:IFT|PC[3]         ; Ifetch:IFT|PC[3]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Ifetch:IFT|PC[5]         ; Ifetch:IFT|PC[5]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; Ifetch:IFT|PC[7]         ; Ifetch:IFT|PC[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.524      ;
; 0.496 ; Ifetch:IFT|PC[8]         ; Ifetch:IFT|PC[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; Ifetch:IFT|PC[6]         ; Ifetch:IFT|PC[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.650      ;
; 0.501 ; Ifetch:IFT|PC[4]         ; Ifetch:IFT|PC[5]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.653      ;
; 0.511 ; Ifetch:IFT|PC[5]         ; Ifetch:IFT|PC[6]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; Ifetch:IFT|PC[3]         ; Ifetch:IFT|PC[4]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; Ifetch:IFT|PC[7]         ; Ifetch:IFT|PC[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.664      ;
; 0.533 ; Ifetch:IFT|PC[6]         ; Ifetch:IFT|PC[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.685      ;
; 0.536 ; Ifetch:IFT|PC[4]         ; Ifetch:IFT|PC[6]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.688      ;
; 0.546 ; Ifetch:IFT|PC[5]         ; Ifetch:IFT|PC[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; Ifetch:IFT|PC[3]         ; Ifetch:IFT|PC[5]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; Ifetch:IFT|PC[7]         ; Ifetch:IFT|PC[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.699      ;
; 0.551 ; Ifetch:IFT|PC[2]         ; Ifetch:IFT|PC[3]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.703      ;
; 0.568 ; Ifetch:IFT|PC[6]         ; Ifetch:IFT|PC[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.720      ;
; 0.571 ; Ifetch:IFT|PC[4]         ; Ifetch:IFT|PC[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.723      ;
; 0.581 ; Ifetch:IFT|PC[5]         ; Ifetch:IFT|PC[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; Ifetch:IFT|PC[3]         ; Ifetch:IFT|PC[6]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.733      ;
; 0.586 ; Ifetch:IFT|PC[2]         ; Ifetch:IFT|PC[4]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.738      ;
; 0.606 ; Ifetch:IFT|PC[4]         ; Ifetch:IFT|PC[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.758      ;
; 0.616 ; Ifetch:IFT|PC[5]         ; Ifetch:IFT|PC[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.768      ;
; 0.616 ; Ifetch:IFT|PC[3]         ; Ifetch:IFT|PC[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.768      ;
; 0.621 ; Ifetch:IFT|PC[2]         ; Ifetch:IFT|PC[5]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.773      ;
; 0.641 ; Ifetch:IFT|PC[4]         ; Ifetch:IFT|PC[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.793      ;
; 0.651 ; Ifetch:IFT|PC[3]         ; Ifetch:IFT|PC[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.803      ;
; 0.656 ; Ifetch:IFT|PC[2]         ; Ifetch:IFT|PC[6]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.808      ;
; 0.686 ; Ifetch:IFT|PC[3]         ; Ifetch:IFT|PC[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.838      ;
; 0.691 ; Ifetch:IFT|PC[2]         ; Ifetch:IFT|PC[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.843      ;
; 0.726 ; Ifetch:IFT|PC[2]         ; Ifetch:IFT|PC[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.878      ;
; 0.761 ; Ifetch:IFT|PC[2]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; clockPB      ; clockPB     ; 0.000        ; 0.078      ; 0.977      ;
; 0.761 ; Ifetch:IFT|PC[2]         ; Ifetch:IFT|PC[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.913      ;
; 0.762 ; Ifetch:IFT|PC[7]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.071      ; 0.971      ;
; 0.764 ; Ifetch:IFT|PC[7]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.078      ; 0.980      ;
; 0.770 ; Ifetch:IFT|PC[9]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.071      ; 0.979      ;
; 0.868 ; Ifetch:IFT|PC[2]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ; clockPB      ; clockPB     ; 0.000        ; 0.071      ; 1.077      ;
; 0.879 ; Ifetch:IFT|PC[4]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clockPB      ; clockPB     ; 0.000        ; 0.078      ; 1.095      ;
; 0.904 ; Ifetch:IFT|PC[9]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.078      ; 1.120      ;
; 0.905 ; Ifetch:IFT|PC[6]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; clockPB      ; clockPB     ; 0.000        ; 0.071      ; 1.114      ;
; 0.910 ; Ifetch:IFT|PC[6]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clockPB      ; clockPB     ; 0.000        ; 0.078      ; 1.126      ;
; 0.916 ; Ifetch:IFT|PC[8]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.071      ; 1.125      ;
; 0.918 ; Ifetch:IFT|PC[5]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; clockPB      ; clockPB     ; 0.000        ; 0.071      ; 1.127      ;
; 0.926 ; Ifetch:IFT|PC[8]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.078      ; 1.142      ;
; 0.928 ; Ifetch:IFT|PC[4]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; clockPB      ; clockPB     ; 0.000        ; 0.071      ; 1.137      ;
; 1.046 ; Ifetch:IFT|PC[5]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clockPB      ; clockPB     ; 0.000        ; 0.078      ; 1.262      ;
; 1.108 ; Ifetch:IFT|PC[3]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ; clockPB      ; clockPB     ; 0.000        ; 0.071      ; 1.317      ;
; 1.118 ; Ifetch:IFT|PC[3]         ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clockPB      ; clockPB     ; 0.000        ; 0.078      ; 1.334      ;
; 1.382 ; Idecode:IDEC|reg[31][30] ; Idecode:IDEC|reg[31][30]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.534      ;
; 1.414 ; Idecode:IDEC|reg[27][17] ; Idecode:IDEC|reg[12][17]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.001     ; 1.565      ;
; 1.450 ; Idecode:IDEC|reg[21][30] ; Idecode:IDEC|reg[31][30]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.602      ;
; 1.497 ; Idecode:IDEC|reg[15][17] ; Idecode:IDEC|reg[12][17]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.649      ;
; 1.528 ; Idecode:IDEC|reg[29][16] ; Idecode:IDEC|reg[12][17]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.024     ; 1.656      ;
; 1.537 ; Idecode:IDEC|reg[6][18]  ; Idecode:IDEC|reg[21][18]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.003     ; 1.686      ;
; 1.544 ; Idecode:IDEC|reg[29][16] ; Idecode:IDEC|reg[21][16]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.018     ; 1.678      ;
; 1.550 ; Idecode:IDEC|reg[27][17] ; Idecode:IDEC|reg[21][18]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.002     ; 1.700      ;
; 1.561 ; Idecode:IDEC|reg[29][16] ; Idecode:IDEC|reg[21][18]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.025     ; 1.688      ;
; 1.610 ; Idecode:IDEC|reg[15][26] ; Idecode:IDEC|reg[12][26]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.762      ;
; 1.631 ; Idecode:IDEC|reg[31][28] ; Idecode:IDEC|reg[19][28]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.783      ;
; 1.633 ; Idecode:IDEC|reg[15][17] ; Idecode:IDEC|reg[21][18]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.001     ; 1.784      ;
; 1.640 ; Idecode:IDEC|reg[31][30] ; Idecode:IDEC|reg[21][30]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.792      ;
; 1.643 ; Idecode:IDEC|reg[15][18] ; Idecode:IDEC|reg[21][18]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.029     ; 1.766      ;
; 1.646 ; Idecode:IDEC|reg[23][26] ; Idecode:IDEC|reg[12][26]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.022      ; 1.820      ;
; 1.663 ; Idecode:IDEC|reg[27][17] ; Idecode:IDEC|reg[15][17]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.001     ; 1.814      ;
; 1.675 ; Idecode:IDEC|reg[31][28] ; Idecode:IDEC|reg[12][29]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.003     ; 1.824      ;
; 1.685 ; Idecode:IDEC|reg[14][18] ; Idecode:IDEC|reg[21][18]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.007     ; 1.830      ;
; 1.688 ; Idecode:IDEC|reg[29][30] ; Idecode:IDEC|reg[31][30]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.003      ; 1.843      ;
; 1.691 ; Idecode:IDEC|reg[29][18] ; Idecode:IDEC|reg[21][18]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.029     ; 1.814      ;
; 1.698 ; Idecode:IDEC|reg[10][21] ; Idecode:IDEC|reg[3][21]                                                                          ; clockPB      ; clockPB     ; 0.000        ; 0.002      ; 1.852      ;
; 1.708 ; Idecode:IDEC|reg[21][30] ; Idecode:IDEC|reg[21][30]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.860      ;
; 1.714 ; Idecode:IDEC|reg[14][26] ; Idecode:IDEC|reg[12][26]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.021      ; 1.887      ;
; 1.715 ; Idecode:IDEC|reg[31][28] ; Idecode:IDEC|reg[31][30]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.004     ; 1.863      ;
; 1.733 ; Idecode:IDEC|reg[23][4]  ; Idecode:IDEC|reg[6][4]                                                                           ; clockPB      ; clockPB     ; 0.000        ; 0.006      ; 1.891      ;
; 1.735 ; Idecode:IDEC|reg[7][20]  ; Idecode:IDEC|reg[21][20]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.887      ;
; 1.740 ; Idecode:IDEC|reg[15][26] ; Idecode:IDEC|reg[12][29]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.892      ;
; 1.741 ; Idecode:IDEC|reg[27][29] ; Idecode:IDEC|reg[12][29]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.002     ; 1.891      ;
; 1.743 ; Idecode:IDEC|reg[15][4]  ; Idecode:IDEC|reg[6][4]                                                                           ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.895      ;
; 1.744 ; Idecode:IDEC|reg[23][4]  ; Idecode:IDEC|reg[31][4]                                                                          ; clockPB      ; clockPB     ; 0.000        ; 0.009      ; 1.905      ;
; 1.746 ; Idecode:IDEC|reg[15][17] ; Idecode:IDEC|reg[15][17]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.898      ;
; 1.746 ; Idecode:IDEC|reg[7][18]  ; Idecode:IDEC|reg[21][18]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.011      ; 1.909      ;
; 1.754 ; Idecode:IDEC|reg[15][4]  ; Idecode:IDEC|reg[31][4]                                                                          ; clockPB      ; clockPB     ; 0.000        ; 0.003      ; 1.909      ;
; 1.755 ; Idecode:IDEC|reg[11][18] ; Idecode:IDEC|reg[21][18]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.012      ; 1.919      ;
; 1.758 ; Idecode:IDEC|reg[7][12]  ; Idecode:IDEC|reg[12][17]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.003      ; 1.913      ;
; 1.767 ; Idecode:IDEC|reg[3][26]  ; Idecode:IDEC|reg[12][26]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.020      ; 1.939      ;
; 1.769 ; Idecode:IDEC|reg[19][28] ; Idecode:IDEC|reg[19][28]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.921      ;
; 1.771 ; Idecode:IDEC|reg[17][16] ; Idecode:IDEC|reg[12][17]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.024     ; 1.899      ;
; 1.774 ; Idecode:IDEC|reg[23][26] ; Idecode:IDEC|reg[12][29]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.022      ; 1.948      ;
; 1.777 ; Idecode:IDEC|reg[29][16] ; Idecode:IDEC|reg[15][17]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.024     ; 1.905      ;
; 1.780 ; Idecode:IDEC|reg[15][26] ; Idecode:IDEC|reg[31][30]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.001     ; 1.931      ;
; 1.783 ; Idecode:IDEC|reg[3][15]  ; Idecode:IDEC|reg[12][17]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.005      ; 1.940      ;
; 1.785 ; Idecode:IDEC|reg[31][2]  ; Idecode:IDEC|reg[18][2]                                                                          ; clockPB      ; clockPB     ; 0.000        ; -0.004     ; 1.933      ;
; 1.786 ; Idecode:IDEC|reg[11][9]  ; Idecode:IDEC|reg[24][10]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.005     ; 1.933      ;
; 1.787 ; Idecode:IDEC|reg[17][16] ; Idecode:IDEC|reg[21][16]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.018     ; 1.921      ;
; 1.788 ; Idecode:IDEC|reg[30][17] ; Idecode:IDEC|reg[12][17]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.029     ; 1.911      ;
; 1.790 ; Idecode:IDEC|reg[6][18]  ; Idecode:IDEC|reg[31][18]                                                                         ; clockPB      ; clockPB     ; 0.000        ; -0.003     ; 1.939      ;
; 1.791 ; Idecode:IDEC|reg[7][12]  ; Idecode:IDEC|reg[21][18]                                                                         ; clockPB      ; clockPB     ; 0.000        ; 0.002      ; 1.945      ;
+-------+--------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clockPB'                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; clockPB ; Rise       ; clockPB                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][0]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][0]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][10]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][10]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][11]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][11]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][12]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][12]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][13]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][13]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][14]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][14]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][15]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][15]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][16]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][16]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][17]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][17]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][18]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][18]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][19]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][19]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][1]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][1]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][20]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][20]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][21]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][21]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][22]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][22]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][23]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][23]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][24]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][24]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][25]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][25]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][26]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][26]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][27]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][27]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][28]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][28]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][29]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][29]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][2]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][2]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][30]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][30]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][31]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][31]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][3]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][3]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][4]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][4]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][5]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][5]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][6]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][6]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][7]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][7]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][8]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][8]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[10][9]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[10][9]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[11][0]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Rise       ; Idecode:IDEC|reg[11][0]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Rise       ; Idecode:IDEC|reg[11][10]                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock48MHz'                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock48MHz ; Rise       ; clock48MHz                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_ON           ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW1       ; clock48MHz ; 4.499 ; 4.499 ; Rise       ; clock48MHz      ;
; reset     ; clock48MHz ; 0.910 ; 0.910 ; Rise       ; clock48MHz      ;
; reset     ; clockPB    ; 1.835 ; 1.835 ; Rise       ; clockPB         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW1       ; clock48MHz ; -2.895 ; -2.895 ; Rise       ; clock48MHz      ;
; reset     ; clock48MHz ; 0.213  ; 0.213  ; Rise       ; clock48MHz      ;
; reset     ; clockPB    ; 0.252  ; 0.252  ; Rise       ; clockPB         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.866 ; 4.866 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.475 ; 4.475 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.775 ; 4.775 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.680 ; 4.680 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.866 ; 4.866 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.152 ; 4.152 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.453 ; 4.453 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.655 ; 4.655 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.435 ; 4.435 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 4.582 ; 4.582 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 4.208 ; 4.208 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 5.018 ; 5.018 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.152 ; 4.152 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.475 ; 4.475 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.775 ; 4.775 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.680 ; 4.680 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.866 ; 4.866 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.152 ; 4.152 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.453 ; 4.453 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.655 ; 4.655 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.435 ; 4.435 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 4.582 ; 4.582 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 4.208 ; 4.208 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 5.018 ; 5.018 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.975 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.975 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.975 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.995 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.995 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.975 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.985 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.995 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 5.000 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.975 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.975 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.975 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.995 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.995 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.975 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.985 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.995 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 5.000 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.975     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.975     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.975     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.995     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.995     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.975     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.985     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.995     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 5.000     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.975     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.975     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.975     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.995     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.995     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.975     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.985     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.995     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 5.000     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -15.867    ; 0.215 ; N/A      ; N/A     ; -1.423              ;
;  clock48MHz      ; -15.867    ; 0.215 ; N/A      ; N/A     ; -1.380              ;
;  clockPB         ; -13.518    ; 0.241 ; N/A      ; N/A     ; -1.423              ;
; Design-wide TNS  ; -12299.693 ; 0.0   ; 0.0      ; 0.0     ; -1108.138           ;
;  clock48MHz      ; -248.029   ; 0.000 ; N/A      ; N/A     ; -61.380             ;
;  clockPB         ; -12051.664 ; 0.000 ; N/A      ; N/A     ; -1046.758           ;
+------------------+------------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW1       ; clock48MHz ; 9.538 ; 9.538 ; Rise       ; clock48MHz      ;
; reset     ; clock48MHz ; 2.455 ; 2.455 ; Rise       ; clock48MHz      ;
; reset     ; clockPB    ; 4.379 ; 4.379 ; Rise       ; clockPB         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW1       ; clock48MHz ; -2.895 ; -2.895 ; Rise       ; clock48MHz      ;
; reset     ; clock48MHz ; 0.213  ; 0.213  ; Rise       ; clock48MHz      ;
; reset     ; clockPB    ; 0.252  ; 0.252  ; Rise       ; clockPB         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 8.799 ; 8.799 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 8.329 ; 8.329 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 8.662 ; 8.662 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 8.512 ; 8.512 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 8.799 ; 8.799 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.449 ; 7.449 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 8.182 ; 8.182 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 8.625 ; 8.625 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 8.169 ; 8.169 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 8.505 ; 8.505 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 7.656 ; 7.656 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 9.106 ; 9.106 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.152 ; 4.152 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.475 ; 4.475 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.775 ; 4.775 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.680 ; 4.680 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.866 ; 4.866 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.152 ; 4.152 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.453 ; 4.453 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.655 ; 4.655 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.435 ; 4.435 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 4.582 ; 4.582 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 4.208 ; 4.208 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 5.018 ; 5.018 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clock48MHz ; clock48MHz ; 2347     ; 0        ; 0        ; 0        ;
; clockPB    ; clock48MHz ; 2980288  ; 0        ; 0        ; 0        ;
; clockPB    ; clockPB    ; 9173076  ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clock48MHz ; clock48MHz ; 2347     ; 0        ; 0        ; 0        ;
; clockPB    ; clock48MHz ; 2980288  ; 0        ; 0        ; 0        ;
; clockPB    ; clockPB    ; 9173076  ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 1067  ; 1067 ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Oct 03 12:19:42 2025
Info: Command: quartus_sta Vhdl2 -c Vhdl2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Vhdl2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock48MHz clock48MHz
    Info (332105): create_clock -period 1.000 -name clockPB clockPB
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -15.867
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -15.867      -248.029 clock48MHz 
    Info (332119):   -13.518    -12051.664 clockPB 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clock48MHz 
    Info (332119):     0.527         0.000 clockPB 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423     -1046.758 clockPB 
    Info (332119):    -1.380       -61.380 clock48MHz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.113
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.113       -85.865 clock48MHz 
    Info (332119):    -6.243     -5483.559 clockPB 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock48MHz 
    Info (332119):     0.241         0.000 clockPB 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423     -1046.758 clockPB 
    Info (332119):    -1.380       -61.380 clock48MHz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4576 megabytes
    Info: Processing ended: Fri Oct 03 12:19:44 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


