$date
	Wed Sep 25 17:25:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jk_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var wire 1 % reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
0"
0!
$end
#5
1"
#10
0"
1#
#15
1"
#20
0"
1$
0#
#25
1"
#30
0"
1#
#35
1"
#40
0"
0$
0#
#45
1"
#50
0"
0%
#55
1"
#60
0"
1#
#65
1!
1"
#70
0"
1$
0#
#75
0!
1"
#80
0"
1#
#85
1!
1"
#90
0"
#95
0!
1"
#100
0"
#105
1!
1"
#110
0"
0$
0#
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
