// Seed: 1010409006
module module_0 (
    output supply0 id_0,
    input tri1 id_1
);
  assign module_1.type_5 = 0;
  id_3 :
  assert property (@(posedge 1) id_3)
  else $display(id_3 < 1, 1);
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input wand id_2,
    input wire id_3,
    output logic id_4,
    output tri1 id_5,
    output supply1 id_6,
    input tri1 id_7,
    output uwire id_8,
    output tri0 id_9,
    input supply0 id_10,
    input tri0 id_11,
    output wand id_12,
    input tri1 id_13,
    input wand id_14,
    input wor id_15,
    input tri1 id_16,
    input wand id_17,
    output supply0 id_18,
    input wor id_19,
    input wor id_20,
    input tri id_21,
    inout tri0 id_22,
    input tri0 id_23
);
  always @(id_22) id_4 <= id_0++;
  module_0 modCall_1 (
      id_22,
      id_2
  );
endmodule
