
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xczu1cg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu1cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu1cg'
INFO: [Device 21-403] Loading part xczu1cg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17072
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2382.344 ; gain = 405.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_1' [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_1' (0#1) [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_mailbox_0_1' [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_mailbox_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mailbox_0_1' (0#1) [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_mailbox_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_4' [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_mdm_1_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_4' (0#1) [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_mdm_1_4_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_1' [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_microblaze_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_1' (0#1) [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_microblaze_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_intc_3' [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_microblaze_0_axi_intc_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_intc_3' (0#1) [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_microblaze_0_axi_intc_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_periph_3' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:666]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_8RVYHO' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:1860]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_8RVYHO' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:1860]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UTB3Y5' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:1992]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:1992]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_7ANRHB' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:2124]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_7ANRHB' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:2124]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1W07O72' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:2256]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1W07O72' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:2256]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_5LX7BU' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:2388]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_5LX7BU' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:2388]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:2520]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:2520]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1RZP34U' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:2886]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1RZP34U' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:2886]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_2REGHR' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:3032]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_auto_ds_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_auto_ds_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_2REGHR' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:3032]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_2' [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_xbar_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_2' (0#1) [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_xbar_2_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_xbar_2' is unconnected for instance 'xbar' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:1819]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_xbar_2' is unconnected for instance 'xbar' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:1819]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_2' has 40 connections declared, but only 38 given [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:1819]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_periph_3' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:666]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:2652]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_4' [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_dlmb_bram_if_cntlr_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_4' (0#1) [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_dlmb_bram_if_cntlr_4_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_4' [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_dlmb_v10_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_4' (0#1) [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_dlmb_v10_4_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_1_dlmb_v10_4' is unconnected for instance 'dlmb_v10' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:2798]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'design_1_dlmb_v10_4' has 25 connections declared, but only 24 given [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:2798]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_4' [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_ilmb_bram_if_cntlr_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_4' (0#1) [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_ilmb_bram_if_cntlr_4_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_4' [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_ilmb_v10_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_4' (0#1) [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_ilmb_v10_4_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_1_ilmb_v10_4' is unconnected for instance 'ilmb_v10' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:2844]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'design_1_ilmb_v10_4' has 25 connections declared, but only 24 given [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:2844]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_4' [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_lmb_bram_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_4' (0#1) [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_lmb_bram_4_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_lmb_bram_4' is unconnected for instance 'lmb_bram' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:2869]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_lmb_bram_4' is unconnected for instance 'lmb_bram' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:2869]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'design_1_lmb_bram_4' has 16 connections declared, but only 14 given [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:2869]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:2652]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_xlconcat_3' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_3/synth/design_1_microblaze_0_xlconcat_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_xlconcat_3' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_3/synth/design_1_microblaze_0_xlconcat_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_mutex_0_1' [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_mutex_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mutex_0_1' (0#1) [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_mutex_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_100M_3' [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_rst_ps8_0_100M_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_100M_3' (0#1) [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_rst_ps8_0_100M_3_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_100M_3' is unconnected for instance 'rst_ps8_0_100M' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:613]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_100M_3' is unconnected for instance 'rst_ps8_0_100M' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:613]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_3' has 10 connections declared, but only 8 given [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:613]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/.Xil/Vivado-19136-IT05676/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:622]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:622]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 43 connections declared, but only 41 given [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:622]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-7129] Port In1[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2484.461 ; gain = 507.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2502.379 ; gain = 525.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2502.379 ; gain = 525.789
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2502.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1/design_1_microblaze_0_1_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1/design_1_microblaze_0_1_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_mutex_0_1/design_1_mutex_0_1/design_1_mutex_0_1_in_context.xdc] for cell 'design_1_i/mutex_0'
Finished Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_mutex_0_1/design_1_mutex_0_1/design_1_mutex_0_1_in_context.xdc] for cell 'design_1_i/mutex_0'
Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_mailbox_0_1/design_1_mailbox_0_1/design_1_mailbox_0_1_in_context.xdc] for cell 'design_1_i/mailbox_0'
Finished Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_mailbox_0_1/design_1_mailbox_0_1/design_1_mailbox_0_1_in_context.xdc] for cell 'design_1_i/mailbox_0'
Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_4/design_1_dlmb_v10_4/design_1_ilmb_v10_4_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_4/design_1_dlmb_v10_4/design_1_ilmb_v10_4_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_4/design_1_ilmb_v10_4/design_1_ilmb_v10_4_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_4/design_1_ilmb_v10_4/design_1_ilmb_v10_4_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_4/design_1_dlmb_bram_if_cntlr_4/design_1_dlmb_bram_if_cntlr_4_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_4/design_1_dlmb_bram_if_cntlr_4/design_1_dlmb_bram_if_cntlr_4_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_4/design_1_ilmb_bram_if_cntlr_4/design_1_ilmb_bram_if_cntlr_4_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_4/design_1_ilmb_bram_if_cntlr_4/design_1_ilmb_bram_if_cntlr_4_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_4/design_1_lmb_bram_4/design_1_lmb_bram_4_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_4/design_1_lmb_bram_4/design_1_lmb_bram_4_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_xbar_2/design_1_xbar_2/design_1_xbar_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_xbar_2/design_1_xbar_2/design_1_xbar_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_3/design_1_microblaze_0_axi_intc_3/design_1_microblaze_0_axi_intc_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_3/design_1_microblaze_0_axi_intc_3/design_1_microblaze_0_axi_intc_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_mdm_1_4/design_1_mdm_1_4/design_1_mdm_1_4_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_mdm_1_4/design_1_mdm_1_4/design_1_mdm_1_4_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_3/design_1_rst_ps8_0_100M_3/design_1_rst_ps8_0_100M_3_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_3/design_1_rst_ps8_0_100M_3/design_1_rst_ps8_0_100M_3_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2527.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2527.449 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2527.449 ; gain = 550.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu1cg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2527.449 ; gain = 550.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mutex_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mailbox_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2527.449 ; gain = 550.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2527.449 ; gain = 550.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 216 (col length:72)
BRAMs: 216 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 2527.449 ; gain = 550.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2599.863 ; gain = 623.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2600.531 ; gain = 623.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2620.152 ; gain = 643.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 2624.945 ; gain = 648.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 2624.945 ; gain = 648.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 2624.945 ; gain = 648.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 2624.945 ; gain = 648.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 2624.945 ; gain = 648.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 2624.945 ; gain = 648.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_2                  |         1|
|2     |design_1_auto_ds_0               |         1|
|3     |design_1_auto_pc_0               |         1|
|4     |design_1_axi_gpio_0_1            |         1|
|5     |design_1_mailbox_0_1             |         1|
|6     |design_1_mdm_1_4                 |         1|
|7     |design_1_microblaze_0_1          |         1|
|8     |design_1_microblaze_0_axi_intc_3 |         1|
|9     |design_1_mutex_0_1               |         1|
|10    |design_1_rst_ps8_0_100M_3        |         1|
|11    |design_1_zynq_ultra_ps_e_0_0     |         1|
|12    |design_1_dlmb_bram_if_cntlr_4    |         1|
|13    |design_1_dlmb_v10_4              |         1|
|14    |design_1_ilmb_bram_if_cntlr_4    |         1|
|15    |design_1_ilmb_v10_4              |         1|
|16    |design_1_lmb_bram_4              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |design_1_auto_ds               |     1|
|2     |design_1_auto_pc               |     1|
|3     |design_1_axi_gpio_0            |     1|
|4     |design_1_dlmb_bram_if_cntlr    |     1|
|5     |design_1_dlmb_v10              |     1|
|6     |design_1_ilmb_bram_if_cntlr    |     1|
|7     |design_1_ilmb_v10              |     1|
|8     |design_1_lmb_bram              |     1|
|9     |design_1_mailbox_0             |     1|
|10    |design_1_mdm_1                 |     1|
|11    |design_1_microblaze_0          |     1|
|12    |design_1_microblaze_0_axi_intc |     1|
|13    |design_1_mutex_0               |     1|
|14    |design_1_rst_ps8_0_100M        |     1|
|15    |design_1_xbar                  |     1|
|16    |design_1_zynq_ultra_ps_e_0     |     1|
|17    |OBUF                           |     3|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 2624.945 ; gain = 648.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2624.945 ; gain = 623.285
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 2624.945 ; gain = 648.355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2636.980 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f5cd1c2f
INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 2661.699 ; gain = 1186.590
INFO: [Common 17-1381] The checkpoint 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 24 19:17:22 2024...
