#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001724e3aaad0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001724e3a3bf0 .scope module, "async_fifo_tb" "async_fifo_tb" 3 3;
 .timescale -9 -12;
P_000001724e35b230 .param/l "DEPTH" 0 3 7, +C4<00000000000000000000000000010000>;
P_000001724e35b268 .param/l "WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
v000001724e3e8930_0 .var "din", 31 0;
v000001724e3e89d0_0 .net "dout", 31 0, L_000001724e127880;  1 drivers
v000001724e3e8250_0 .net "empty", 0 0, L_000001724e1270a0;  1 drivers
v000001724e3e78f0_0 .var "expected_data", 31 0;
v000001724e3e7b70_0 .net "full", 0 0, L_000001724e1271f0;  1 drivers
v000001724e3e7e90_0 .var/i "i", 31 0;
v000001724e3e8c50_0 .var "rd_clk", 0 0;
v000001724e3e86b0_0 .var "rd_en", 0 0;
v000001724e3e8a70_0 .var "rd_rst_n", 0 0;
v000001724e3e7f30_0 .var "test_completed", 0 0;
v000001724e3e7670_0 .var "test_passed", 0 0;
v000001724e3e84d0_0 .var "wr_clk", 0 0;
v000001724e3e8bb0_0 .var "wr_en", 0 0;
v000001724e3e8cf0_0 .var "wr_rst_n", 0 0;
E_000001724e377f10 .event posedge, v000001724e12cc80_0;
S_000001724e3a3d80 .scope module, "dut" "async_fifo" 3 25, 4 9 0, S_000001724e3a3bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wr_clk";
    .port_info 1 /INPUT 1 "rd_clk";
    .port_info 2 /INPUT 1 "wr_rst_n";
    .port_info 3 /INPUT 1 "rd_rst_n";
    .port_info 4 /INPUT 32 "din";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 32 "dout";
    .port_info 8 /OUTPUT 1 "full";
    .port_info 9 /OUTPUT 1 "empty";
P_000001724e36f230 .param/l "ADDR_WIDTH" 1 4 29, +C4<00000000000000000000000000000100>;
P_000001724e36f268 .param/l "DEPTH" 0 4 11, +C4<00000000000000000000000000010000>;
P_000001724e36f2a0 .param/l "WIDTH" 0 4 10, +C4<00000000000000000000000000100000>;
L_000001724e1271f0 .functor BUFZ 1, v000001724e12cb40_0, C4<0>, C4<0>, C4<0>;
L_000001724e1270a0 .functor BUFZ 1, v000001724e12d4a0_0, C4<0>, C4<0>, C4<0>;
L_000001724e127880 .functor BUFZ 32, v000001724e12d2c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001724e412018 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001724e12cf00_0 .net/2u *"_ivl_0", 4 0, L_000001724e412018;  1 drivers
v000001724e12d7c0_0 .net *"_ivl_23", 3 0, L_000001724e3e8070;  1 drivers
v000001724e12d220_0 .net *"_ivl_24", 4 0, L_000001724e3e8610;  1 drivers
L_000001724e4120a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001724e12caa0_0 .net *"_ivl_27", 0 0, L_000001724e4120a8;  1 drivers
L_000001724e412060 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001724e12d860_0 .net/2u *"_ivl_6", 4 0, L_000001724e412060;  1 drivers
v000001724e12d040_0 .net "din", 31 0, v000001724e3e8930_0;  1 drivers
v000001724e12d400_0 .net "dout", 31 0, L_000001724e127880;  alias, 1 drivers
v000001724e12d2c0_0 .var "dout_reg", 31 0;
v000001724e12d0e0_0 .net "empty", 0 0, L_000001724e1270a0;  alias, 1 drivers
v000001724e12d360_0 .net "empty_raw", 0 0, L_000001724e3e8890;  1 drivers
v000001724e12d4a0_0 .var "empty_reg", 0 0;
v000001724e12ca00_0 .var "fill_level", 4 0;
v000001724e12d540_0 .net "full", 0 0, L_000001724e1271f0;  alias, 1 drivers
v000001724e12d5e0_0 .net "full_raw", 0 0, L_000001724e3e8570;  1 drivers
v000001724e12cb40_0 .var "full_reg", 0 0;
v000001724e12cbe0 .array "mem", 15 0, 31 0;
v000001724e12cc80_0 .net "rd_clk", 0 0, v000001724e3e8c50_0;  1 drivers
v000001724e3e93d0_0 .net "rd_en", 0 0, v000001724e3e86b0_0;  1 drivers
v000001724e3e7d50_0 .var "rd_ptr_bin", 4 0;
v000001724e3e8110_0 .net "rd_ptr_bin_next", 4 0, L_000001724e3e8e30;  1 drivers
v000001724e3e8390_0 .var "rd_ptr_gray", 4 0;
v000001724e3e77b0_0 .net "rd_ptr_gray_next", 4 0, L_000001724e3e7990;  1 drivers
v000001724e3e7cb0_0 .var "rd_ptr_gray_sync1", 4 0;
v000001724e3e82f0_0 .var "rd_ptr_gray_sync2", 4 0;
v000001724e3e75d0_0 .net "rd_rst_n", 0 0, v000001724e3e8a70_0;  1 drivers
v000001724e3e8f70_0 .net "wr_clk", 0 0, v000001724e3e84d0_0;  1 drivers
v000001724e3e7fd0_0 .net "wr_diff", 4 0, L_000001724e3e7710;  1 drivers
v000001724e3e90b0_0 .net "wr_en", 0 0, v000001724e3e8bb0_0;  1 drivers
v000001724e3e8430_0 .var "wr_ptr_bin", 4 0;
v000001724e3e7df0_0 .net "wr_ptr_bin_next", 4 0, L_000001724e3e7850;  1 drivers
v000001724e3e7a30_0 .var "wr_ptr_gray", 4 0;
v000001724e3e81b0_0 .net "wr_ptr_gray_next", 4 0, L_000001724e3e7c10;  1 drivers
v000001724e3e8750_0 .var "wr_ptr_gray_sync1", 4 0;
v000001724e3e7530_0 .var "wr_ptr_gray_sync2", 4 0;
v000001724e3e7ad0_0 .net "wr_rst_n", 0 0, v000001724e3e8cf0_0;  1 drivers
E_000001724e378650/0 .event negedge, v000001724e3e7ad0_0;
E_000001724e378650/1 .event posedge, v000001724e3e8f70_0;
E_000001724e378650 .event/or E_000001724e378650/0, E_000001724e378650/1;
E_000001724e378a10/0 .event negedge, v000001724e3e75d0_0;
E_000001724e378a10/1 .event posedge, v000001724e12cc80_0;
E_000001724e378a10 .event/or E_000001724e378a10/0, E_000001724e378a10/1;
E_000001724e378a50 .event posedge, v000001724e3e8f70_0;
L_000001724e3e7850 .arith/sum 5, v000001724e3e8430_0, L_000001724e412018;
L_000001724e3e7c10 .ufunc/vec4 TD_async_fifo_tb.dut.bin_to_gray, 5, L_000001724e3e7850 (v000001724e12d180_0) S_000001724e3a8a00;
L_000001724e3e8e30 .arith/sum 5, v000001724e3e7d50_0, L_000001724e412060;
L_000001724e3e7990 .ufunc/vec4 TD_async_fifo_tb.dut.bin_to_gray, 5, L_000001724e3e8e30 (v000001724e12d180_0) S_000001724e3a8a00;
L_000001724e3e8570 .cmp/eq 5, L_000001724e3e7c10, v000001724e3e82f0_0;
L_000001724e3e8890 .cmp/eq 5, v000001724e3e7530_0, v000001724e3e8390_0;
L_000001724e3e8070 .part v000001724e3e82f0_0, 1, 4;
L_000001724e3e8610 .concat [ 4 1 0 0], L_000001724e3e8070, L_000001724e4120a8;
L_000001724e3e7710 .arith/sub 5, v000001724e3e8430_0, L_000001724e3e8610;
S_000001724e3a8a00 .scope function.vec4.s5, "bin_to_gray" "bin_to_gray" 4 41, 4 41 0, S_000001724e3a3d80;
 .timescale -9 -12;
v000001724e12d180_0 .var "bin", 4 0;
; Variable bin_to_gray is vec4 return value of scope S_000001724e3a8a00
TD_async_fifo_tb.dut.bin_to_gray ;
    %load/vec4 v000001724e12d180_0;
    %load/vec4 v000001724e12d180_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ret/vec4 0, 0, 5;  Assign to bin_to_gray (store_vec4_to_lval)
    %end;
    .scope S_000001724e3a3d80;
T_1 ;
    %wait E_000001724e378650;
    %load/vec4 v000001724e3e7ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001724e3e8430_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001724e3e7a30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001724e3e90b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v000001724e12d540_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001724e3e7df0_0;
    %assign/vec4 v000001724e3e8430_0, 0;
    %load/vec4 v000001724e3e81b0_0;
    %assign/vec4 v000001724e3e7a30_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001724e3a3d80;
T_2 ;
    %wait E_000001724e378a10;
    %load/vec4 v000001724e3e75d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001724e3e7d50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001724e3e8390_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001724e3e93d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001724e12d0e0_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001724e3e8110_0;
    %assign/vec4 v000001724e3e7d50_0, 0;
    %load/vec4 v000001724e3e77b0_0;
    %assign/vec4 v000001724e3e8390_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001724e3a3d80;
T_3 ;
    %wait E_000001724e378a10;
    %load/vec4 v000001724e3e75d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001724e3e8750_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001724e3e7530_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001724e3e7a30_0;
    %assign/vec4 v000001724e3e8750_0, 0;
    %load/vec4 v000001724e3e8750_0;
    %assign/vec4 v000001724e3e7530_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001724e3a3d80;
T_4 ;
    %wait E_000001724e378650;
    %load/vec4 v000001724e3e7ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001724e3e7cb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001724e3e82f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001724e3e8390_0;
    %assign/vec4 v000001724e3e7cb0_0, 0;
    %load/vec4 v000001724e3e7cb0_0;
    %assign/vec4 v000001724e3e82f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001724e3a3d80;
T_5 ;
    %wait E_000001724e378650;
    %load/vec4 v000001724e3e7ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001724e12cb40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001724e12d5e0_0;
    %assign/vec4 v000001724e12cb40_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001724e3a3d80;
T_6 ;
    %wait E_000001724e378a10;
    %load/vec4 v000001724e3e75d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001724e12d4a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001724e12d360_0;
    %assign/vec4 v000001724e12d4a0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001724e3a3d80;
T_7 ;
    %wait E_000001724e378a50;
    %load/vec4 v000001724e3e90b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v000001724e12d540_0;
    %nor/r;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001724e12d040_0;
    %load/vec4 v000001724e3e8430_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001724e12cbe0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001724e3a3d80;
T_8 ;
    %wait E_000001724e378a10;
    %load/vec4 v000001724e3e75d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001724e12d2c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001724e3e93d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v000001724e12d0e0_0;
    %nor/r;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001724e3e7d50_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001724e12cbe0, 4;
    %assign/vec4 v000001724e12d2c0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001724e3a3d80;
T_9 ;
    %wait E_000001724e378650;
    %load/vec4 v000001724e3e7ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001724e12ca00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001724e3e7fd0_0;
    %assign/vec4 v000001724e12ca00_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001724e3a3bf0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001724e3e7f30_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_000001724e3a3bf0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001724e3e84d0_0, 0, 1;
T_11.0 ;
    %delay 6000, 0;
    %load/vec4 v000001724e3e84d0_0;
    %inv;
    %store/vec4 v000001724e3e84d0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_000001724e3a3bf0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001724e3e8c50_0, 0, 1;
T_12.0 ;
    %delay 5000, 0;
    %load/vec4 v000001724e3e8c50_0;
    %inv;
    %store/vec4 v000001724e3e8c50_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_000001724e3a3bf0;
T_13 ;
    %delay 2838601728, 58207;
    %load/vec4 v000001724e3e7f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %vpi_call/w 3 58 "$display", "TIMEOUT: Test did not complete within 250 seconds" {0 0 0};
    %vpi_call/w 3 59 "$display", "TEST FAILED: Timeout occurred during FIFO testing" {0 0 0};
    %vpi_call/w 3 61 "$display", "[ASYNC_FIFO_TB] Dumping timeout state:" {0 0 0};
    %vpi_call/w 3 62 "$display", "[ASYNC_FIFO_TB]   Simulation time: %0t ns", $time {0 0 0};
    %vpi_call/w 3 63 "$display", "[ASYNC_FIFO_TB]   wr_rst_n=%b, rd_rst_n=%b", v000001724e3e8cf0_0, v000001724e3e8a70_0 {0 0 0};
    %vpi_call/w 3 64 "$display", "[ASYNC_FIFO_TB]   wr_en=%b, rd_en=%b", v000001724e3e8bb0_0, v000001724e3e86b0_0 {0 0 0};
    %vpi_call/w 3 65 "$display", "[ASYNC_FIFO_TB]   din=%h, dout=%h", v000001724e3e8930_0, v000001724e3e89d0_0 {0 0 0};
    %vpi_call/w 3 66 "$display", "[ASYNC_FIFO_TB]   full=%b, empty=%b", v000001724e3e7b70_0, v000001724e3e8250_0 {0 0 0};
    %vpi_call/w 3 67 "$display", "[ASYNC_FIFO_TB]   Loop counter i=%0d", v000001724e3e7e90_0 {0 0 0};
    %vpi_call/w 3 68 "$display", "[ASYNC_FIFO_TB]   Expected data=%h", v000001724e3e78f0_0 {0 0 0};
    %vpi_call/w 3 69 "$display", "[ASYNC_FIFO_TB]   Test state: test_passed=%b", v000001724e3e7670_0 {0 0 0};
    %vpi_call/w 3 70 "$display", "[ASYNC_FIFO_TB]   FIFO internal state dump:" {0 0 0};
    %vpi_call/w 3 72 "$finish" {0 0 0};
T_13.0 ;
    %end;
    .thread T_13;
    .scope S_000001724e3a3bf0;
T_14 ;
    %vpi_call/w 3 77 "$display", "[ASYNC_FIFO_TB] Starting FIFO testbench simulation" {0 0 0};
    %vpi_call/w 3 78 "$display", "[ASYNC_FIFO_TB] Test parameters: WIDTH=%0d, DEPTH=%0d", P_000001724e35b268, P_000001724e35b230 {0 0 0};
    %vpi_call/w 3 79 "$display", "[ASYNC_FIFO_TB] Write clock: ~83.33 MHz, Read clock: 100 MHz" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001724e3e8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001724e3e8a70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001724e3e8930_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001724e3e8bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001724e3e86b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001724e3e7670_0, 0, 1;
    %vpi_call/w 3 89 "$display", "[ASYNC_FIFO_TB] Applying reset..." {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001724e3e8cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001724e3e8a70_0, 0, 1;
    %vpi_call/w 3 96 "$display", "[ASYNC_FIFO_TB] Reset complete. Waiting for stabilization..." {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 101 "$display", "[ASYNC_FIFO_TB] Starting write operations..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001724e3e7e90_0, 0, 32;
T_14.0 ;
    %load/vec4 v000001724e3e7e90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.1, 5;
    %wait E_000001724e378a50;
    %load/vec4 v000001724e3e7e90_0;
    %vpi_call/w 3 106 "$display", "[ASYNC_FIFO_TB] Write %0d: full=%b, din=%h", v000001724e3e7e90_0, v000001724e3e7b70_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v000001724e3e7b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000001724e3e7e90_0;
    %assign/vec4 v000001724e3e8930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001724e3e8bb0_0, 0;
    %load/vec4 v000001724e3e7e90_0;
    %vpi_call/w 3 110 "$display", "[ASYNC_FIFO_TB]   Writing data %h", S<0,vec4,u32> {1 0 0};
    %jmp T_14.3;
T_14.2 ;
    %vpi_call/w 3 112 "$display", "[ASYNC_FIFO_TB]   FIFO full, cannot write" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v000001724e3e7e90_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v000001724e3e7e90_0, 0, 32;
T_14.3 ;
    %wait E_000001724e378a50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001724e3e8bb0_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001724e3e7e90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001724e3e7e90_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %vpi_call/w 3 119 "$display", "[ASYNC_FIFO_TB] Write operations complete. Waiting for cross-domain sync..." {0 0 0};
    %delay 200000, 0;
    %vpi_call/w 3 124 "$display", "[ASYNC_FIFO_TB] Starting read operations and verification..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001724e3e78f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001724e3e7e90_0, 0, 32;
T_14.4 ;
    %load/vec4 v000001724e3e7e90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.5, 5;
    %wait E_000001724e377f10;
    %vpi_call/w 3 130 "$display", "[ASYNC_FIFO_TB] Read %0d: empty=%b, expected=%h", v000001724e3e7e90_0, v000001724e3e8250_0, v000001724e3e78f0_0 {0 0 0};
    %load/vec4 v000001724e3e8250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001724e3e86b0_0, 0;
    %wait E_000001724e377f10;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001724e3e86b0_0, 0;
    %delay 1000, 0;
    %vpi_call/w 3 136 "$display", "[ASYNC_FIFO_TB]   Read data: %h", v000001724e3e89d0_0 {0 0 0};
    %load/vec4 v000001724e3e89d0_0;
    %load/vec4 v000001724e3e78f0_0;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %vpi_call/w 3 138 "$display", "[ASYNC_FIFO_TB]   ERROR: DATA MISMATCH - expected %h, got %h", v000001724e3e78f0_0, v000001724e3e89d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001724e3e7670_0, 0, 1;
    %jmp T_14.9;
T_14.8 ;
    %vpi_call/w 3 141 "$display", "[ASYNC_FIFO_TB]   Data verified successfully" {0 0 0};
T_14.9 ;
    %load/vec4 v000001724e3e78f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001724e3e78f0_0, 0, 32;
    %jmp T_14.7;
T_14.6 ;
    %vpi_call/w 3 145 "$display", "[ASYNC_FIFO_TB]   FIFO empty, cannot read" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v000001724e3e7e90_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v000001724e3e7e90_0, 0, 32;
T_14.7 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001724e3e7e90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001724e3e7e90_0, 0, 32;
    %jmp T_14.4;
T_14.5 ;
    %vpi_call/w 3 150 "$display", "[ASYNC_FIFO_TB] Read and verification complete." {0 0 0};
    %vpi_call/w 3 151 "$display", "[ASYNC_FIFO_TB] Final test state: full=%b, empty=%b", v000001724e3e7b70_0, v000001724e3e8250_0 {0 0 0};
    %delay 100000, 0;
    %load/vec4 v000001724e3e7670_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.10, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %pushi/vec4 17732, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_14.11, 8;
T_14.10 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %pushi/vec4 17732, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_14.11, 8;
 ; End of false expr.
    %blend;
T_14.11;
    %vpi_call/w 3 155 "$display", "[ASYNC_FIFO_TB] Test result: %s", S<0,vec4,u48> {1 0 0};
    %load/vec4 v000001724e3e7670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %vpi_call/w 3 157 "$display", "TEST PASSED: FIFO read/write test successful" {0 0 0};
    %jmp T_14.13;
T_14.12 ;
    %vpi_call/w 3 159 "$display", "TEST FAILED: FIFO test failed" {0 0 0};
T_14.13 ;
    %vpi_call/w 3 163 "$display", "[ASYNC_FIFO_TB] Dumping final testbench state:" {0 0 0};
    %vpi_call/w 3 164 "$display", "[ASYNC_FIFO_TB]   wr_rst_n=%b, rd_rst_n=%b", v000001724e3e8cf0_0, v000001724e3e8a70_0 {0 0 0};
    %vpi_call/w 3 165 "$display", "[ASYNC_FIFO_TB]   wr_en=%b, rd_en=%b", v000001724e3e8bb0_0, v000001724e3e86b0_0 {0 0 0};
    %vpi_call/w 3 166 "$display", "[ASYNC_FIFO_TB]   din=%h, dout=%h", v000001724e3e8930_0, v000001724e3e89d0_0 {0 0 0};
    %vpi_call/w 3 167 "$display", "[ASYNC_FIFO_TB]   full=%b, empty=%b", v000001724e3e7b70_0, v000001724e3e8250_0 {0 0 0};
    %vpi_call/w 3 168 "$display", "[ASYNC_FIFO_TB]   Loop counter i=%0d", v000001724e3e7e90_0 {0 0 0};
    %vpi_call/w 3 169 "$display", "[ASYNC_FIFO_TB]   Expected data=%h", v000001724e3e78f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001724e3e7f30_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 173 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "verilog\async_fifo_tb.v";
    "verilog\async_fifo.v";
