#-----------------------------------------------------------
# xsim v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Feb 18 18:04:17 2024
# Process ID: 172
# Current directory: G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/kp_502_7/xsim_script.tcl}
# Log file: G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/xsim.log
# Journal file: G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog\xsim.jou
# Running On: DESKTOP-MGF3PMH, OS: Windows, CPU Frequency: 3800 MHz, CPU Physical cores: 12, Host memory: 17128 MB
#-----------------------------------------------------------
source xsim.dir/kp_502_7/xsim_script.tcl
# xsim {kp_502_7} -view {{kp_502_7_dataflow_ana.wcfg}} -tclbatch {kp_502_7.tcl} -protoinst {kp_502_7.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file kp_502_7.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_kp_502_7_top/AESL_inst_kp_502_7//AESL_inst_kp_502_7_activity
Time resolution is 1 ps
open_wave_config kp_502_7_dataflow_ana.wcfg
source kp_502_7.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_1_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_1_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_1_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_0_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_0_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_0_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_1_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_1_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_1_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_0_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_0_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_0_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_1_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_1_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_1_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_0_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_0_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_0_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_1_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_1_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_0_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_0_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_1_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_1_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_0_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_0_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_1_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_1_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_0_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_0_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_start -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_done -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_idle -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_kp_502_7_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_A_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_A_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_B_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_B_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_C_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_C_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X1_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X1_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X2_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X2_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_D_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_D_1 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_kp_502_7_top/D_1_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_1_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_0_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_0_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_0_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_1_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_1_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_0_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_0_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_0_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_1_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_1_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_0_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_0_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_0_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_kp_502_7_top/C_1_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/C_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_0_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/C_0_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_1_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/B_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_0_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/B_0_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_1_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/A_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_0_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/A_0_address0 -into $tb_return_group -radix hex
## save_wave_config kp_502_7.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 645 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 645 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 655100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 655100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1085100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1085100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1125 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1125 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1475 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1475 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1865100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1865100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1915100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1915100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1955 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1955 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2305 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2305 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2315100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2315100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2695100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2695100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2745100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2745100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2785 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2785 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3135 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3135 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3145100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3145100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 3 [100.00%] @ "3475000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3545100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3545100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3595100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3595100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3635 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3635 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3985 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3985 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3995100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3995100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4375100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4375100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4425100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4425100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4465 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4465 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4815 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4815 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4825100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4825100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5205100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5205100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5255100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5255100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5295 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5295 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5645 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5645 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5655100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5655100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6085100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6085100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6125 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6125 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6475 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6475 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2 / 3 [100.00%] @ "6815000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6885100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6885100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6935100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6935100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6975 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6975 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7325 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7325 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7335100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7335100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7715100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7715100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7765100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7765100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7805 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7805 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8155 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8155 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8165100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8165100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8545100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8545100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8595100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8595100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8635 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8635 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8985 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8985 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8995100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8995100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9375100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9375100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9425100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9425100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9465 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9465 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9815 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9815 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9825100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9825100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 3 / 3 [100.00%] @ "10155000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 10215 ns : File "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/kp_502_7.autotb.v" Line 819
## quit
INFO: [Common 17-206] Exiting xsim at Sun Feb 18 18:04:20 2024...
