module seven_seg (
    input char[4],
    output segs[7]
  ) {
  always {
    case (char) {
      0: segs = 7b0111111;//0
      1: segs = 7b0000110;//1
      2: segs = 7b1011011;//2
      3: segs = 7b1001111;//3
      4: segs = 7b1100110;//4
      5: segs = 7b1101101;//5
      6: segs = 7b1111101;//6
      7: segs = 7b0000111;//7
      8: segs = 7b1111111;//8
      9: segs = 7b1100111;//9
      default: segs = 7b0000000;
    }
  }
}
