<?xml version="1.0" encoding="UTF-8"?>
<altdq_dqs>
	<preset	use_dqs="TRUE" 
		use_dqs_input_path="TRUE" 
		use_dqs_output_path="TRUE"
		use_dqs_oe_path="TRUE"
		dqs_dqsn_mode="DIFFERENTIAL"
		number_of_bidir_dq="8"
		number_of_input_dq="0"
		number_of_output_dq="1"
		use_dq_oe_path="FALSE"
		use_half_rate="TRUE"
		use_dynamic_oct="FALSE"
		number_of_clk_divider="2"
		use_dqs_input_delay_chain="FALSE"
		use_dqs_delay_chain="TRUE"
		use_dqsbusout_delay_chain="FALSE"
		use_dqs_enable="TRUE"
		use_dqsenable_delay_chain="FALSE"
		use_dqs_enable_ctrl="TRUE"
		dqs_delay_chain_delayctrlin_source="DLL"
		use_dqs_delay_chain_phasectrlin="FALSE"
		dqs_delay_chain_phase_setting="2"
		delay_buffer_mode="HIGH"
		dqs_phase_shift="0"
		dqs_offsetctrl_enable="FALSE"
		dqs_ctrl_latches_enable="FALSE"
		use_dqs_enable_ctrl_phasectrlin="FALSE"
		dqs_enable_ctrl_phase_setting="0"
		level_dqs_enable="TRUE"
		delay_dqs_enable_by_half_cycle="TRUE"
		dqs_enable_ctrl_add_phase_transfer_reg="TRUE"
		dqs_enable_ctrl_invert_phase="FALSE"
		use_io_clock_divider_phasectrlin="FALSE"
		io_clock_divider_phase_setting="0"
		io_clock_divider_invert_phase="FALSE"
		use_io_clock_divider_masterin="FALSE"
		io_clock_divider_clk_source="CORE"
		use_dqs_output_delay_chain1="FALSE"
		use_dqs_output_delay_chain2="FALSE"
		dqs_output_reg_mode="DDIO"
		dqs_output_reg_power_up="LOW"
		dqs_output_reg_async_mode="NONE"
		dqs_output_reg_sync_mode="NONE"
		use_dqs_oe_delay_chain1="FALSE"
		use_dqs_oe_delay_chain2="FALSE"
		dqs_oe_reg_mode="DDIO"
		dqs_oe_reg_power_up="LOW"
		dqs_oe_reg_async_mode="NONE"
		dqs_oe_reg_sync_mode="NONE"
		use_dq_input_delay_chain="FALSE"
		dq_input_reg_mode="DDIO"
		dq_input_reg_power_up="LOW"
		dq_input_reg_async_mode="NONE"
		dq_input_reg_sync_mode="NONE"
		dq_input_reg_clk_source="DQS_BUS"
		dq_input_reg_use_clkn="FALSE"
		use_dq_ipa="TRUE"
		use_dq_ipa_phasectrlin="FALSE"
		dq_ipa_phase_setting="0"
		dq_ipa_add_input_cycle_delay="FALSE"
		dq_ipa_bypass_output_register="TRUE"
		dq_ipa_add_phase_transfer_reg="FALSE"
		dq_ipa_invert_phase="FALSE"
		dq_half_rate_use_dataoutbypass="FALSE"
		use_dq_output_delay_chain1="FALSE"
		use_dq_output_delay_chain2="FALSE"
		dq_output_reg_mode="DDIO"
		dq_output_reg_power_up="LOW"
		dq_output_reg_async_mode="NONE"
		dq_output_reg_sync_mode="NONE"
		use_dq_oe_delay_chain1="FALSE"
		use_dq_oe_delay_chain2="FALSE"
		dq_oe_reg_mode="FF"
		dq_oe_reg_power_up="LOW"
		dq_oe_reg_async_mode="NONE"
		dq_oe_reg_sync_mode="NONE"
		use_oct_delay_chain1="FALSE"
		use_oct_delay_chain2="FALSE"
		oct_reg_mode="NONE"
	/>
</altdq_dqs>