{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 25 14:09:01 2018 " "Info: Processing started: Tue Dec 25 14:09:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Microwave -c Microwave " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Microwave -c Microwave" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Microwave EP3C5E144C8 " "Info: Selected device EP3C5E144C8 for design \"Microwave\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C8 " "Info: Device EP3C10E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Info: Device EP3C16E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Info: Device EP3C25E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 1259 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 1261 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 1263 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 1265 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 1267 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 61 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 59 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 63 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 57 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 59 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 61 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 57 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 63 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ask.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ask.tdf" 59 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ask.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ask.tdf" 63 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ask.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ask.tdf" 57 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ask.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ask.tdf" 61 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 59 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 61 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 57 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 63 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Microwave.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Microwave.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~0  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~1  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~1  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~2  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~2  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~3  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~3  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~0  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~1  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~1  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~2  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~2  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~3  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~3  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~0  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~1  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~1  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~2  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~2  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~3  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~3  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MatrixKeyBoard:inst\|Trigger:inst2\|out  " "Info: Automatically promoted node MatrixKeyBoard:inst\|Trigger:inst2\|out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TimeStatus:inst4\|4bitDff:inst3\|inst16 " "Info: Destination node TimeStatus:inst4\|4bitDff:inst3\|inst16" {  } { { "4bitDff.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/4bitDff.bdf" { { 48 320 384 128 "inst16" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeStatus:inst4|4bitDff:inst3|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 653 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TimeStatus:inst4\|4bitDff:inst2\|inst16 " "Info: Destination node TimeStatus:inst4\|4bitDff:inst2\|inst16" {  } { { "4bitDff.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/4bitDff.bdf" { { 48 320 384 128 "inst16" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeStatus:inst4|4bitDff:inst2|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 647 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TimeStatus:inst4\|4bitDff:inst1\|inst16 " "Info: Destination node TimeStatus:inst4\|4bitDff:inst1\|inst16" {  } { { "4bitDff.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/4bitDff.bdf" { { 48 320 384 128 "inst16" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeStatus:inst4|4bitDff:inst1|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 641 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TimeStatus:inst4\|4bitDff:inst3\|inst17 " "Info: Destination node TimeStatus:inst4\|4bitDff:inst3\|inst17" {  } { { "4bitDff.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/4bitDff.bdf" { { 176 320 384 256 "inst17" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeStatus:inst4|4bitDff:inst3|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 654 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TimeStatus:inst4\|4bitDff:inst3\|inst18 " "Info: Destination node TimeStatus:inst4\|4bitDff:inst3\|inst18" {  } { { "4bitDff.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/4bitDff.bdf" { { 288 320 384 368 "inst18" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeStatus:inst4|4bitDff:inst3|inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 655 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TimeStatus:inst4\|4bitDff:inst3\|inst19 " "Info: Destination node TimeStatus:inst4\|4bitDff:inst3\|inst19" {  } { { "4bitDff.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/4bitDff.bdf" { { 400 320 384 480 "inst19" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeStatus:inst4|4bitDff:inst3|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 656 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TimeStatus:inst4\|4bitDff:inst2\|inst17 " "Info: Destination node TimeStatus:inst4\|4bitDff:inst2\|inst17" {  } { { "4bitDff.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/4bitDff.bdf" { { 176 320 384 256 "inst17" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeStatus:inst4|4bitDff:inst2|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 648 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TimeStatus:inst4\|4bitDff:inst2\|inst18 " "Info: Destination node TimeStatus:inst4\|4bitDff:inst2\|inst18" {  } { { "4bitDff.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/4bitDff.bdf" { { 288 320 384 368 "inst18" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeStatus:inst4|4bitDff:inst2|inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 649 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TimeStatus:inst4\|4bitDff:inst2\|inst19 " "Info: Destination node TimeStatus:inst4\|4bitDff:inst2\|inst19" {  } { { "4bitDff.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/4bitDff.bdf" { { 400 320 384 480 "inst19" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeStatus:inst4|4bitDff:inst2|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 650 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TimeStatus:inst4\|4bitDff:inst1\|inst17 " "Info: Destination node TimeStatus:inst4\|4bitDff:inst1\|inst17" {  } { { "4bitDff.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/4bitDff.bdf" { { 176 320 384 256 "inst17" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeStatus:inst4|4bitDff:inst1|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 642 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Trigger.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Trigger.bdf" { { 416 872 936 464 "out" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MatrixKeyBoard:inst|Trigger:inst2|out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 534 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CountDown:inst5\|CountDownControl:inst13\|inst5  " "Info: Automatically promoted node CountDown:inst5\|CountDownControl:inst13\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountDown:inst5\|CountDownTimer:inst\|inst28~0 " "Info: Destination node CountDown:inst5\|CountDownTimer:inst\|inst28~0" {  } { { "CountDownTimer.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDownTimer.bdf" { { -56 872 936 24 "inst28" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownTimer:inst|inst28~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 772 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountDown:inst5\|CountDownTimer:inst\|inst28~1 " "Info: Destination node CountDown:inst5\|CountDownTimer:inst\|inst28~1" {  } { { "CountDownTimer.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDownTimer.bdf" { { -56 872 936 24 "inst28" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownTimer:inst|inst28~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 773 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst38\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~0 " "Info: Destination node CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst38\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~0" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownTimer:inst|M10Countdown:inst38|lpm_counter:lpm_counter_component|cntr_ltk:auto_generated|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 774 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Displayer:inst6\|DDLight:inst1\|inst~0 " "Info: Destination node Displayer:inst6\|DDLight:inst1\|inst~0" {  } { { "DDLight.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/DDLight.bdf" { { 64 240 304 112 "inst" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Displayer:inst6|DDLight:inst1|inst~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 775 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~0 " "Info: Destination node CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~0" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownTimer:inst|M10Countdown:inst37|lpm_counter:lpm_counter_component|cntr_ltk:auto_generated|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 776 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~1 " "Info: Destination node CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~1" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownTimer:inst|M10Countdown:inst37|lpm_counter:lpm_counter_component|cntr_ltk:auto_generated|_~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 777 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~0 " "Info: Destination node CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~0" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownTimer:inst|M10Countdown:inst|lpm_counter:lpm_counter_component|cntr_ltk:auto_generated|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 778 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~1 " "Info: Destination node CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~1" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownTimer:inst|M10Countdown:inst|lpm_counter:lpm_counter_component|cntr_ltk:auto_generated|_~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 779 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|_~0 " "Info: Destination node CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|_~0" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownTimer:inst|M6Countdown:inst43|lpm_counter:lpm_counter_component|cntr_ask:auto_generated|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 781 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|_~1 " "Info: Destination node CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|_~1" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownTimer:inst|M6Countdown:inst43|lpm_counter:lpm_counter_component|cntr_ask:auto_generated|_~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 782 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CountDownControl.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDownControl.bdf" { { 88 264 328 168 "inst5" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownControl:inst13|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 475 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CountDown:inst5\|CountDownTimer:inst\|Equal4bit:inst46\|lpm_compare:lpm_compare_component\|cmpr_ikg:auto_generated\|aneb_result_wire\[0\]  " "Info: Automatically promoted node CountDown:inst5\|CountDownTimer:inst\|Equal4bit:inst46\|lpm_compare:lpm_compare_component\|cmpr_ikg:auto_generated\|aneb_result_wire\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountDown:inst5\|CountDownTimer:inst\|inst28~2 " "Info: Destination node CountDown:inst5\|CountDownTimer:inst\|inst28~2" {  } { { "CountDownTimer.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDownTimer.bdf" { { -56 872 936 24 "inst28" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownTimer:inst|inst28~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 873 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cmpr_ikg.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cmpr_ikg.tdf" 30 18 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownTimer:inst|Equal4bit:inst46|lpm_compare:lpm_compare_component|cmpr_ikg:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 686 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y12 X22_Y24 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Info: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 25 14:09:08 2018 " "Info: Processing ended: Tue Dec 25 14:09:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
