INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/achpe/Lab3/Lab3.srcs/sources_1/new/Lab3design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_Counter
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-311] analyzing module multipexer
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-311] analyzing module instruction_mux
INFO: [VRFC 10-311] analyzing module mux_wn
INFO: [VRFC 10-311] analyzing module mux_d
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-311] analyzing module extender_16to_32
INFO: [VRFC 10-311] analyzing module selector_for_b
INFO: [VRFC 10-311] analyzing module shiftaddr_plus
INFO: [VRFC 10-311] analyzing module shiftaddr
INFO: [VRFC 10-311] analyzing module alu_unit
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-311] analyzing module mux_after_data
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/achpe/Lab3/Lab3.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
