---
outline: 2
---

# ALU Bit <Badge type="info" text="RV32I_ALU_BIT.vhd"/>

![ALU Bit Logic Gate Diagram](/images/referencia/componentes/rv32i_alu_bit.drawio.svg)

[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/src/RV32I_ALU_BIT.vhd).

## Generic Map

::: danger TO DO

Work in progress.

:::

## Port Map

::: danger TO DO

Work in progress.

:::

## RTL Diagram

![ALU Bit RTL Diagram](/images/referencia/componentes/rv32i_alu_bit_netlist.svg)

## Test Cases

`test_RV32I_ALU_BIT.py`.
[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/test/test_RV32I_ALU_BIT.py).

::: danger TO DO

Work in progress.

:::
