<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Ethernet Support Center</title>

    <link rel="stylesheet" href="/css/mv_product/ECC.css">
    <link rel="stylesheet" href="/css/rushita_automotive.css">
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>  

    <!-- --------------------------------------------------------------------- -->
    <!-- <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                    <li><a href="">FPGA Product Support</a></li>
                    <li><a href="">FPGA Support Resources</a></li>
                    <li><a href="">FPGA IP Support</a></li>
                    <li><p class="mb-0"></p></li>
                </ol>
            </div>
        </nav>
    </section> -->

    <section class="m_ai_tdrop">
        <div>
            <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
                Altera® FPGAs and Programmable Devices
            </button>
            <ul class="dropdown-menu">
                <li><a class="dropdown-item m_dropActive" href="#">FPGA Products</a></li>
                <li><a class="dropdown-item m_dropActive" href="/Product/B8_FPGA_CPLD.html">FPGA Devices</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quartus_development_software_tools_quartus_prime_design_software_overview.html">FPGA Software</a></li>
                <li><a class="dropdown-item m_dropActive" href="/Product/B11_intel_intellectual.html">FPGA IP</a></li>
                <li><a class="dropdown-item m_dropActive" href="/Product/B12_intel_fpga_develop.html">FPGA DEVKITs</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">FPGA Product Support</a></li>
            </ul>
        </div>
    
    
        <div class="m_ai_shlash">/</div>
        <div>
            <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
                FPGA Product Support
            </button>
            <ul class="dropdown-menu">
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support_FPGA_developer_center.html">FPGA Developer Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">FPGA Documentation</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/device_and_product_support_collections.html">Devices and Product collections</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/FPGAs_programmable_devices_support_training.html">FPGA Technical Training</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/design_examples.html">FPGA Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quartus_development_software_tools_licensing.html">FPGA Licensing Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">FPGA Downloads</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">FPGA Knowledge Base</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">FPGA Support Resources</a></li>
            </ul>
        </div>
    
        <div class="m_ai_shlash">/</div>
    
        <div>
            <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
                FPGA Support Resources
            </button>
            <ul class="dropdown-menu">
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/system_architect_developer_center.html">System Architect Developer Support Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/device_configuration_support_center.html">Device Configuration Support Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/board_developer_center.html">Board Developer Support Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/FPGA_Design_Software_Resource_Centers.html">FPGA Design Software Resource Centers</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/developers_learn/embedded_software_developer_center.html">Embedded Software Developer Support Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">HLS Compiler Support Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/DSP_IP_Support_Center.html">Digital Signal Processing (DSP) IP Support Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/intel_FPGA_IP_Support.html">FPGA IP Support</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/power_solutions.html">Power Solutions Resources</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Programming_Support_Center.html">Programming Support Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/EDA_tool_support_resource_center.html">EDA Tool Support Resource Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/intel_FPGA_SDK_for_OpenCL_support_center.html">FPGA SDK for OpenCL™ - Support Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quality_and_reliability.html">FPGA Quality and Reliability</a></li>
            </ul>
        </div>
    
        <div class="m_ai_shlash">/</div>
    
        <div>
            <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
                FPGA IP Support
            </button>
            <ul class="dropdown-menu">
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/PCI_express_IP_support_center.html">PCI Express* IP Support Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/displayport_IP_support_center.html">DisplayPort IP Support Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/JESD204B_and_JESD204C_ip_core_support_center.html">JESD204B and JESD204C IP Core Support Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">Ethernet Support Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">FPGA Interface IP Resources</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/ECC.html">EMIF Support Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/transceiver_PHY_IP_support_center.html">Transceiver PHY IP Support Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/10_Gbps_Ethernet_IP_Core_Resource_Center.html">10 Gbps Ethernet IP Core Resource Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/PCI_Express_PCIE_IP_Core_resource_Center.html">PCI* Express (PCIE) IP Core Resource Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/serial_digital_interface_ip_core_resource_center.html">Serial Digital Interface IP Core Resource Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/serial_digital_interface_II_IP_support_center.html">Serial Digital Interface II IP Support Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/RapidIO_IP_Core_Resource_Center.html">RapidIO IP Core Resource Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/intellectual_property_IP_evaluation_and_purchase.html">IP Evaluation and Purchase</a></li>
            </ul>
        </div>
    
        <div class="m_ai_shlash">/</div>
        <div class="m_ai_httl">Ethernet Support Center</div>
    
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Altera® FPGA ----------------------------------->
    <section>
        <div class="mv_intel_fpga_padd">
            <h1 style="font-weight: 350; color: #fff;">Ethernet Support Center</h1>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- nav ------------------------------------>
    <section>
        <div class="VK_client_app_navigation VK_ai_navigation ">
            <div class=" d-flex justify-content-center align-items-center overflow-hidden flex-nowrap w-100">
                <ul class="VK_ai_nav_bar d-flex list-unstyled m-0 overflow-auto">
                    <li>
                        <a href="#ds_overview" class="text-dark text-decoration-none py-4 d-block">
                            1. Device and IP Selection
                        </a>
                    </li>
                    <li>
                        <a href="#ds_product" class="text-dark text-decoration-none py-4 d-block VK_ai_nav_link">
                            2. Design Flow and IP Integration
                        </a>
                    </li>
                    <li>
                        <a href="#ds_get_started" class="text-dark text-decoration-none py-4 d-block">
                            3. Board Design and Power Management
                        </a>
                    </li>
                    <li>
                        <a href="#ds_simulation" class="text-dark text-decoration-none py-4 d-block">
                            4. Design Examples and Reference Designs
                        </a>
                    </li>
                    <li>
                        <a href="#ds_board" class="text-dark text-decoration-none py-4 d-block">
                            5. Debug
                        </a>
                    </li>
                    <li>
                        <a href="#ds_debug" class="text-dark text-decoration-none py-4 d-block">
                            6. Training Courses and Videos
                        </a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!---------------------------------- Introduction ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-1">The Ethernet IP Support Center provides information on how to select, design, and implement Ethernet links. There are also guidelines on how to bring up your system and debug the Ethernet links. This page is organized into categories that align with an Ethernet system design flow from start to finish.</p>
                <p class="mb-2">Get support resources for <b>Intel Agilex® 7, Intel® Stratix® 10, Intel® Arria® 10,</b> and <b>Intel® Cyclone® 10</b> devices from the pages below. For other devices, search from the following links: <a class="b_special_a1" href="">FPGA Documentation Index</a>, <a class="b_special_a1" href="">Training Courses</a>, <a class="b_special_a1" href="">Quick Videos</a>, <a class="b_special_a1" href="">Design Examples</a>, and <a class="b_special_a1" href="">Knowledge Base</a>.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!----------------------------- Getting Started --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;">Getting Started</h2>
                <p class="mb-2"><a class="b_special_a1" href="">Intel Agilex® 7 Device Family High-Speed Serial Interface Signal Integrity Design Guidelines</a></p>
                <p class="mb-2"><a class="b_special_a1" href="">Intel Agilex 7 Device Schematic Review Worksheet</a></p>
                <a class="mv_coman_btn" href="">Watch the Ethernet getting started video</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------------------- PCI ---------------------------------->
    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-6 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/diagram-ethernet-support-flow.png.rendition.intel.web.1072.603.png" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!-------------------------------- 1. Device ------------------------->
    <section id="ds_overview">
        <div class="mv_become_padd">
            <div class="container">
                <h1 style="font-weight: 350;" class="mb-0">1. Device and IP Selection</h1>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
     
    <!-------------------------------- How Do ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-4">Which Intel® FPGA Family Should I Use?</h3>
                <p class="mb-0">Refer to Table 1 to understand the Ethernet intellectual property (IP) core support for Intel Agilex, Intel Stratix 10, Intel Arria 10, and Intel Cyclone 10 devices. Compare between the four devices to select the right device for your Ethernet subsystem implementation.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- EMIF table ------------------------->
    <section>
        <div class="container">
            <h3 class="mb-4" style="font-weight: 350;">Table 1 - Device and IP Core Support</h3>
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Device Family</p>
                        </th>
                        <th>
                            <p class="mb-2">Tile Type (Intel Agilex® 7 device only)</p>
                        </th>
                        <th>
                            <p class="mb-2">IP Core</p>
                        </th>
                        <th>
                            <p class="mb-2">Electrical Interface</p>
                        </th>
                        <th>
                            <p class="mb-2">Forward Error Correction</p>
                        </th>
                        <th>
                            <p class="mb-2">1588 Precision Time Protocol</p>
                        </th>
                        <th>
                            <p class="mb-2">Auto Negotiation/ Link Training</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td width="13%" rowspan="10">Intel Agilex® 7</td>
                        <td width="18%">E-Tile</td>
                        <td width="15%">
                            <p class="mb-2"><a class="b_special_a1" href="">E-Tile Hard IP for Ethernet Intel FPGA IP User Guide</a></p>
                            <p class="mb-2"><a class="b_special_a1" href="">E-tile Hard IP Intel Agilex® 7 Design Example User Guide: Ethernet, E-tile CPRI PHY and Dynamic Reconfiguration</a></p>
                        </td>
                        <td width="11%">
                            <p class="mb-2">100GBASE-KR4 100GBASE-CR4</p>
                            <p class="mb-2">CAUI-4 CAUI-2</p>
                            <p class="mb-2">25GBASE-KR 25GBASE-CR</p>
                            <p class="mb-2">25GBASE-R AUI</p>
                            <p class="mb-2">25GBASE-R Consortium Link</p>
                            <p class="mb-2">10GBASE-KR 10GBASE-CR</p>
                        </td>
                        <td width="12%">
                            <p class="mb-2">Reed Solomon (528, 514)</p>
                            <p class="mb-2">Reed Solomon (544, 514)</p>
                        </td>
                        <td width="14%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                        <td width="13%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                    </tr>
                    <tr>
                        <td width="18%">F-Tile</td>
                        <td width="15%">
                            <p class="mb-2"><a class="b_special_a1" href="">F-Tile Triple-Speed Ethernet Intel® FPGA IP User Guide</a></p>
                        </td>
                        <td width="11%">
                            <p class="mb-2">10BASE-T</p>
                            <p class="mb-2">100BASE-T</p>
                            <p class="mb-2">1000BASE-T</p>
                        </td>
                        <td width="12%">
                            <p class="mb-2" style="text-align: center;">X</p>
                        </td>
                        <td width="14%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                        <td width="13%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                    </tr>
                    <tr>
                        <td width="18%">F-Tile</td>
                        <td width="15%">
                            <p class="mb-2"><a class="b_special_a1" href="">F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP User Guide</a></p>
                        </td>
                        <td width="11%">
                            <p class="mb-2">NBASE-T</p>
                        </td>
                        <td width="12%">
                            <p class="mb-2" style="text-align: center;">X</p>
                        </td>
                        <td width="14%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                        <td width="13%">
                            <p class="mb-2" style="text-align: center;">X</p>
                        </td>
                    </tr>
                    <tr>
                        <td width="18%">F-Tile</td>
                        <td width="15%">
                            <p class="mb-2"><a class="b_special_a1" href="">F-Tile Ethernet Multirate Intel® FPGA IP User Guide</a></p>
                        </td>
                        <td width="11%">
                            <p class="mb-2">NBASE-T</p>
                        </td>
                        <td width="12%">
                            <ul class="mb-2">
                                <li>Reed Solomon (528, 514)</li>
                                <li>Reed Solomon (544, 514)</li>
                                <li>Ethernet Technology Consortium RS(272, 258)</li>
                                <li>BASE-R Firecode</li>
                            </ul>
                        </td>
                        <td width="14%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                        <td width="13%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                    </tr>
                    <tr>
                        <td width="18%">F-Tile</td>
                        <td width="15%">
                            <p class="mb-2"><a class="b_special_a1" href="">F-Tile 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP User Guidee</a></p>
                        </td>
                        <td width="11%">
                            <p class="mb-2">NBASE-T</p>
                        </td>
                        <td width="12%">
                            <p class="mb-2" style="text-align: center;">NA</p>
                        </td>
                        <td width="14%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                        <td width="13%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                    </tr>
                    <tr>
                        <td width="18%">F-Tile</td>
                        <td width="15%">
                            <p class="mb-2"><a class="b_special_a1" href="">F-Tile 25G Ethernet Intel FPGA IP user guide</a></p>
                        </td>
                        <td width="11%">
                            <p class="mb-2">25GBASE-R, 25GBASE-SR</p>
                        </td>
                        <td width="12%">
                            <ul class="mb-2">
                                <li>Reed Solomon (528, 514)</li>
                                <li>Reed Solomon (544, 514)</li>
                            </ul>
                        </td>
                        <td width="14%">
                            <p class="mb-2" style="text-align: center;">X</p>
                        </td>
                        <td width="13%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                    </tr>
                    <tr>
                        <td width="18%">F-Tile</td>
                        <td width="15%">
                            <p class="mb-2"><a class="b_special_a1" href="">F-Tile Low Latency 50G Ethernet Intel® FPGA IP User Guide</a></p>
                        </td>
                        <td width="11%">
                            <p class="mb-2">25GBASE-R, 25GBASE-SR</p>
                        </td>
                        <td width="12%">
                            <ul class="mb-2">
                                <li>Reed Solomon (528, 514)</li>
                                <li>Reed Solomon (544, 514)</li>
                            </ul>
                        </td>
                        <td width="14%">
                            <p class="mb-2" style="text-align: center;">X</p>
                        </td>
                        <td width="13%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                    </tr>
                    <tr>
                        <td width="18%">F-Tile</td>
                        <td width="15%">
                            <p class="mb-2"><a class="b_special_a1" href="">F-Tile Low Latency 100G Ethernet Intel® FPGA IP User Guide</a></p>
                        </td>
                        <td width="11%">
                            <p class="mb-2">25GBASE-R, 25GBASE-SR</p>
                        </td>
                        <td width="12%">
                            <ul class="mb-2">
                                <li>Reed Solomon (528, 514)</li>
                                <li>Reed Solomon (544, 514)</li>
                            </ul>
                        </td>
                        <td width="14%">
                            <p class="mb-2" style="text-align: center;">X</p>
                        </td>
                        <td width="13%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                    </tr>
                    <tr>
                        <td width="18%">F-Tile</td>
                        <td width="15%">
                            <p class="mb-2"><a class="b_special_a1" href="">F-Tile Ethernet Intel® FPGA Hard IP User Guide</a></p>
                        </td>
                        <td width="11%">
                            <p class="mb-2">
                                10GBASE-KR, 10GBASE-CR<br>
                                10GBASE-LR, 25GBASE-KR<br>
                                25GBASE-CR, 25GBASE-R, 25GAUI-1, 40GBASE-KR4<br>
                                40GBASE-CR4, 40GBASE-SR4, 50GBASE-KR1, 50GBASE-CR1, 50GBASE-KR2, 50GBASE-CR2,50GAUI-1, 50GAUI-2, 100GBASE-KR1, 100GBASE-CR1, 100GBASE-KR2, 100GBASE-CR2, 100GBASE-KR4, 100GBASE-CR4, 100GAUI-1, 100GAUI-2100GAUI-4, CAUI-2, CAUI-4, 200GBASE-KR2, 200GBASE-CR2, 200GBASE-KR4, 200GBASE-CR4, 200GAUI-2200GAUI-4, 200GAUI-8, 400GBASE-KR4, 400GBASE-CR4, 400GAUI-4, 400GBASE-KR8, 400GBASE-CR8, 400GAUI-8
                            </p>
                        </td>
                        <td width="12%">
                            <ul class="mb-2">
                                <li>BASE-R Firecode</li>
                                <li>Reed Solomon (528, 514)</li>
                                <li>Reed Solomon (544, 514)</li>
                                <li>Ethernet Technology Consortium RS(272, 258)</li>
                            </ul>
                        </td>
                        <td width="14%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                        <td width="13%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                    </tr>
                    <tr>
                        <td width="18%">F-Tile</td>
                        <td width="15%">
                            <p class="mb-2"><a class="b_special_a1" href="">Ethernet Subsystem Intel® FPGA IP User Guide</a></p>
                        </td>
                        <td width="11%">
                            <p class="mb-2">
                                10GBASE-KR,&nbsp;10GBASE-CR, 10GBASE-R, 25GBASE-KR, 25GBASE-CR, 25GBASE-R AUI, 25GBASE-R Consortium Link, 40GBASEKR-4, 40GBASE-CR4, 40GBASE-SR4,&nbsp;50GBASE-KR2,&nbsp;50GBASE-CR2,&nbsp;50GAUI-2,&nbsp;50GAUI-1,&nbsp;100GBASE-KR4 ,&nbsp;100GBASE-CR4,&nbsp;CAUI-4,&nbsp;CAUI-2,&nbsp;CAUI-1,&nbsp;200GAUI-4 ,&nbsp;200GAUI-2 ,&nbsp;200GAUI-8,&nbsp;400GAUI-8,&nbsp;400GAUI-4
                            </p>
                        </td>
                        <td width="12%">
                            <ul class="mb-2">
                                <li>KP-FEC</li>
                                <li>Reed Solomon (544,514)</li>
                                <li>Ethernet Technology Consortium RS(272, 258)</li>
                            </ul>
                        </td>
                        <td width="14%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                        <td width="13%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                    </tr>
                    <tr>
                        <td width="13%"><b>Device Family</b></td>
                        <td width="18%"><b>Tile Type (Intel® Stratix® 10 device only)</b></td>
                        <td width="15%"><b>IP Core</b></td>
                        <td width="11%"><b>Electrical Interface</b></td>
                        <td width="12%"><b>Forward Error Correction</b></td>
                        <td width="14%"><b>1588 Precision Time Protocol</b></td>
                        <td width="13%"><b>Auto Negotiation/ Link Training</b></td>
                    </tr>
                    <tr>
                        <td width="13%" rowspan="10">Intel® Stratix® 10 GX/SX/MX/TX/DX</td>
                        <td width="18%">L-Tile and H-Tile</td>
                        <td width="15%">
                            <p class="mb-0">Triple Speed Ethernet Intel® FPGA IP</p>
                            <p><a class="b_special_a1" href="">View IP core user guide</a></p>
                        </td>
                        <td width="11%">10BASE-T 100BASET 1000BASE-T 1000BASE-X</td>
                        <td width="12%">&nbsp;</td>
                        <td width="14%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                        <td width="13%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                    </tr>
                    <tr>
                        <td width="18%">L-Tile and H-TIle</td>
                        <td width="15%">
                            <p class="mb-0">Low Latency Ethernet 10G MAC Intel FPGA IP</p>
                            <p><a class="b_special_a1" href="">View IP core user guide View design example user guide</a></p>
                        </td>
                        <td width="11%" rowspan="4">10BASE-T 100BASET 1000BASE-T 1000BASE-X 10GBASE-R NBASE-T MGBASE-T</td>
                        <td width="12%" rowspan="4">Firecode FEC</td>
                        <td rowspan="4" width="14%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                        <td rowspan="4" width="13%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                    </tr>
                    <tr>
                        <td width="18%">L-Tile and H-Tile</td>
                        <td width="15%">
                            <p class="mb-0">10GBASE-R Intel FPGA IP</p>
                            <p><a class="b_special_a1" href="">View IP core user guide for L- and H-tile</a></p>
                        </td>
                    </tr>
                    <tr>
                        <td width="18%">L-Tile and H-Tile</td>
                        <td width="15%">
                            <p class="mb-0">10GBASE-KR PHY Intel FPGA IP</p>
                            <p><a class="b_special_a1" href="">View IP core user guide</a></p>
                        </td>
                    </tr>
                    <tr>
                        <td width="18%">L-Tile and H-Tile</td>
                        <td width="15%">
                            <p class="mb-0">1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel FPGA IP</p>
                            <p><a class="b_special_a1" href="">View IP core user guide</a></p>
                        </td>
                    </tr>
                    <tr>
                        <td width="18%">L-Tile and H-Tile</td>
                        <td width="15%">
                            <p class="mb-0">Low Latency 40-Gbps Ethernet Intel FPGA IP</p>
                            <p><a class="b_special_a1" href="">View IP core user guide View design example user guide</a></p>
                        </td>
                        <td width="11%">40G-BASE-R4</td>
                        <td width="12%">Firecode FEC</td>
                        <td width="14%">&nbsp;</td>
                        <td width="13%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                    </tr>
                    <tr>
                        <td width="18%">H-Tile</td>
                        <td width="15%">
                            <p class="mb-0">Intel® FPGA H-Tile Hard IP for Ethernet</p>
                            <p><a class="b_special_a1" href="">View IP core user guide</a></p>
                            <p><a class="b_special_a1" href="">View design example user guide</a></p>
                        </td>
                        <td width="11%">
                            <p class="mb-2">50G-BASE-R2</p>
                            <p class="mb-2">100G-BASE-R4</p>
                        </td>
                        <td width="12%">&nbsp;</td>
                        <td width="14%">&nbsp;</td>
                        <td width="13%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                    </tr>
                    <tr>
                        <td width="18%">L-Tile and H-Tile</td>
                        <td width="15%">
                            <p class="mb-0">25G Ethernet Intel Stratix 10 FPGA IP</p>
                            <p><a class="b_special_a1" href="">View IP core user guide View design example user guide</a></p>
                        </td>
                        <td width="11%">
                            <p class="mb-2">25GBASE-SR</p>
                            <p class="mb-2">10GBASE-R</p>
                        </td>
                        <td width="12%">Reed Solomon (528, 514)</td>
                        <td width="14%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                        <td width="13%">&nbsp;</td>
                    </tr>
                    <tr>
                        <td width="18%">L-Tile and H-Tile</td>
                        <td width="15%">
                            <p class="mb-0">Low Latency 100-Gbps Ethernet Intel FPGA IP</p>
                            <p><a class="b_special_a1" href="">View IP core user guide View design example user guide</a></p>
                        </td>
                        <td width="11%">
                            <p class="mb-2">100G-BASE-R4</p>
                        </td>
                        <td width="12%">Reed Solomon (528, 514)</td>
                        <td width="14%">&nbsp;</td>
                        <td width="13%">&nbsp;</td>
                    </tr>
                    <tr>
                        <td width="18%">E-Tile</td>
                        <td width="15%">
                            <p><a class="b_special_a1" href="">E-Tile Hard IP for Ethernet Intel FPGA IP User Guide</a></p>
                            <p><a class="b_special_a1" href="">E-Tile Hard IP for Ethernet Intel Stratix 10 FPGA IP Design Example User Guide</a></p>
                        </td>
                        <td width="11%">
                            <p class="mb-2">100GBASE-KR4 100GBASE-CR4</p>
                            <p class="mb-2">CAUI-4 CAUI-2</p>
                            <p class="mb-2">25GBASE-KR 25GBASE-CR</p>
                            <p class="mb-2">25GBASE-R AUI</p>
                            <p class="mb-2">25GBASE-R Consortium Link</p>
                            <p class="mb-2">10GBASE-KR 10GBASE-CR</p>
                        </td>
                        <td width="12%">
                            <p class="mb-2">Reed Solomon (528, 514)</p>
                            <p class="mb-2">Reed Solomon (544, 514)</p>
                        </td>
                        <td width="14%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                        <td width="13%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                    </tr>
                    <tr>
                        <td><b>Device Family</b></td>
                        <td colspan="2"><b>IP Core</b></td>
                        <td><b>Electrical Interface</b></td>
                        <td><b>Forward Error Correction</b></td>
                        <td><b>1588 Precision Time Protocol</b></td>
                        <td><b>Auto Negotiation/ Link Training</b></td>
                    </tr>
                    <tr>
                        <td width="13%" rowspan="10">Intel® Arria® 10 GX/GT/SX</td>
                        <td width="33%" colspan="2">
                            <p class="mb-0">Triple Speed Ethernet Intel FPGA IP</p>
                            <p class="mb-2"><a class="b_special_a1" href="">View IP core user guide</a></p>
                        </td>
                        <td width="11%">
                            <p class="mb-2">10BASE-T 100BASET</p>
                            <p class="mb-2">1000BASE-T 1000BASE-X</p>
                        </td>
                        <td width="12%">&nbsp;</td>
                        <td width="14%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                        <td width="13%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                    </tr>
                    <tr>
                        <td width="33%" colspan="2">
                            <p class="mb-0">Low Latency Ethernet 10G MAC Intel FPGA IP</p>
                            <p class="mb-0"><a class="b_special_a1" href="">View IP core user guide</a></p>
                            <p class="mb-2"><a class="b_special_a1" href="">View design example user guide</a></p>
                        </td>
                        <td width="11%" rowspan="4">
                            <p class="mb-2">10BASE-T 100BASET 1000BASE-T 1000BASE-X 10GBASE-R NBASE-T MGBASE-T</p>
                        </td>
                        <td width="12%" rowspan="4">Firecode FEC</td>
                        <td width="14%" rowspan="4">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                        <td width="13%" rowspan="4">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                    </tr>
                    <tr>
                        <td width="33%" colspan="2">
                            <p class="mb-0">10GBASE-R Intel FPGA IP</p>
                            <p class="mb-2"><a class="b_special_a1" href="">View IP core user guide</a></p>
                        </td>
                    </tr>
                    <tr>
                        <td width="33%" colspan="2">
                            <p class="mb-0">XAUI PHY Intel FPGA IP</p>
                            <p class="mb-2"><a class="b_special_a1" href="">View IP core user guide</a></p>
                        </td>
                    </tr>
                    <tr>
                        <td width="33%" colspan="2">
                            <p class="mb-0">1G/10GbE and 10GBASE-KR PHY Intel FPGA IP</p>
                            <p class="mb-2"><a class="b_special_a1" href="">View IP core user guide</a></p>
                        </td>
                    </tr>
                    <tr>
                        <td width="33%" colspan="2">
                            <p class="mb-0">1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel FPGA IP</p>
                            <p class="mb-2"><a class="b_special_a1" href="">View IP core user guide</a></p>
                        </td>
                    </tr>
                    <tr>
                        <td width="33%" colspan="2">
                            <p class="mb-0">Low Latency 40 Gbps Ethernet Intel FPGA IP</p>
                            <p class="mb-0"><a class="b_special_a1" href="">View IP core user guide</a></p>
                            <p class="mb-"><a class="b_special_a1" href="">View design example user guide</a></p>
                        </td>
                        <td width="11%">
                            <p class="mb-2">40G-BASE-R4</p>
                        </td>
                        <td width="12%">Firecode FEC</td>
                        <td width="14%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                        <td width="13%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                    </tr>
                    <tr>
                        <td width="33%" colspan="2">
                            <p class="mb-0">Low Latency 100 Gbps Ethernet Intel FPGA IP</p>
                            <p class="mb-0"><a class="b_special_a1" href="">View IP core user guide</a></p>
                            <p class="mb-2"><a class="b_special_a1" href="">View design example user guide</a></p>
                        </td>
                        <td width="11%">
                            <p class="mb-2">100G-BASE-R10 100G-BASE-R4</p>
                        </td>
                        <td width="12%">Reed Solomon (528, 514)</td>
                        <td width="14%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                        <td width="13%">&nbsp;</td>
                    </tr>
                    <tr>
                        <td width="33%" colspan="2">
                            <p class="mb-0">25 Gbps Ethernet Intel FPGA IP</p>
                            <p class="mb-0"><a class="b_special_a1" href="">View IP core user guide</a></p>
                            <p class="mb-2"><a class="b_special_a1" href="">View design example user guide</a></p>
                        </td>
                        <td width="11%">
                            <p class="mb-2">25G-BASE-R1</p>
                        </td>
                        <td width="12%">Reed Solomon (528, 514)</td>
                        <td width="14%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                        <td width="13%">&nbsp;</td>
                    </tr>
                    <tr>
                        <td width="33%" colspan="2">
                            <p class="mb-0">50 Gbps Ethernet Intel FPGA IP</p>
                            <p class="mb-0"><a class="b_special_a1" href="">View IP core user guide</a></p>
                            <p class="mb-2"><a class="b_special_a1" href="">View design example user guide</a></p>
                        </td>
                        <td width="11%">
                            <p class="mb-2">50G-BASE-R2</p>
                        </td>
                        <td width="12%">&nbsp;</td>
                        <td width="14%">&nbsp;</td>
                        <td width="13%">&nbsp;</td>
                    </tr>
                    <tr>
                        <td><b>Device Family</b></td>
                        <td><b>IP Core</b></td>
                        <td><b>Electrical Interface</b></td>
                        <td><b>Forward Error Correction</b></td>
                        <td><b>1588 Precision Time Protocol</b></td>
                        <td><b>Auto Negotiation/ Link Training</b></td>
                    </tr>
                    <tr>
                        <td width="13%" rowspan="2">Intel® Cyclone® 10 LP/GX</td>
                        <td width="33%" colspan="2">
                            <p class="mb-0">Triple Speed Ethernet Intel FPGA IP</p>
                            <p class="mb-1"><a class="b_special_a1" href="">View IP core user guide</a></p>
                        </td>
                        <td width="11%">
                            <p class="mb-2">10BASE-T 100BASET</p>
                            <p class="mb-2">1000BASE-T 1000BASE-X</p>
                        </td>
                        <td width="12%">&nbsp;</td>
                        <td width="14%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                        <td width="13%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                    <tr>
                        <td width="33%" colspan="2">
                            <p class="mb-2">Low Latency Ethernet 10G MAC Intel FPGA IP</p>
                            <p class="mb-2">(Intel Cyclone® 10 GX only)</p>
                            <p class="mb-2"><a class="b_special_a1" href="">View IP core user guide</a></p>
                        </td>
                        <td width="11%">
                            <p class="mb-2">10GBASE-R</p>
                        </td>
                        <td width="12%">&nbsp;</td>
                        <td width="14%">
                            <p class="mb-2" style="text-align: center;">✓</p>
                        </td>
                        <td width="13%">&nbsp;</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- How Do ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-0">Please refer to the respective user guides to understand and find out whether the various features listed in the table above are mutually exclusive. For example: Intel FPGA IP for Low Latency 100 Gbps Ethernet (for Intel Arria 10 devices) does not allow you to enable the RS-FEC and 1588 PTP simultaneously.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- 2. Design ------------------------->
    <section id="ds_product">
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-0">2. Design Flow and IP Integration</h3>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Where Can ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 style="font-weight: 350;" class="mb-4">Where Can I Find Information on IP Integration?</h4>
                <p class="mb-2">Refer to the Getting Started section of your chosen IP core user guide. You can also refer to the following documents for details:</p>
                <p class="mb-2"><b>Intel Arria 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">AN 735: Intel® FPGA Low Latency Ethernet 10G MAC IP Core Migration Guidelines</a></li>
                    <li><a class="b_special_a1" href="">AN 795: Implementing Guidelines for 10G Ethernet Subsystem Using Low Latency 10G MAC IP Core in Arria® 10 Devices
                    </a></li>
                    <li><a class="b_special_a1" href="">AN 808: Migrating Guidelines from Intel Arria® 10 to Intel Stratix® 10 for 10G Ethernet Subsystem</a></li>
                </ul>
                <p class="mb-2"><b>Intel Stratix 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">AN 778: Intel Stratix 10 Transceiver Usage</a></li>
                </ul>
                <p class="mb-2"><b>Intel Agilex Devices</b></p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Intel Agilex® 7 F-Series and I-Series General-Purpose I/O User Guide</a></li>
                    <li><a class="b_special_a1" href="">Intel Agilex® 7 Configuration User Guide</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Which Ethernet ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 style="font-weight: 350;" class="mb-4">Which Ethernet IP Core Should I Use?</h4>
                <p class="mb-2"><b>Intel® FPGA IP for Ethernet</b></p>
                <p class="mb-2">The Intel FPGA IP for Ethernet portfolio contains various IP types to support data rates from 10 Mbps to 100 Gbps. Ethernet IP solutions encompass the Media Access Controller and PHY IP core, which includes both the physical medium attachment (PMA) and physical coding sublayer (PCS). For more information, refer to the following user guides:</p>
                <p class="mb-2"><b>Intel Agilex Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel® E-Tile Hard IP for Ethernet Intel FPGA IP User Guide</a></li>
                    <li><a class="b_special_a1" href="">Intel E-Tile Transceiver PHY User Guide</a></li>
                    <li><a class="b_special_a1" href="">Intel E-Tile Channel Placement Tool</a></li>
                    <li><a class="b_special_a1" href="">Intel Agilex® 7 Device Data Sheet</a></li>
                </ul>
                <p class="mb-2"><b>Intel Stratix 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel FPGA Triple Speed Ethernet IP Core User Guide</a></li>
                    <li><a class="b_special_a1" href="">Intel FPGA Low Latency Ethernet 10G MAC IP Core User Guide</a></li>
                    <li><a class="b_special_a1" href="">Intel Stratix 10 1G/2.5G/5G/10G Multi-rate Ethernet PHY IP Core User Guide</a></li>
                    <li><a class="b_special_a1" href="">Intel Stratix 10 10GBASE-KR PHY IP Core User Guide</a></li>
                    <li><a class="b_special_a1" href="">Intel Stratix 10 Low Latency 40-Gbps Ethernet IP Core User Guide</a></li>
                    <li><a class="b_special_a1" href="">Intel Stratix 10 Low Latency 100-Gbps Ethernet IP Core User Guide</a></li>
                    <li><a class="b_special_a1" href="">Intel Stratix 10 E-Tile Hard IP for Ethernet Intel FPGA IP User Guide</a></li>
                    <li><a class="b_special_a1" href="">Intel Stratix 10 E-Tile Transceiver PHY User Guide</a></li>
                    <li><a class="b_special_a1" href="">Intel Stratix 10 H-Tile Hard IP for Ethernet Intel FPGA IP User Guide</a></li>
                    <li><a class="b_special_a1" href="">Intel Stratix 10 L- and H-Tile Transceiver PHY User Guide</a></li>
                    <li><a class="b_special_a1" href="">Intel Stratix 10 Device Datasheet</a></li>
                    <li><a class="b_special_a1" href="">Intel E-Tile Channel Placement Tool</a></li>
                </ul>
                <p class="mb-2"><b>Intel Arria 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel FPGA Triple Speed Ethernet IP Core User Guide</a></li>
                    <li><a class="b_special_a1" href="">Intel FPGA Low Latency Ethernet 10G MAC IP Core User Guide</a></li>
                    <li><a class="b_special_a1" href="">25 Gbps Ethernet IP Core User Guide</a></li>
                    <li><a class="b_special_a1" href="">50 Gbps Ethernet IP Core User Guide</a></li>
                    <li><a class="b_special_a1" href="">Low Latency 40 Gbps Ethernet IP Core User Guide</a></li>
                    <li><a class="b_special_a1" href="">Low Latency 100 Gbps Ethernet IP Core User Guide</a></li>
                    <li><a class="b_special_a1" href="">Low Latency 40- and 100-Gbps Ethernet MAC and PHY MegaCore Function User Guide</a></li>
                </ul>
                <p class="mb-2"><b>Intel Cyclone 10 Devices</b></p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Intel FPGA Triple Speed Ethernet IP Core User Guide</a></li>
                    <li><a class="b_special_a1" href="">Intel FPGA Low Latency Ethernet 10G MAC IP Core User Guide</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- 3. Board ------------------------->
    <section id="ds_get_started">
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-0">3. Board Design and Power Management</h3>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Pin Connection ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 style="font-weight: 350;" class="mb-4">Pin Connection Guidelines</h4>
                <p class="mb-2"><b>Intel Cyclone 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Cyclone 10 GX Device Family Pin Connection Guidelines</a></li>
                </ul>
                <p class="mb-2"><b>Intel Arria 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Arria 10 GX, GT, and SX Device Family Pin Connection Guidelines</a></li>
                </ul>
                <p class="mb-2"><b>Intel Stratix 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Stratix 10 GX, MX, TX, DX, and SX Device Family Pin Connection Guidelines</a></li>
                </ul>
                <p class="mb-2"><b>Intel Agilex Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Agilex® 7 Device Family Pin Connection Guidelines</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Schematic Review ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 style="font-weight: 350;" class="mb-4">Schematic Review</h4>
                <p class="mb-2"><b>Intel Cyclone 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Cyclone 10 GX Schematic Review Worksheet</a></li>
                </ul>
                <p class="mb-2"><b>Intel Arria 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Arria 10 GX, GT, and SX Schematic Review Worksheet</a></li>
                </ul>
                <p class="mb-2"><b>Intel Stratix 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Stratix 10 GX, MX, TX and SX Schematic Review Worksheet</a></li>
                </ul>
                <p class="mb-2"><b>Intel Agilex Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Agilex Device Schematic Review Worksheet</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Board Design ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 style="font-weight: 350;" class="mb-4">Board Design Guidelinesw</h4>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Board Layout Test</a></li>
                    <li><a class="b_special_a1" href="">AN 114: Board Design Guidelines for Intel® Programmable Device Packages</a></li>
                    <li><a class="b_special_a1" href="">AN 766: Intel Stratix 10 Devices, High-Speed Signal Interface Layout Design Guideline</a></li>
                    <li><a class="b_special_a1" href="">AN 613: PCB Stackup Design Considerations for Intel FPGAs</a></li>
                    <li><a class="b_special_a1" href="">AN 875: Intel Stratix 10 E-Tile PCB Design Guidelines</a></li>
                    <li><a class="b_special_a1" href="">AN 886: Intel Agilex® 7 Device Design Guidelines</a></li>
                    <li><a class="b_special_a1" href="">Intel Agilex® 7 Power Management User Guide</a></li>
                    <li><a class="b_special_a1" href="">Intel Agilex® 7 Device Family High-Speed Serial Interface Signal Integrity Design Guidelines</a></li>
                    <li><a class="b_special_a1" href="">AN 910: Intel Agilex® 7 Power Distribution Network Design Guidelines</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Early Power ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 style="font-weight: 350;" class="mb-4">Early Power Estimator</h4>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Early Power Estimator (EPE) and Power Analyzer</a></li>
                    <li><a class="b_special_a1" href="">AN 750: Using the Intel FPGA PDN Tool to Optimize Your Power Delivery Network Design</a></li>
                    <li><a class="b_special_a1" href="">Device-Specific Power Deliver Network (PDN) Tool 2.0 User Guide</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Thermal Power ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 style="font-weight: 350;" class="mb-4">Thermal Power Guidelines</h4>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">AN 787: Intel Stratix 10 Thermal Modeling and Management</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Power Sequencing ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 style="font-weight: 350;" class="mb-4">Power Sequencing Guidelines</h4>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">AN 692: Power Sequencing Considerations for Intel® Cyclone® 10 GX, Intel® Arria® 10, Intel® Stratix® 10, and Intel Agilex® 7 Devices</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- 4. Design ------------------------->
    <section id="ds_simulation">
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-0">4. Design Examples and Reference Designs</h3>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Intel Arria ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-4">4. Design Examples and Reference Designs</h3>
                <p class="mb-2"><b>Intel Arria 10 Devices</b></p>
                <ul class="mb-2">
                    <li>Triple-Speed Ethernet</li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">AN647: Single-Port Triple Speed Ethernet and On-Board PHY Chip Reference Design</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">AN-744: Scalable Triple Speed Ethernet Reference Design for Intel Arria 10 Devices</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel Arria 10 Triple Speed Ethernet and Native PHY Design Example</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel Arria 10 Triple Speed Ethernet with IEEE 1588v2 and Native PHY Design Example</a></li>
                    <li>10G Ethernet</li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">AN 699: Using the Intel® FPGA Ethernet Design Toolkit</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">AN794: Intel Arria 10 Low Latency Ethernet 10G MAC and XAUI PHY Reference Design</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">AN 701: Scalable Low Latency Ethernet 10G MAC using Intel Arria 10 1G/10G PHY</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">AN 838: Interoperability between Intel Arria 10 NBASE-T Ethernet Solution with Aquantia Ethernet PHY Reference Design</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel Arria 10 SoC Scalable Multi-speed 10M-10G Ethernet Design Example</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel Arria 10 Scalable 10G Ethernet MAC + Native PHY with IEEE 1588v2 Design Example</a></li>
                </ul>
                <p class="mb-2"><b>Intel Stratix 10 Devices</b></p>
                <ul class="mb-2">
                    <li>Triple-Speed Ethernet</li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">AN830: Intel FPGA Triple Speed Ethernet and On Board PHY Chip Reference Design</a></li>
                    <li>1G/2.5G Ethernet</li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">1G/2.5G Ethernet Design Example for Intel Stratix 10</a></li>
                    <li>10G Ethernet</li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel FPGA IP for Low Latency Ethernet 10G MAC design example user guide</a></li>
                    <li>40G Ethernet</li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel FPGA IP for Low Latency 40-Gbps Ethernet design example user guide</a></li>
                    <li>Intel FPGA H-Tile Hard IP for Ethernet</li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Design example user guide</a></li>
                    <li>100G Ethernet</li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel FPGA IP for Low Latency 100-Gbps Ethernet design example user guide</a></li>
                    <li>E-Tile Hard IP for Ethernet Intel Stratix 10</li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">FPGA IP Design Example User Guide</a></li>
                </ul>
                <p class="mb-2"><b>Intel Agilex 7 Devices</b></p>
                <ul class="mb-2">
                    <li>E-Tile Hard IP for Ethernet Intel Agilex Devices</li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">FPGA IP Design Example User Guide</a></li>
                    <li>Triple-Speed Ethernet IP</li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">F-Tile Triple-Speed Ethernet Intel® FPGA IP Design Example User Guide</a></li>
                    <li>10G Ethernet IP</li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP Design Example User Guide</a></li>
                    <li>25G Ethernet IP</li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">F-Tile 25G Ethernet Intel® FPGA IP Design Example User Guide</a></li>
                    <li>F-Tile Ethernet Hard IP</li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">F-Tile Ethernet Intel® FPGA Hard IP Design Example User Guide</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">F-Tile Dynamic Reconfiguration Design Example User Guide</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Additional Resources ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-4">Additional Resources</h3>
                <ul>
                    <li><a class="b_special_a1" href="">Timing closure Guidelines</a></li>
                    <li><a class="b_special_a1" href="">Partial Reconfiguration</a></li>
                    <li><a class="b_special_a1" href="">Remote System Update</a></li>
                    <li><a class="b_special_a1" href="">Remote System Debug</a></li>
                    <li><a class="b_special_a1" href="">Intel FPGA Wiki</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- 5. Debug ------------------------->
    <section id="ds_board">
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-0">5. Debug</h3>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Tools ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-4">Tools</h3>
                <p class="mb-2"><b>Intel Stratix 10 Device Ethernet Link Inspector</b></p>
                <p class="mb-2">Ethernet Link Inspector consists of two sub-tools:</p>
                <ol>
                    <li>Link Monitor - Allows you to continuously monitor health of Ethernet link(s) between Intel Stratix 10 device and the link partner. Some of the key features you can monitor are: Link status summary (CDR lock, RX recovered frequency, lane alignment lock etc..) MAC packet statistics, FEC statistics etc.</li>
                    <li> Link Analysis - Allows you to have transparency into the link bring up sequence (like Auto-negotiation, Link Training etc.) or any other event captured in the Signal Tap Logic Analyzer file. Configure & capture the Signal Tap Logic Analyzer file for given event and then use Link Analysis to import the captured event & study Intel Stratix 10 behavior during that event duration.</li>
                </ol>
                <p class="mb-2">To access Ethernet Link Inspector for a specific Intel® Quartus® software version, please refer to the table below.</p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">For IP and Device support use model, refer to section ‘1.2 Supported IP Cores and Devices’ in the relevant Ethernet Link Inspector user guide.</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------------------- Tool table ----------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Tool Files</p>
                        </th>
                        <th>
                            <p class="mb-2">Intel Quartus Software Version</p>
                        </th>
                        <th>
                            <p class="mb-2">User Guide</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td>
                            <a class="b_special_a1" href="">Intel Stratix 10 Ethernet Link Inspector STP Package for Intel Quartus Prime 19.1 Pro (this tool is integrated into Quartus 19.1+)</a>
                        </td>
                        <td>Intel Quartus software 19.1 and above (L, H, and E-Tiles)</td>
                        <td>
                            <a class="b_special_a1" href="">Ethernet Link Inspector User Guide for Intel® Stratix® 10 Devices</a>
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <a class="b_special_a1" href="">Ethernet Link Inspector Package v4.1</a>
                        </td>
                        <td>Intel Quartus software 18.0 to 18.1.2 (L, H, and E-Tiles)</td>
                        <td>
                            <a class="b_special_a1" href="">Ethernet Link Inspector User Guide Archives for Ethernet Link Inspector Packages v4.1 and v1.1</a>
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <a class="b_special_a1" href="">Ethernet Link Inspector Package v1.1</a>
                        </td>
                        <td>Intel Quartus software 17.1 and earlier (L and H-Tiles)</td>
                        <td>
                            <a class="b_special_a1" href="">Ethernet Link Inspector User Guide Archives for Ethernet Link Inspector Packages v4.1 and v1.1</a>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Tools ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-4">Intellectual Property (IP) Core Release Notes</h3>
                <p class="mb-2"><b>Intel Cyclone 10 Devices</b></p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Intel FPGA Triple Speed Ethernet IP Core Release Notes</a></li>
                    <li><a class="b_special_a1" href="">Intel FPGA Low Latency Ethernet 10G MAC IP Core Release Notes</a></li>
                </ul>
                <p class="mb-2"><b>Intel Arria 10 Devices</b></p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Intel FPGA Triple Speed Ethernet IP Core Release Notes</a></li>
                    <li><a class="b_special_a1" href="">Intel FPGA Low Latency Ethernet 10G MAC IP Core Release Notes</a></li>
                    <li><a class="b_special_a1" href="">1G/10G and Backplane Ethernet 10GBASE-KR PHY Release Notes</a></li>
                    <li><a class="b_special_a1" href="">1G/2.5G/5G/10G Multi-rate Ethernet PHY IP Core Release Notes</a></li>
                    <li><a class="b_special_a1" href="">25G Ethernet IP Core Release Notes</a></li>
                    <li><a class="b_special_a1" href="">Low Latency 40Gbps Ethernet IP Core Release Notes</a></li>
                    <li><a class="b_special_a1" href="">Low Latency 100-Gbps Ethernet IP Core Release Notes</a></li>
                </ul>
                <p class="mb-2"><b>Intel Stratix 10 Devices</b></p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Intel FPGA Triple Speed Ethernet IP Core Release Notes</a></li>
                    <li><a class="b_special_a1" href="">Intel FPGA Low Latency Ethernet 10G MAC IP Core Release Notes</a></li>
                    <li><a class="b_special_a1" href="">Intel Stratix 10 10GBASE-KR PHY Release Notes</a></li>
                    <li><a class="b_special_a1" href="">Intel Stratix 10 H-Tile Hard IP for Ethernet IP Core Release Notes</a></li>
                    <li><a class="b_special_a1" href="">Intel Stratix 10 Low Latency 40-Gbps Ethernet IP Core Release Notes</a></li>
                    <li><a class="b_special_a1" href="">Intel Stratix 10 Low Latency 100-Gbps Ethernet IP Core Release Notes</a></li>
                    <li><a class="b_special_a1" href="">Intel Stratix 10 E-Tile Hard IP for Ethernet Intel FPGA IP Release Notes</a></li>
                </ul>
                <p class="mb-2"><b>Intel Agilex Devices</b></p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">E-Tile Hard IP for Ethernet Release Notes</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------------- Fault Tree ------------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-4">Fault Tree Analysis Guides</h3>
                <p class="mb-2"><b>Intel Cyclone 10 Devices</b></p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Fault Tree Analysis Guide for Low Latency 10G MAC Data Corruption Issue</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------------- Knowledge ------------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-4">Knowledge Base Solutions</h3>
                <p class="mb-2"><b>Intel Cyclone 10 Devices</b></p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Search the Knowledge Base (Intel FPGA IP for Triple Speed Ethernet)</a></li>
                    <li><a class="b_special_a1" href="">Search the Knowledge Base (Intel FPGA IP for Low Latency Ethernet 10G MAC)</a></li>
                </ul>
                <p class="mb-2"><b></b></p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Search the Knowledge Base (Intel FPGA IP for Triple-Speed Ethernet)</a></li>
                    <li><a class="b_special_a1" href="">Search the Knowledge Base (Intel FPGA IP for Low Latency Ethernet 10G MAC)</a></li>
                    <li><a class="b_special_a1" href="">Search the Knowledge Base (Intel FPGA IP for 1G/10G and Backplane Ethernet 10GBASE-KR PHY)</a></li>
                    <li><a class="b_special_a1" href="">Search the Knowledge Base (Intel FPGA IP for 1G/2.5G/5G/10G Ethernet Multi-rate PHY)</a></li>
                    <li><a class="b_special_a1" href="">Search the Knowledge Base (Intel FPGA IP for 25G Ethernet)</a></li>
                    <li><a class="b_special_a1" href="">Search the Knowledge Base (Intel FPGA IP for Low Latency 40 Gbps Ethernet)</a></li>
                    <li><a class="b_special_a1" href="">Search the Knowledge Base (Intel FPGA IP for Low Latency 100 Gbps Ethernet)</a></li>
                </ul>
                <p class="mb-2"><b></b></p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Search the Knowledge Base (Intel FPGA IP for Triple Speed Ethernet)</a></li>
                    <li><a class="b_special_a1" href="">Search the Knowledge Base (Intel FPGA IP for Low Latency Ethernet 10G MAC)</a></li>
                    <li><a class="b_special_a1" href="">Search the Knowledge Base (Intel FPGA IP for 1G/2.5G/5G/10G Ethernet Multi-rate PHY)</a></li>
                    <li><a class="b_special_a1" href="">Search the Knowledge Base (Intel FPGA IP for 25G Ethernet)</a></li>
                    <li><a class="b_special_a1" href="">Search the Knowledge Base (Intel FPGA IP for Low Latency 40 Gbps Ethernet)</a></li>
                    <li><a class="b_special_a1" href="">Search the Knowledge Base (Intel FPGA IP for Low Latency 100 Gbps Ethernet)</a></li>
                </ul>
                <p class="mb-2"><b></b></p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Search the Knowledge Base (Intel FPGA IP for Intel Agilex® FPGAs and SoC FPGAs)</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------------- Knowledge ------------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-4">Intel® FPGA Technical Training</h3>
                <ul>
                    <li><a class="b_special_a1" href="">Technical Training Catalog</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- 6. Training ------------------------->
    <section id="ds_debug">
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-0">6. Training Courses and Videos</h3>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Intel® FPGA ------------------------->
    <section>
        <div class="container">
            <div class="row">
                <div class="col-md-8">
                    <h3 style="font-weight: 350;" class="mb-4">Intel® FPGA Quick Videos</h3>
                </div>
                <div class="col-md-4">
                    <a style="float: right;" class="mv_coman_btn" href="">Additional Quick Videos</a>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
     
    <!------------------------------------- Tool table ----------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Topic</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td>
                            <a class="b_special_a1" href="">How Intel FPGA 1588 System Solution Work in Different Clock Mode</a>
                        </td>
                        <td>Learn about Intel's new 1588 system-level reference design using both the Intel FPGA IP for 10G Ethernet MAC with 10G BaseR PHY and software, which includes the PTP stack LinuxPTPv1.5, a preloader, a 10 Gbps Ethernet MAC driver, and a PTP driver.</td>
                    </tr>
                    <tr>
                        <td>
                            <a class="b_special_a1" href="">Debug Techniques for an Intel FPGA Nios® II Ethernet Design - Part 1</a>
                        </td>
                        <td>Learn about debugging techniques for Ethernet or Nios II processor designs.</td>
                    </tr>
                    <tr>
                        <td>
                            <a class="b_special_a1" href="">Debug Techniques for an Intel FPGA Nios II Ethernet Design - Part 2</a>
                        </td>
                        <td>Learn about debugging techniques for Ethernet or Nios II processor designs.</td>
                    </tr>
                    <tr>
                        <td>
                            <a class="b_special_a1" href="">How to Debug Intel FPGA Triple Speed Ethernet Auto Negotiation Issue</a>
                        </td>
                        <td>Learn how to use auto negotiation for synchronizing Ethernet peripherals.</td>
                    </tr>
                    <tr>
                        <td>
                            <a class="b_special_a1" href="">How to Debug TSE Auto-Negotiation Issue</a>
                        </td>
                        <td>Learn how to debug triple-speed Ethernet link synchronization issues.</td>
                    </tr>
                    <tr>
                        <td>
                            <a class="b_special_a1" href="">How to Migrate Intel FPGA Triple Speed Ethernet to Arria 10 Devices in Quartus® Software</a>
                        </td>
                        <td>Learn how to migrate IP cores to the Intel Arria 10 FPGA family using the Intel FPGA IP for Triple-Speed Ethernet as an example.</td>
                    </tr>
                    <tr>
                        <td>
                            <a class="b_special_a1" href="">Migration from legacy 10G Ethernet MAC IP to the new low latency 10G Ethernet MAC IP</a>
                        </td>
                        <td>Learn about the Intel FPGA IP for Low Latency 10G Ethernet MAC and how to migrate from the legacy Intel FPGA IP for 10G Ethernet MAC.</td>
                    </tr>
                    <tr>
                        <td>
                            <a class="b_special_a1" href="">Networking Features Under UEFI Shell</a>
                        </td>
                        <td>Learn how to use the Ethernet features under the UEFI Shell after booting to the DXE phase.</td>
                    </tr>
                    <tr>
                        <td>
                            <a class="b_special_a1" href="">Scalable 10G MAC + 1G/10G PHY with 1588 Design Example Hardware Demo</a>
                        </td>
                        <td>Watch a demonstration on the Intel FPGA IP for 10G Ethernet MAC and the Intel® FPGA IP for 1G/10G PHY with the IEEE 1588 feature. Learn how to perform the design hardware test and how to modify the hardware tcl script to specify the purpose of the test.</td>
                    </tr>
                    <tr>
                        <td>
                            <a class="b_special_a1" href="">Intel 2.5G Ethernet IP</a>
                        </td>
                        <td>Watch the 2.5G Ethernet IP Chalk Talk video.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!--------------------------------- Still Have Questions ----------------------------->
    <section>
        <div style="padding-bottom: 2.5rem; padding-top: 2.5rem; text-align: center;">
            <div class="container">
                <div class="d-flex justify-content-center align-items-center">
                    <div>
                        <img style="height: 40px; width: 40px; margin-right: 20px;" src="/img/mv_image/icon-why-choose-desktop-rwd.png.rendition.intel.web.64.64.png" alt="">
                    </div>
                    <div>
                        <h2 style="font-weight: 350;"> Still Have Questions?</h2>
                    </div>
                </div>
                <p>Get answers for the most common design issues.</p>
                <a class="mv_coman_btn" href="">Search the Knowledge Base</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!---------------------------- Other Technologies ------------------------------>
    <section>
        <div class="mv_coman_padd">
            <div class="container">
                <h2 style="font-weight: 350;">Other Technologies</h2>
                <div class="row">
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <p class="mb-2"><a class="b_special_a1" href="">External Memory Interfaces IP</a></p>
                        <p class="mb-2"><a class="b_special_a1" href="">Ethernet IP</a></p>
                        <p class="mb-2"><a class="b_special_a1" href="">Intel FPGA SDK for OpenCL™</a></p>
                        <p class="mb-2"><a class="b_special_a1" href="">Device Configuration</a></p>
                    </div>
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <p class="mb-2"><a class="b_special_a1" href="">Transceiver PHY IP</a></p>
                        <p class="mb-2"><a class="b_special_a1" href="">JESD204B IP</a></p>
                        <p class="mb-2"><a class="b_special_a1" href="">Intel Quartus Prime Design Software</a></p>
                        <p class="mb-2"><a class="b_special_a1" href="">Power Solutions</a></p>
                    </div>
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <p class="mb-2"><a class="b_special_a1" href="">PCI Express* IP</a></p>
                        <p class="mb-2"><a class="b_special_a1" href="">DisplayPort IP</a></p>
                        <p class="mb-2"><a class="b_special_a1" href="">OpenCL™ - BSP</a></p>
                        <p class="mb-2"><a class="b_special_a1" href="">Signal Integrity and Power Integrity</a></p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- PCI -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/diagram-ethernet-support-flow.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ------------------------------------------------------------------------- -->

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>