{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 14 11:49:57 2019 " "Info: Processing started: Sat Dec 14 11:49:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Dooz -c Dooz " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Dooz -c Dooz" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Dooz.v" "" { Text "J:/fpga/dooz/Dooz.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "dotmat:blok\|Q\[13\] " "Info: Detected ripple clock \"dotmat:blok\|Q\[13\]\" as buffer" {  } { { "dotmat.v" "" { Text "J:/fpga/dooz/dotmat.v" 36 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dotmat:blok\|Q\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ControlUnit2:cu\|mat\[55\] register ControlUnit2:cu\|mat\[18\] 67.32 MHz 14.855 ns Internal " "Info: Clock \"clk\" has Internal fmax of 67.32 MHz between source register \"ControlUnit2:cu\|mat\[55\]\" and destination register \"ControlUnit2:cu\|mat\[18\]\" (period= 14.855 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.146 ns + Longest register register " "Info: + Longest register to register delay is 14.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlUnit2:cu\|mat\[55\] 1 REG LC_X3_Y3_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N9; Fanout = 4; REG Node = 'ControlUnit2:cu\|mat\[55\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit2:cu|mat[55] } "NODE_NAME" } } { "ControlUnit2.v" "" { Text "J:/fpga/dooz/ControlUnit2.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.727 ns) + CELL(0.740 ns) 3.467 ns ControlUnit2:cu\|winner~98 2 COMB LC_X5_Y1_N6 1 " "Info: 2: + IC(2.727 ns) + CELL(0.740 ns) = 3.467 ns; Loc. = LC_X5_Y1_N6; Fanout = 1; COMB Node = 'ControlUnit2:cu\|winner~98'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.467 ns" { ControlUnit2:cu|mat[55] ControlUnit2:cu|winner~98 } "NODE_NAME" } } { "ControlUnit2.v" "" { Text "J:/fpga/dooz/ControlUnit2.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.914 ns) 5.086 ns ControlUnit2:cu\|winner\[1\]~100 3 COMB LC_X5_Y1_N2 1 " "Info: 3: + IC(0.705 ns) + CELL(0.914 ns) = 5.086 ns; Loc. = LC_X5_Y1_N2; Fanout = 1; COMB Node = 'ControlUnit2:cu\|winner\[1\]~100'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { ControlUnit2:cu|winner~98 ControlUnit2:cu|winner[1]~100 } "NODE_NAME" } } { "ControlUnit2.v" "" { Text "J:/fpga/dooz/ControlUnit2.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.928 ns) + CELL(0.200 ns) 7.214 ns ControlUnit2:cu\|winner\[1\]~103 4 COMB LC_X6_Y3_N6 7 " "Info: 4: + IC(1.928 ns) + CELL(0.200 ns) = 7.214 ns; Loc. = LC_X6_Y3_N6; Fanout = 7; COMB Node = 'ControlUnit2:cu\|winner\[1\]~103'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { ControlUnit2:cu|winner[1]~100 ControlUnit2:cu|winner[1]~103 } "NODE_NAME" } } { "ControlUnit2.v" "" { Text "J:/fpga/dooz/ControlUnit2.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.511 ns) 8.496 ns ControlUnit2:cu\|Decoder0~5 5 COMB LC_X6_Y3_N1 7 " "Info: 5: + IC(0.771 ns) + CELL(0.511 ns) = 8.496 ns; Loc. = LC_X6_Y3_N1; Fanout = 7; COMB Node = 'ControlUnit2:cu\|Decoder0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { ControlUnit2:cu|winner[1]~103 ControlUnit2:cu|Decoder0~5 } "NODE_NAME" } } { "ControlUnit2.v" "" { Text "J:/fpga/dooz/ControlUnit2.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 9.001 ns ControlUnit2:cu\|Decoder0~35 6 COMB LC_X6_Y3_N2 3 " "Info: 6: + IC(0.305 ns) + CELL(0.200 ns) = 9.001 ns; Loc. = LC_X6_Y3_N2; Fanout = 3; COMB Node = 'ControlUnit2:cu\|Decoder0~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { ControlUnit2:cu|Decoder0~5 ControlUnit2:cu|Decoder0~35 } "NODE_NAME" } } { "ControlUnit2.v" "" { Text "J:/fpga/dooz/ControlUnit2.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.200 ns) 11.081 ns ControlUnit2:cu\|Decoder0~16 7 COMB LC_X6_Y1_N4 2 " "Info: 7: + IC(1.880 ns) + CELL(0.200 ns) = 11.081 ns; Loc. = LC_X6_Y1_N4; Fanout = 2; COMB Node = 'ControlUnit2:cu\|Decoder0~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { ControlUnit2:cu|Decoder0~35 ControlUnit2:cu|Decoder0~16 } "NODE_NAME" } } { "ControlUnit2.v" "" { Text "J:/fpga/dooz/ControlUnit2.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.822 ns) + CELL(1.243 ns) 14.146 ns ControlUnit2:cu\|mat\[18\] 8 REG LC_X5_Y2_N1 4 " "Info: 8: + IC(1.822 ns) + CELL(1.243 ns) = 14.146 ns; Loc. = LC_X5_Y2_N1; Fanout = 4; REG Node = 'ControlUnit2:cu\|mat\[18\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.065 ns" { ControlUnit2:cu|Decoder0~16 ControlUnit2:cu|mat[18] } "NODE_NAME" } } { "ControlUnit2.v" "" { Text "J:/fpga/dooz/ControlUnit2.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.008 ns ( 28.33 % ) " "Info: Total cell delay = 4.008 ns ( 28.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.138 ns ( 71.67 % ) " "Info: Total interconnect delay = 10.138 ns ( 71.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.146 ns" { ControlUnit2:cu|mat[55] ControlUnit2:cu|winner~98 ControlUnit2:cu|winner[1]~100 ControlUnit2:cu|winner[1]~103 ControlUnit2:cu|Decoder0~5 ControlUnit2:cu|Decoder0~35 ControlUnit2:cu|Decoder0~16 ControlUnit2:cu|mat[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.146 ns" { ControlUnit2:cu|mat[55] {} ControlUnit2:cu|winner~98 {} ControlUnit2:cu|winner[1]~100 {} ControlUnit2:cu|winner[1]~103 {} ControlUnit2:cu|Decoder0~5 {} ControlUnit2:cu|Decoder0~35 {} ControlUnit2:cu|Decoder0~16 {} ControlUnit2:cu|mat[18] {} } { 0.000ns 2.727ns 0.705ns 1.928ns 0.771ns 0.305ns 1.880ns 1.822ns } { 0.000ns 0.740ns 0.914ns 0.200ns 0.511ns 0.200ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 100 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Dooz.v" "" { Text "J:/fpga/dooz/Dooz.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ControlUnit2:cu\|mat\[18\] 2 REG LC_X5_Y2_N1 4 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y2_N1; Fanout = 4; REG Node = 'ControlUnit2:cu\|mat\[18\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ControlUnit2:cu|mat[18] } "NODE_NAME" } } { "ControlUnit2.v" "" { Text "J:/fpga/dooz/ControlUnit2.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ControlUnit2:cu|mat[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ControlUnit2:cu|mat[18] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 100 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Dooz.v" "" { Text "J:/fpga/dooz/Dooz.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ControlUnit2:cu\|mat\[55\] 2 REG LC_X3_Y3_N9 4 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X3_Y3_N9; Fanout = 4; REG Node = 'ControlUnit2:cu\|mat\[55\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ControlUnit2:cu|mat[55] } "NODE_NAME" } } { "ControlUnit2.v" "" { Text "J:/fpga/dooz/ControlUnit2.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ControlUnit2:cu|mat[55] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ControlUnit2:cu|mat[55] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ControlUnit2:cu|mat[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ControlUnit2:cu|mat[18] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ControlUnit2:cu|mat[55] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ControlUnit2:cu|mat[55] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "ControlUnit2.v" "" { Text "J:/fpga/dooz/ControlUnit2.v" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "ControlUnit2.v" "" { Text "J:/fpga/dooz/ControlUnit2.v" 62 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.146 ns" { ControlUnit2:cu|mat[55] ControlUnit2:cu|winner~98 ControlUnit2:cu|winner[1]~100 ControlUnit2:cu|winner[1]~103 ControlUnit2:cu|Decoder0~5 ControlUnit2:cu|Decoder0~35 ControlUnit2:cu|Decoder0~16 ControlUnit2:cu|mat[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.146 ns" { ControlUnit2:cu|mat[55] {} ControlUnit2:cu|winner~98 {} ControlUnit2:cu|winner[1]~100 {} ControlUnit2:cu|winner[1]~103 {} ControlUnit2:cu|Decoder0~5 {} ControlUnit2:cu|Decoder0~35 {} ControlUnit2:cu|Decoder0~16 {} ControlUnit2:cu|mat[18] {} } { 0.000ns 2.727ns 0.705ns 1.928ns 0.771ns 0.305ns 1.880ns 1.822ns } { 0.000ns 0.740ns 0.914ns 0.200ns 0.511ns 0.200ns 0.200ns 1.243ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ControlUnit2:cu|mat[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ControlUnit2:cu|mat[18] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ControlUnit2:cu|mat[55] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ControlUnit2:cu|mat[55] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ControlUnit2:cu\|beep dotmat:blok\|beep clk 3.459 ns " "Info: Found hold time violation between source  pin or register \"ControlUnit2:cu\|beep\" and destination pin or register \"dotmat:blok\|beep\" for clock \"clk\" (Hold time is 3.459 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.383 ns + Largest " "Info: + Largest clock skew is 5.383 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.731 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 100 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Dooz.v" "" { Text "J:/fpga/dooz/Dooz.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns dotmat:blok\|Q\[13\] 2 REG LC_X4_Y4_N6 31 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X4_Y4_N6; Fanout = 31; REG Node = 'dotmat:blok\|Q\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk dotmat:blok|Q[13] } "NODE_NAME" } } { "dotmat.v" "" { Text "J:/fpga/dooz/dotmat.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.089 ns) + CELL(0.918 ns) 8.731 ns dotmat:blok\|beep 3 REG LC_X2_Y2_N3 2 " "Info: 3: + IC(4.089 ns) + CELL(0.918 ns) = 8.731 ns; Loc. = LC_X2_Y2_N3; Fanout = 2; REG Node = 'dotmat:blok\|beep'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.007 ns" { dotmat:blok|Q[13] dotmat:blok|beep } "NODE_NAME" } } { "dotmat.v" "" { Text "J:/fpga/dooz/dotmat.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.66 % ) " "Info: Total cell delay = 3.375 ns ( 38.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.356 ns ( 61.34 % ) " "Info: Total interconnect delay = 5.356 ns ( 61.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.731 ns" { clk dotmat:blok|Q[13] dotmat:blok|beep } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.731 ns" { clk {} clk~combout {} dotmat:blok|Q[13] {} dotmat:blok|beep {} } { 0.000ns 0.000ns 1.267ns 4.089ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 100 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Dooz.v" "" { Text "J:/fpga/dooz/Dooz.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ControlUnit2:cu\|beep 2 REG LC_X2_Y2_N7 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y2_N7; Fanout = 2; REG Node = 'ControlUnit2:cu\|beep'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ControlUnit2:cu|beep } "NODE_NAME" } } { "ControlUnit2.v" "" { Text "J:/fpga/dooz/ControlUnit2.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ControlUnit2:cu|beep } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ControlUnit2:cu|beep {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.731 ns" { clk dotmat:blok|Q[13] dotmat:blok|beep } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.731 ns" { clk {} clk~combout {} dotmat:blok|Q[13] {} dotmat:blok|beep {} } { 0.000ns 0.000ns 1.267ns 4.089ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ControlUnit2:cu|beep } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ControlUnit2:cu|beep {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "ControlUnit2.v" "" { Text "J:/fpga/dooz/ControlUnit2.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.769 ns - Shortest register register " "Info: - Shortest register to register delay is 1.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlUnit2:cu\|beep 1 REG LC_X2_Y2_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y2_N7; Fanout = 2; REG Node = 'ControlUnit2:cu\|beep'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit2:cu|beep } "NODE_NAME" } } { "ControlUnit2.v" "" { Text "J:/fpga/dooz/ControlUnit2.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.804 ns) 1.769 ns dotmat:blok\|beep 2 REG LC_X2_Y2_N3 2 " "Info: 2: + IC(0.965 ns) + CELL(0.804 ns) = 1.769 ns; Loc. = LC_X2_Y2_N3; Fanout = 2; REG Node = 'dotmat:blok\|beep'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { ControlUnit2:cu|beep dotmat:blok|beep } "NODE_NAME" } } { "dotmat.v" "" { Text "J:/fpga/dooz/dotmat.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.804 ns ( 45.45 % ) " "Info: Total cell delay = 0.804 ns ( 45.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.965 ns ( 54.55 % ) " "Info: Total interconnect delay = 0.965 ns ( 54.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { ControlUnit2:cu|beep dotmat:blok|beep } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.769 ns" { ControlUnit2:cu|beep {} dotmat:blok|beep {} } { 0.000ns 0.965ns } { 0.000ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "dotmat.v" "" { Text "J:/fpga/dooz/dotmat.v" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.731 ns" { clk dotmat:blok|Q[13] dotmat:blok|beep } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.731 ns" { clk {} clk~combout {} dotmat:blok|Q[13] {} dotmat:blok|beep {} } { 0.000ns 0.000ns 1.267ns 4.089ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ControlUnit2:cu|beep } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ControlUnit2:cu|beep {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { ControlUnit2:cu|beep dotmat:blok|beep } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.769 ns" { ControlUnit2:cu|beep {} dotmat:blok|beep {} } { 0.000ns 0.965ns } { 0.000ns 0.804ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key:bl\|scan_key.01111 ckey\[3\] clk 6.127 ns register " "Info: tsu for register \"key:bl\|scan_key.01111\" (data pin = \"ckey\[3\]\", clock pin = \"clk\") is 6.127 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.142 ns + Longest pin register " "Info: + Longest pin to register delay is 9.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ckey\[3\] 1 PIN PIN_75 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_75; Fanout = 2; PIN Node = 'ckey\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ckey[3] } "NODE_NAME" } } { "Dooz.v" "" { Text "J:/fpga/dooz/Dooz.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.285 ns) + CELL(0.740 ns) 4.157 ns key:bl\|Mux19~4 2 COMB LC_X7_Y3_N2 4 " "Info: 2: + IC(2.285 ns) + CELL(0.740 ns) = 4.157 ns; Loc. = LC_X7_Y3_N2; Fanout = 4; COMB Node = 'key:bl\|Mux19~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.025 ns" { ckey[3] key:bl|Mux19~4 } "NODE_NAME" } } { "key.v" "" { Text "J:/fpga/dooz/key.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.740 ns) 5.617 ns key:bl\|Mux31~2 3 COMB LC_X7_Y3_N9 4 " "Info: 3: + IC(0.720 ns) + CELL(0.740 ns) = 5.617 ns; Loc. = LC_X7_Y3_N9; Fanout = 4; COMB Node = 'key:bl\|Mux31~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.460 ns" { key:bl|Mux19~4 key:bl|Mux31~2 } "NODE_NAME" } } { "key.v" "" { Text "J:/fpga/dooz/key.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.282 ns) + CELL(1.243 ns) 9.142 ns key:bl\|scan_key.01111 4 REG LC_X2_Y4_N2 5 " "Info: 4: + IC(2.282 ns) + CELL(1.243 ns) = 9.142 ns; Loc. = LC_X2_Y4_N2; Fanout = 5; REG Node = 'key:bl\|scan_key.01111'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.525 ns" { key:bl|Mux31~2 key:bl|scan_key.01111 } "NODE_NAME" } } { "key.v" "" { Text "J:/fpga/dooz/key.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.855 ns ( 42.17 % ) " "Info: Total cell delay = 3.855 ns ( 42.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.287 ns ( 57.83 % ) " "Info: Total interconnect delay = 5.287 ns ( 57.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.142 ns" { ckey[3] key:bl|Mux19~4 key:bl|Mux31~2 key:bl|scan_key.01111 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.142 ns" { ckey[3] {} ckey[3]~combout {} key:bl|Mux19~4 {} key:bl|Mux31~2 {} key:bl|scan_key.01111 {} } { 0.000ns 0.000ns 2.285ns 0.720ns 2.282ns } { 0.000ns 1.132ns 0.740ns 0.740ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "key.v" "" { Text "J:/fpga/dooz/key.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 100 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Dooz.v" "" { Text "J:/fpga/dooz/Dooz.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns key:bl\|scan_key.01111 2 REG LC_X2_Y4_N2 5 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y4_N2; Fanout = 5; REG Node = 'key:bl\|scan_key.01111'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk key:bl|scan_key.01111 } "NODE_NAME" } } { "key.v" "" { Text "J:/fpga/dooz/key.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk key:bl|scan_key.01111 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} key:bl|scan_key.01111 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.142 ns" { ckey[3] key:bl|Mux19~4 key:bl|Mux31~2 key:bl|scan_key.01111 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.142 ns" { ckey[3] {} ckey[3]~combout {} key:bl|Mux19~4 {} key:bl|Mux31~2 {} key:bl|scan_key.01111 {} } { 0.000ns 0.000ns 2.285ns 0.720ns 2.282ns } { 0.000ns 1.132ns 0.740ns 0.740ns 1.243ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk key:bl|scan_key.01111 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} key:bl|scan_key.01111 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk w2\[0\] ControlUnit2:cu\|mat\[52\] 16.043 ns register " "Info: tco from clock \"clk\" to destination pin \"w2\[0\]\" through register \"ControlUnit2:cu\|mat\[52\]\" is 16.043 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 100 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Dooz.v" "" { Text "J:/fpga/dooz/Dooz.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ControlUnit2:cu\|mat\[52\] 2 REG LC_X2_Y3_N3 3 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y3_N3; Fanout = 3; REG Node = 'ControlUnit2:cu\|mat\[52\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ControlUnit2:cu|mat[52] } "NODE_NAME" } } { "ControlUnit2.v" "" { Text "J:/fpga/dooz/ControlUnit2.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ControlUnit2:cu|mat[52] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ControlUnit2:cu|mat[52] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "ControlUnit2.v" "" { Text "J:/fpga/dooz/ControlUnit2.v" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.319 ns + Longest register pin " "Info: + Longest register to pin delay is 12.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlUnit2:cu\|mat\[52\] 1 REG LC_X2_Y3_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N3; Fanout = 3; REG Node = 'ControlUnit2:cu\|mat\[52\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit2:cu|mat[52] } "NODE_NAME" } } { "ControlUnit2.v" "" { Text "J:/fpga/dooz/ControlUnit2.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.542 ns) + CELL(0.200 ns) 2.742 ns ControlUnit2:cu\|winner~83 2 COMB LC_X5_Y1_N8 1 " "Info: 2: + IC(2.542 ns) + CELL(0.200 ns) = 2.742 ns; Loc. = LC_X5_Y1_N8; Fanout = 1; COMB Node = 'ControlUnit2:cu\|winner~83'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { ControlUnit2:cu|mat[52] ControlUnit2:cu|winner~83 } "NODE_NAME" } } { "ControlUnit2.v" "" { Text "J:/fpga/dooz/ControlUnit2.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.658 ns) + CELL(0.200 ns) 5.600 ns ControlUnit2:cu\|winner\[0\]~87 3 COMB LC_X2_Y3_N1 1 " "Info: 3: + IC(2.658 ns) + CELL(0.200 ns) = 5.600 ns; Loc. = LC_X2_Y3_N1; Fanout = 1; COMB Node = 'ControlUnit2:cu\|winner\[0\]~87'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { ControlUnit2:cu|winner~83 ControlUnit2:cu|winner[0]~87 } "NODE_NAME" } } { "ControlUnit2.v" "" { Text "J:/fpga/dooz/ControlUnit2.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.200 ns) 7.547 ns ControlUnit2:cu\|winner\[0\]~90 4 COMB LC_X6_Y3_N0 7 " "Info: 4: + IC(1.747 ns) + CELL(0.200 ns) = 7.547 ns; Loc. = LC_X6_Y3_N0; Fanout = 7; COMB Node = 'ControlUnit2:cu\|winner\[0\]~90'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { ControlUnit2:cu|winner[0]~87 ControlUnit2:cu|winner[0]~90 } "NODE_NAME" } } { "ControlUnit2.v" "" { Text "J:/fpga/dooz/ControlUnit2.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.450 ns) + CELL(2.322 ns) 12.319 ns w2\[0\] 5 PIN PIN_56 0 " "Info: 5: + IC(2.450 ns) + CELL(2.322 ns) = 12.319 ns; Loc. = PIN_56; Fanout = 0; PIN Node = 'w2\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.772 ns" { ControlUnit2:cu|winner[0]~90 w2[0] } "NODE_NAME" } } { "Dooz.v" "" { Text "J:/fpga/dooz/Dooz.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.922 ns ( 23.72 % ) " "Info: Total cell delay = 2.922 ns ( 23.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.397 ns ( 76.28 % ) " "Info: Total interconnect delay = 9.397 ns ( 76.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.319 ns" { ControlUnit2:cu|mat[52] ControlUnit2:cu|winner~83 ControlUnit2:cu|winner[0]~87 ControlUnit2:cu|winner[0]~90 w2[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.319 ns" { ControlUnit2:cu|mat[52] {} ControlUnit2:cu|winner~83 {} ControlUnit2:cu|winner[0]~87 {} ControlUnit2:cu|winner[0]~90 {} w2[0] {} } { 0.000ns 2.542ns 2.658ns 1.747ns 2.450ns } { 0.000ns 0.200ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ControlUnit2:cu|mat[52] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ControlUnit2:cu|mat[52] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.319 ns" { ControlUnit2:cu|mat[52] ControlUnit2:cu|winner~83 ControlUnit2:cu|winner[0]~87 ControlUnit2:cu|winner[0]~90 w2[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.319 ns" { ControlUnit2:cu|mat[52] {} ControlUnit2:cu|winner~83 {} ControlUnit2:cu|winner[0]~87 {} ControlUnit2:cu|winner[0]~90 {} w2[0] {} } { 0.000ns 2.542ns 2.658ns 1.747ns 2.450ns } { 0.000ns 0.200ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "key:bl\|scan_key.01011 ckey\[1\] clk -1.234 ns register " "Info: th for register \"key:bl\|scan_key.01011\" (data pin = \"ckey\[1\]\", clock pin = \"clk\") is -1.234 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 100 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Dooz.v" "" { Text "J:/fpga/dooz/Dooz.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns key:bl\|scan_key.01011 2 REG LC_X2_Y4_N8 3 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y4_N8; Fanout = 3; REG Node = 'key:bl\|scan_key.01011'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk key:bl|scan_key.01011 } "NODE_NAME" } } { "key.v" "" { Text "J:/fpga/dooz/key.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk key:bl|scan_key.01011 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} key:bl|scan_key.01011 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "key.v" "" { Text "J:/fpga/dooz/key.v" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.803 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ckey\[1\] 1 PIN PIN_73 14 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_73; Fanout = 14; PIN Node = 'ckey\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ckey[1] } "NODE_NAME" } } { "Dooz.v" "" { Text "J:/fpga/dooz/Dooz.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.610 ns) + CELL(1.061 ns) 4.803 ns key:bl\|scan_key.01011 2 REG LC_X2_Y4_N8 3 " "Info: 2: + IC(2.610 ns) + CELL(1.061 ns) = 4.803 ns; Loc. = LC_X2_Y4_N8; Fanout = 3; REG Node = 'key:bl\|scan_key.01011'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.671 ns" { ckey[1] key:bl|scan_key.01011 } "NODE_NAME" } } { "key.v" "" { Text "J:/fpga/dooz/key.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 45.66 % ) " "Info: Total cell delay = 2.193 ns ( 45.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.610 ns ( 54.34 % ) " "Info: Total interconnect delay = 2.610 ns ( 54.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.803 ns" { ckey[1] key:bl|scan_key.01011 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.803 ns" { ckey[1] {} ckey[1]~combout {} key:bl|scan_key.01011 {} } { 0.000ns 0.000ns 2.610ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk key:bl|scan_key.01011 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} key:bl|scan_key.01011 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.803 ns" { ckey[1] key:bl|scan_key.01011 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.803 ns" { ckey[1] {} ckey[1]~combout {} key:bl|scan_key.01011 {} } { 0.000ns 0.000ns 2.610ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 14 11:50:00 2019 " "Info: Processing ended: Sat Dec 14 11:50:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
