{"vcs1":{"timestamp_begin":1684767986.832855545, "rt":1.38, "ut":0.33, "st":0.21}}
{"vcselab":{"timestamp_begin":1684767988.300235213, "rt":1.32, "ut":0.46, "st":0.17}}
{"link":{"timestamp_begin":1684767989.712984162, "rt":0.54, "ut":0.21, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684767986.184543305}
{"VCS_COMP_START_TIME": 1684767986.184543305}
{"VCS_COMP_END_TIME": 1684767994.378919331}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 328544}}
{"stitch_vcselab": {"peak_mem": 211892}}
