// Programs
0;CONFIG0.RES0.INSTANCE0;PROGRAM0;

// Variables
0;FB;CONFIG0.RES0.INSTANCE0;CONFIG0.RES0.INSTANCE0;PROGRAM0;;
1;VAR;CONFIG0.RES0.INSTANCE0.T0;CONFIG0.RES0.INSTANCE0.T0;REAL;REAL;
2;VAR;CONFIG0.RES0.INSTANCE0.ADD_SLAVE;CONFIG0.RES0.INSTANCE0.ADD_SLAVE;INT;INT;
3;VAR;CONFIG0.RES0.INSTANCE0.SCK_PIN;CONFIG0.RES0.INSTANCE0.SCK_PIN;INT;INT;
4;VAR;CONFIG0.RES0.INSTANCE0.SDA_PIN;CONFIG0.RES0.INSTANCE0.SDA_PIN;INT;INT;
5;FB;CONFIG0.RES0.INSTANCE0.I2C_THREMO_4_OUT0;CONFIG0.RES0.INSTANCE0.I2C_THREMO_4_OUT0;I2C_THREMO_4_OUT;;
6;VAR;CONFIG0.RES0.INSTANCE0.I2C_THREMO_4_OUT0.EN;CONFIG0.RES0.INSTANCE0.I2C_THREMO_4_OUT0.EN;BOOL;BOOL;
7;VAR;CONFIG0.RES0.INSTANCE0.I2C_THREMO_4_OUT0.ENO;CONFIG0.RES0.INSTANCE0.I2C_THREMO_4_OUT0.ENO;BOOL;BOOL;
8;VAR;CONFIG0.RES0.INSTANCE0.I2C_THREMO_4_OUT0.ADDR_SLAVE;CONFIG0.RES0.INSTANCE0.I2C_THREMO_4_OUT0.ADDR_SLAVE;INT;INT;
9;VAR;CONFIG0.RES0.INSTANCE0.I2C_THREMO_4_OUT0.SCK_PIN;CONFIG0.RES0.INSTANCE0.I2C_THREMO_4_OUT0.SCK_PIN;INT;INT;
10;VAR;CONFIG0.RES0.INSTANCE0.I2C_THREMO_4_OUT0.SDA_PIN;CONFIG0.RES0.INSTANCE0.I2C_THREMO_4_OUT0.SDA_PIN;INT;INT;
11;VAR;CONFIG0.RES0.INSTANCE0.I2C_THREMO_4_OUT0.OUT_0;CONFIG0.RES0.INSTANCE0.I2C_THREMO_4_OUT0.OUT_0;REAL;REAL;
12;VAR;CONFIG0.RES0.INSTANCE0.I2C_THREMO_4_OUT0.OUT_1;CONFIG0.RES0.INSTANCE0.I2C_THREMO_4_OUT0.OUT_1;REAL;REAL;
13;VAR;CONFIG0.RES0.INSTANCE0.I2C_THREMO_4_OUT0.OUT_2;CONFIG0.RES0.INSTANCE0.I2C_THREMO_4_OUT0.OUT_2;REAL;REAL;
14;VAR;CONFIG0.RES0.INSTANCE0.I2C_THREMO_4_OUT0.OUT_3;CONFIG0.RES0.INSTANCE0.I2C_THREMO_4_OUT0.OUT_3;REAL;REAL;


// Ticktime
20000000
