[
{
  "directory": "C:/FPGA/lab3/vitis/mat_mult1/build",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\bin\\arm-none-eabi-gcc.exe -isystem C:/FPGA/lab3/vitis/lab3/export/lab3/sw/standalone_ps7_cortexa9_0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/aarch32/nt/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=C:/FPGA/lab3/vitis/lab3/export/lab3/sw/standalone_ps7_cortexa9_0/Xilinx.spec -IC:/FPGA/lab3/vitis/lab3/export/lab3/sw/standalone_ps7_cortexa9_0/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles\\mat_mult1.elf.dir\\lab3.c.obj -c C:\\FPGA\\lab3\\vitis\\mat_mult1\\src\\lab3.c",
  "file": "C:\\FPGA\\lab3\\vitis\\mat_mult1\\src\\lab3.c"
},
{
  "directory": "C:/FPGA/lab3/vitis/mat_mult1/build",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\bin\\arm-none-eabi-gcc.exe -isystem C:/FPGA/lab3/vitis/lab3/export/lab3/sw/standalone_ps7_cortexa9_0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/aarch32/nt/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=C:/FPGA/lab3/vitis/lab3/export/lab3/sw/standalone_ps7_cortexa9_0/Xilinx.spec -IC:/FPGA/lab3/vitis/lab3/export/lab3/sw/standalone_ps7_cortexa9_0/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles\\mat_mult1.elf.dir\\platform.c.obj -c C:\\FPGA\\lab3\\vitis\\mat_mult1\\src\\platform.c",
  "file": "C:\\FPGA\\lab3\\vitis\\mat_mult1\\src\\platform.c"
}
]