{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676226672445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676226672457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 15:31:12 2023 " "Processing started: Sun Feb 12 15:31:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676226672457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676226672457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool " "Command: quartus_map --read_settings_files=on --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676226672457 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676226673747 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676226673748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_TX-arch_TX " "Found design unit 1: uart_TX-arch_TX" {  } { { "uart_TX.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_TX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683078 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_TX " "Found entity 1: uart_TX" {  } { { "uart_TX.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_TX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676226683078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_RX-atch_RX " "Found design unit 1: uart_RX-atch_RX" {  } { { "uart_RX.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_RX.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683079 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_RX " "Found entity 1: uart_RX" {  } { { "uart_RX.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676226683079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_image_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_image_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_image_filter-behavior " "Found design unit 1: tb_image_filter-behavior" {  } { { "tb_image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_image_filter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683081 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_image_filter " "Found entity 1: tb_image_filter" {  } { { "tb_image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_image_filter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676226683081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_fifo-behavior " "Found design unit 1: tb_fifo-behavior" {  } { { "tb_fifo.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_fifo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683082 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo " "Found entity 1: tb_fifo" {  } { { "tb_fifo.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_fifo.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676226683082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_double_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_double_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_image_double_filter-behavior " "Found design unit 1: tb_image_double_filter-behavior" {  } { { "tb_double_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_double_filter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683084 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_image_double_filter " "Found entity 1: tb_image_double_filter" {  } { { "tb_double_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_double_filter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676226683084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavioral " "Found design unit 1: reg-behavioral" {  } { { "register.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683085 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "register.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676226683085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_image_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_image_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_read_image_vhdl-behavior " "Found design unit 1: tb_read_image_vhdl-behavior" {  } { { "read_image_tb.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image_tb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683086 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_read_image_vhdl " "Found entity 1: tb_read_image_vhdl" {  } { { "read_image_tb.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676226683086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_image.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_image_VHDL-rtl " "Found design unit 1: read_image_VHDL-rtl" {  } { { "read_image.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683087 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_image_VHDL " "Found entity 1: read_image_VHDL" {  } { { "read_image.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676226683087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_block-behavioral " "Found design unit 1: RAM_block-behavioral" {  } { { "RAM_block.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/RAM_block.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683088 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_block " "Found entity 1: RAM_block" {  } { { "RAM_block.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/RAM_block.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676226683088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel_multiply_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kernel_multiply_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kernel_mac-behavioral " "Found design unit 1: kernel_mac-behavioral" {  } { { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683090 ""} { "Info" "ISGN_ENTITY_NAME" "1 kernel_mac " "Found entity 1: kernel_mac" {  } { { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676226683090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file image_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 image_filter-behavioral " "Found design unit 1: image_filter-behavioral" {  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683091 ""} { "Info" "ISGN_ENTITY_NAME" "1 image_filter " "Found entity 1: image_filter" {  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676226683091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-behavioral " "Found design unit 1: fifo-behavioral" {  } { { "fifo.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/fifo.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683092 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/fifo.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676226683092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erosion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file erosion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kernel_erosion-behavioral " "Found design unit 1: kernel_erosion-behavioral" {  } { { "erosion.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/erosion.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683093 ""} { "Info" "ISGN_ENTITY_NAME" "1 kernel_erosion " "Found entity 1: kernel_erosion" {  } { { "erosion.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/erosion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676226683093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dilation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dilation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kernel_dilation-behavioral " "Found design unit 1: kernel_dilation-behavioral" {  } { { "dilation.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/dilation.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683095 ""} { "Info" "ISGN_ENTITY_NAME" "1 kernel_dilation " "Found entity 1: kernel_dilation" {  } { { "dilation.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/dilation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676226683095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarization.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarization.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binarization-behavioral " "Found design unit 1: binarization-behavioral" {  } { { "binarization.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/binarization.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683096 ""} { "Info" "ISGN_ENTITY_NAME" "1 binarization " "Found entity 1: binarization" {  } { { "binarization.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/binarization.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676226683096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_filter_tool.vhd 2 1 " "Found 2 design units, including 1 entities, in source file image_filter_tool.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Image_Filter_Tool-behavior " "Found design unit 1: Image_Filter_Tool-behavior" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683097 ""} { "Info" "ISGN_ENTITY_NAME" "1 Image_Filter_Tool " "Found entity 1: Image_Filter_Tool" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676226683097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676226683098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axi_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file axi_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AXI_FIFO-behavioral " "Found design unit 1: AXI_FIFO-behavioral" {  } { { "axi_fifo.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/axi_fifo.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683099 ""} { "Info" "ISGN_ENTITY_NAME" "1 AXI_FIFO " "Found entity 1: AXI_FIFO" {  } { { "axi_fifo.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/axi_fifo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676226683099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676226683099 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676226683150 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst10 " "Primitive \"DFF\" of instance \"inst10\" not used" {  } { { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 104 248 312 184 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1676226683155 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst11 " "Primitive \"NOT\" of instance \"inst11\" not used" {  } { { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 72 160 208 104 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1676226683155 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst12 " "Primitive \"NOT\" of instance \"inst12\" not used" {  } { { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 56 256 304 88 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1676226683155 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst13 " "Primitive \"VCC\" of instance \"inst13\" not used" {  } { { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 184 264 296 200 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1676226683155 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst14 " "Primitive \"DFF\" of instance \"inst14\" not used" {  } { { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 88 344 408 168 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1676226683155 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst15 " "Primitive \"NOT\" of instance \"inst15\" not used" {  } { { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 40 352 400 72 "inst15" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1676226683155 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst16 " "Primitive \"VCC\" of instance \"inst16\" not used" {  } { { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 168 360 392 184 "inst16" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1676226683155 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst17 " "Primitive \"DFF\" of instance \"inst17\" not used" {  } { { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 72 440 504 152 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1676226683155 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst18 " "Primitive \"NOT\" of instance \"inst18\" not used" {  } { { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 24 448 496 56 "inst18" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1676226683155 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst19 " "Primitive \"VCC\" of instance \"inst19\" not used" {  } { { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 152 456 488 168 "inst19" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1676226683155 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst8 " "Primitive \"VCC\" of instance \"inst8\" not used" {  } { { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 200 168 200 216 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1676226683155 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst9 " "Primitive \"DFF\" of instance \"inst9\" not used" {  } { { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 120 152 216 200 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1676226683155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_TX uart_TX:inst " "Elaborating entity \"uart_TX\" for hierarchy \"uart_TX:inst\"" {  } { { "top.bdf" "inst" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 448 960 1232 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676226683162 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VALID_OUT uart_TX.vhd(18) " "VHDL Signal Declaration warning at uart_TX.vhd(18): used explicit default value for signal \"VALID_OUT\" because signal was never assigned a value" {  } { { "uart_TX.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_TX.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1676226683163 "|top|uart_TX:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AXI_FIFO uart_TX:inst\|AXI_FIFO:fifo " "Elaborating entity \"AXI_FIFO\" for hierarchy \"uart_TX:inst\|AXI_FIFO:fifo\"" {  } { { "uart_TX.vhd" "fifo" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_TX.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676226683172 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ready_out axi_fifo.vhd(19) " "VHDL Signal Declaration warning at axi_fifo.vhd(19): used explicit default value for signal \"ready_out\" because signal was never assigned a value" {  } { { "axi_fifo.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/axi_fifo.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1676226683173 "|top|uart_TX:inst|AXI_FIFO:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_RX uart_RX:inst1 " "Elaborating entity \"uart_RX\" for hierarchy \"uart_RX:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 464 424 720 640 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676226683532 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "READY_OUT uart_RX.vhd(14) " "VHDL Signal Declaration warning at uart_RX.vhd(14): used explicit default value for signal \"READY_OUT\" because signal was never assigned a value" {  } { { "uart_RX.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_RX.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1676226683532 "|top|uart_RX:inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "UART_RX_RECIEVED_NONE uart_RX.vhd(25) " "VHDL Signal Declaration warning at uart_RX.vhd(25): used explicit default value for signal \"UART_RX_RECIEVED_NONE\" because signal was never assigned a value" {  } { { "uart_RX.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_RX.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1676226683532 "|top|uart_RX:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Image_Filter_Tool Image_Filter_Tool:filter " "Elaborating entity \"Image_Filter_Tool\" for hierarchy \"Image_Filter_Tool:filter\"" {  } { { "top.bdf" "filter" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 144 1224 1528 256 "filter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676226683552 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "filter_sel Image_Filter_Tool.vhd(82) " "VHDL Signal Declaration warning at Image_Filter_Tool.vhd(82): used explicit default value for signal \"filter_sel\" because signal was never assigned a value" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1676226683554 "|top|Image_Filter_Tool:filter"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "type_sel Image_Filter_Tool.vhd(83) " "VHDL Signal Declaration warning at Image_Filter_Tool.vhd(83): used explicit default value for signal \"type_sel\" because signal was never assigned a value" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 83 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1676226683554 "|top|Image_Filter_Tool:filter"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "filter_sel2 Image_Filter_Tool.vhd(90) " "VHDL Signal Declaration warning at Image_Filter_Tool.vhd(90): used explicit default value for signal \"filter_sel2\" because signal was never assigned a value" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 90 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1676226683554 "|top|Image_Filter_Tool:filter"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "type_sel2 Image_Filter_Tool.vhd(91) " "VHDL Signal Declaration warning at Image_Filter_Tool.vhd(91): used explicit default value for signal \"type_sel2\" because signal was never assigned a value" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 91 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1676226683554 "|top|Image_Filter_Tool:filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_block Image_Filter_Tool:filter\|RAM_block:ram2 " "Elaborating entity \"RAM_block\" for hierarchy \"Image_Filter_Tool:filter\|RAM_block:ram2\"" {  } { { "Image_Filter_Tool.vhd" "ram2" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676226683554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binarization Image_Filter_Tool:filter\|binarization:bin " "Elaborating entity \"binarization\" for hierarchy \"Image_Filter_Tool:filter\|binarization:bin\"" {  } { { "Image_Filter_Tool.vhd" "bin" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676226683555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_filter Image_Filter_Tool:filter\|image_filter:filter " "Elaborating entity \"image_filter\" for hierarchy \"Image_Filter_Tool:filter\|image_filter:filter\"" {  } { { "Image_Filter_Tool.vhd" "filter" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676226683556 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stack_full1 image_filter.vhd(146) " "Verilog HDL or VHDL warning at image_filter.vhd(146): object \"stack_full1\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676226683558 "|top|Image_Filter_Tool:filter|image_filter:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_out1 image_filter.vhd(147) " "Verilog HDL or VHDL warning at image_filter.vhd(147): object \"counter_out1\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676226683558 "|top|Image_Filter_Tool:filter|image_filter:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stack_full2 image_filter.vhd(153) " "Verilog HDL or VHDL warning at image_filter.vhd(153): object \"stack_full2\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676226683558 "|top|Image_Filter_Tool:filter|image_filter:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_out2 image_filter.vhd(154) " "Verilog HDL or VHDL warning at image_filter.vhd(154): object \"counter_out2\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676226683558 "|top|Image_Filter_Tool:filter|image_filter:filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo Image_Filter_Tool:filter\|image_filter:filter\|fifo:fifo1 " "Elaborating entity \"fifo\" for hierarchy \"Image_Filter_Tool:filter\|image_filter:filter\|fifo:fifo1\"" {  } { { "image_filter.vhd" "fifo1" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676226683559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mac Image_Filter_Tool:filter\|image_filter:filter\|kernel_mac:k_mac " "Elaborating entity \"kernel_mac\" for hierarchy \"Image_Filter_Tool:filter\|image_filter:filter\|kernel_mac:k_mac\"" {  } { { "image_filter.vhd" "k_mac" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676226683567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_erosion Image_Filter_Tool:filter\|image_filter:filter\|kernel_erosion:erode " "Elaborating entity \"kernel_erosion\" for hierarchy \"Image_Filter_Tool:filter\|image_filter:filter\|kernel_erosion:erode\"" {  } { { "image_filter.vhd" "erode" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676226683571 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prod6 erosion.vhd(35) " "Verilog HDL or VHDL warning at erosion.vhd(35): object \"prod6\" assigned a value but never read" {  } { { "erosion.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/erosion.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676226683572 "|top|Image_Filter_Tool:filter|image_filter:filter|kernel_erosion:erode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_dilation Image_Filter_Tool:filter\|image_filter:filter\|kernel_dilation:dilate " "Elaborating entity \"kernel_dilation\" for hierarchy \"Image_Filter_Tool:filter\|image_filter:filter\|kernel_dilation:dilate\"" {  } { { "image_filter.vhd" "dilate" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676226683572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_filter Image_Filter_Tool:filter\|image_filter:filter2 " "Elaborating entity \"image_filter\" for hierarchy \"Image_Filter_Tool:filter\|image_filter:filter2\"" {  } { { "Image_Filter_Tool.vhd" "filter2" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676226683574 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stack_full1 image_filter.vhd(146) " "Verilog HDL or VHDL warning at image_filter.vhd(146): object \"stack_full1\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676226683576 "|top|Image_Filter_Tool:filter|image_filter:filter2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_out1 image_filter.vhd(147) " "Verilog HDL or VHDL warning at image_filter.vhd(147): object \"counter_out1\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676226683576 "|top|Image_Filter_Tool:filter|image_filter:filter2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stack_full2 image_filter.vhd(153) " "Verilog HDL or VHDL warning at image_filter.vhd(153): object \"stack_full2\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676226683577 "|top|Image_Filter_Tool:filter|image_filter:filter2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_out2 image_filter.vhd(154) " "Verilog HDL or VHDL warning at image_filter.vhd(154): object \"counter_out2\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676226683577 "|top|Image_Filter_Tool:filter|image_filter:filter2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo Image_Filter_Tool:filter\|image_filter:filter2\|fifo:fifo1 " "Elaborating entity \"fifo\" for hierarchy \"Image_Filter_Tool:filter\|image_filter:filter2\|fifo:fifo1\"" {  } { { "image_filter.vhd" "fifo1" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676226683577 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rx_gotnt GND " "Pin \"rx_gotnt\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 736 856 1032 752 "rx_gotnt" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676226697564 "|top|rx_gotnt"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1676226697564 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676226697980 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676226702561 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676226702561 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9318 " "Implemented 9318 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676226703584 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676226703584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9310 " "Implemented 9310 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676226703584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676226703584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676226703708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 15:31:43 2023 " "Processing ended: Sun Feb 12 15:31:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676226703708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676226703708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676226703708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676226703708 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1676226706275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676226706283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 15:31:44 2023 " "Processing started: Sun Feb 12 15:31:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676226706283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1676226706283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1676226706283 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1676226706460 ""}
{ "Info" "0" "" "Project  = Image_Filter_tool" {  } {  } 0 0 "Project  = Image_Filter_tool" 0 0 "Fitter" 0 0 1676226706461 ""}
{ "Info" "0" "" "Revision = Image_Filter_Tool" {  } {  } 0 0 "Revision = Image_Filter_Tool" 0 0 "Fitter" 0 0 1676226706461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1676226706681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1676226706681 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Image_Filter_Tool EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Image_Filter_Tool\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1676226706758 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676226706805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676226706805 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1676226707015 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1676226707022 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676226707519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676226707519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676226707519 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1676226707519 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 18585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676226707548 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 18587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676226707548 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 18589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676226707548 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 18591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676226707548 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 18593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676226707548 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1676226707548 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1676226707557 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Image_Filter_Tool.sdc " "Synopsys Design Constraints File file not found: 'Image_Filter_Tool.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1676226709554 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1676226709554 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1676226709703 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1676226709703 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1676226709706 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676226710688 ""}  } { { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 152 -72 104 168 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 18579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676226710688 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1676226711726 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676226711745 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676226711747 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676226711770 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676226711809 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1676226711847 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1676226711847 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1676226711866 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1676226712397 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1676226712417 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1676226712417 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676226713021 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1676226713038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1676226714315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676226717439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1676226717523 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1676226733539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676226733539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1676226734968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1676226740591 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1676226740591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1676226758998 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1676226758998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:23 " "Fitter routing operations ending: elapsed time is 00:00:23" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676226759002 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.19 " "Total time spent on timing analysis during the Fitter is 7.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1676226759280 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676226759338 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676226760058 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676226760063 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676226760718 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676226762326 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV E " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 152 -72 104 168 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676226763262 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL T12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 696 104 272 712 "UART_RXD" "" } } } } { "temporary_test_loc" "" { Generic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676226763262 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1676226763262 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/output_files/Image_Filter_Tool.fit.smsg " "Generated suppressed messages file D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/output_files/Image_Filter_Tool.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1676226763842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5729 " "Peak virtual memory: 5729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676226775159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 15:32:55 2023 " "Processing ended: Sun Feb 12 15:32:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676226775159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676226775159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676226775159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1676226775159 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1676226778319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676226778327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 15:32:58 2023 " "Processing started: Sun Feb 12 15:32:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676226778327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1676226778327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1676226778327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1676226778852 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1676226779589 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1676226779620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676226779799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 15:32:59 2023 " "Processing ended: Sun Feb 12 15:32:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676226779799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676226779799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676226779799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1676226779799 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1676226780424 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1676226781938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676226781946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 15:33:01 2023 " "Processing started: Sun Feb 12 15:33:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676226781946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226781946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Image_Filter_tool -c Image_Filter_Tool " "Command: quartus_sta Image_Filter_tool -c Image_Filter_Tool" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226781946 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1676226782120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226782437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226782437 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226782485 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226782485 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Image_Filter_Tool.sdc " "Synopsys Design Constraints File file not found: 'Image_Filter_Tool.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226783047 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226783047 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1676226783080 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226783080 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226783163 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226783164 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1676226783166 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1676226783175 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1676226783636 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226783636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.603 " "Worst-case setup slack is -3.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226783638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226783638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.603          -24072.129 CLOCK_50  " "   -3.603          -24072.129 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226783638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226783638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.251 " "Worst-case hold slack is 0.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226783678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226783678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 CLOCK_50  " "    0.251               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226783678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226783678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226783681 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226783684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226783691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226783691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -8143.000 CLOCK_50  " "   -3.000           -8143.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226783691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226783691 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1676226783864 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226783891 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226785175 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226785450 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1676226785548 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226785548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.160 " "Worst-case setup slack is -3.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226785550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226785550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.160          -20869.072 CLOCK_50  " "   -3.160          -20869.072 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226785550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226785550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.240 " "Worst-case hold slack is 0.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226785583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226785583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 CLOCK_50  " "    0.240               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226785583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226785583 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226785586 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226785588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226785595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226785595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -8143.000 CLOCK_50  " "   -3.000           -8143.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226785595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226785595 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1676226785755 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226786022 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1676226786057 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226786057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.767 " "Worst-case setup slack is -1.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226786060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226786060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.767          -10800.803 CLOCK_50  " "   -1.767          -10800.803 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226786060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226786060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.124 " "Worst-case hold slack is 0.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226786096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226786096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 CLOCK_50  " "    0.124               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226786096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226786096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226786099 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226786102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226786109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226786109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -10422.574 CLOCK_50  " "   -3.000          -10422.574 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676226786109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226786109 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226786601 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226786602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676226786678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 15:33:06 2023 " "Processing ended: Sun Feb 12 15:33:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676226786678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676226786678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676226786678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226786678 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus Prime Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676226787353 ""}
