SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -1
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc5vlx110t
SET_PREFERENCE projectname coregen
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily virtex5
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package ff1136
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry Verilog
SET_PREFERENCE workingdirectory ./tmp/
SET_PREFERENCE removerpms false
SET_SIM_PARAMETER c_m9_type 0
SET_SIM_PARAMETER c_use_trig9 0
SET_SIM_PARAMETER c_trig5_width 1
SET_SIM_PARAMETER c_m15_type 0
SET_SIM_PARAMETER c_num_tseq_states 1
SET_SIM_PARAMETER c_mcnt9_width 1
SET_SIM_PARAMETER c_m4_type 0
SET_SIM_PARAMETER c_use_trig10 0
SET_SIM_PARAMETER c_trig4_width 1
SET_SIM_PARAMETER c_use_mcnt10 0
SET_SIM_PARAMETER c_use_trig11 0
SET_SIM_PARAMETER c_use_mcnt11 0
SET_SIM_PARAMETER c_m10_type 0
SET_SIM_PARAMETER c_use_trig12 0
SET_SIM_PARAMETER c_use_mcnt12 0
SET_SIM_PARAMETER c_use_trig13 0
SET_SIM_PARAMETER c_use_mcnt13 0
SET_SIM_PARAMETER c_use_trig14 0
SET_SIM_PARAMETER c_mcnt8_width 1
SET_SIM_PARAMETER c_use_mcnt14 0
SET_SIM_PARAMETER c_use_trig15 0
SET_SIM_PARAMETER c_m6_tpid 6
SET_SIM_PARAMETER c_use_mcnt15 0
SET_SIM_PARAMETER c_m12_tpid 12
SET_SIM_PARAMETER c_trig3_width 1
SET_SIM_PARAMETER c_use_storage_qual 0
SET_SIM_PARAMETER c_mcnt7_width 1
SET_SIM_PARAMETER c_m1_tpid 1
SET_SIM_PARAMETER c_trig2_width 1
SET_SIM_PARAMETER c_mcnt6_width 1
SET_SIM_PARAMETER c_trig1_width 1
SET_SIM_PARAMETER c_mcnt5_width 1
SET_SIM_PARAMETER c_trig0_width 1
SET_SIM_PARAMETER c_mcnt4_width 1
SET_SIM_PARAMETER c_m5_type 0
SET_SIM_PARAMETER c_m11_type 0
SET_SIM_PARAMETER c_constraint_type external
SET_SIM_PARAMETER c_m7_tpid 7
SET_SIM_PARAMETER c_m13_tpid 13
SET_SIM_PARAMETER c_mcnt3_width 1
SET_SIM_PARAMETER c_m0_type 1
SET_SIM_PARAMETER c_mcnt15_width 1
SET_SIM_PARAMETER c_m2_tpid 2
SET_SIM_PARAMETER c_tseq_type 0
SET_SIM_PARAMETER c_example_design false
SET_SIM_PARAMETER c_mcnt2_width 1
SET_SIM_PARAMETER c_mcnt14_width 1
SET_SIM_PARAMETER c_trig15_width 1
SET_SIM_PARAMETER c_mcnt1_width 1
SET_SIM_PARAMETER c_mcnt13_width 1
SET_SIM_PARAMETER c_trig14_width 1
SET_SIM_PARAMETER c_data_width 64
SET_SIM_PARAMETER c_num_match_units 1
SET_SIM_PARAMETER c_mcnt0_width 1
SET_SIM_PARAMETER c_use_inv_clk 0
SET_SIM_PARAMETER c_mcnt12_width 1
SET_SIM_PARAMETER c_trig13_width 1
SET_SIM_PARAMETER c_m6_type 0
SET_SIM_PARAMETER c_use_data 1
SET_SIM_PARAMETER c_m12_type 0
SET_SIM_PARAMETER c_mcnt11_width 1
SET_SIM_PARAMETER c_trig12_width 1
SET_SIM_PARAMETER c_m8_tpid 8
SET_SIM_PARAMETER c_m14_tpid 14
SET_SIM_PARAMETER c_m1_type 0
SET_SIM_PARAMETER c_mcnt10_width 1
SET_SIM_PARAMETER c_trig11_width 1
SET_SIM_PARAMETER c_m3_tpid 3
SET_SIM_PARAMETER c_trig10_width 1
SET_SIM_PARAMETER c_use_mcnt0 0
SET_SIM_PARAMETER c_use_mcnt1 0
SET_SIM_PARAMETER c_use_mcnt2 0
SET_SIM_PARAMETER c_use_mcnt3 0
SET_SIM_PARAMETER c_use_mcnt4 0
SET_SIM_PARAMETER c_use_trigdata10 0
SET_SIM_PARAMETER c_use_mcnt5 0
SET_SIM_PARAMETER c_use_trigdata11 0
SET_SIM_PARAMETER c_use_mcnt6 0
SET_SIM_PARAMETER c_use_trigdata12 0
SET_SIM_PARAMETER c_use_mcnt7 0
SET_SIM_PARAMETER c_use_trigdata13 0
SET_SIM_PARAMETER c_use_mcnt8 0
SET_SIM_PARAMETER c_use_trigdata14 0
SET_SIM_PARAMETER c_use_mcnt9 0
SET_SIM_PARAMETER c_use_trigdata15 0
SET_SIM_PARAMETER c_m7_type 0
SET_SIM_PARAMETER c_use_trig_out 0
SET_SIM_PARAMETER c_m13_type 0
SET_SIM_PARAMETER c_m9_tpid 9
SET_SIM_PARAMETER component_name chipscope_ila
SET_SIM_PARAMETER c_m15_tpid 15
SET_SIM_PARAMETER c_m2_type 0
SET_SIM_PARAMETER c_xco_list Component_Name=chipscope_ila;Number_Of_Trigger_Ports=1;Max_Sequence_Levels=1;Use_RPMs=true;Enable_Trigger_Output_Port=false;Sample_On=Rising;Sample_Data_Depth=4096;Enable_Storage_Qualification=false;Data_Same_As_Trigger=false;Data_Port_Width=64;Trigger_Port_Width_1=1;Match_Units_1=1;Counter_Width_1=Disabled;Match_Type_1=basic_with_edges;Exclude_From_Data_Storage_1=true;Trigger_Port_Width_2=8;Match_Units_2=1;Counter_Width_2=Disabled;Match_Type_2=basic_with_edges;Exclude_From_Data_Storage_2=true;Trigger_Port_Width_3=8;Match_Units_3=1;Counter_Width_3=Disabled;Match_Type_3=basic_with_edges;Exclude_From_Data_Storage_3=true;Trigger_Port_Width_4=8;Match_Units_4=1;Counter_Width_4=Disabled;Match_Type_4=basic_with_edges;Exclude_From_Data_Storage_4=true;Trigger_Port_Width_5=8;Match_Units_5=1;Counter_Width_5=Disabled;Match_Type_5=basic_with_edges;Exclude_From_Data_Storage_5=true;Trigger_Port_Width_6=8;Match_Units_6=1;Counter_Width_6=Disabled;Match_Type_6=basic_with_edges;Exclude_From_Data_Storage_6=true;Trigger_Port_Width_7=8;Match_Units_7=1;Counter_Width_7=Disabled;Match_Type_7=basic_with_edges;Exclude_From_Data_Storage_7=true;Trigger_Port_Width_8=8;Match_Units_8=1;Counter_Width_8=Disabled;Match_Type_8=basic_with_edges;Exclude_From_Data_Storage_8=true;Trigger_Port_Width_9=8;Match_Units_9=1;Counter_Width_9=Disabled;Match_Type_9=basic_with_edges;Exclude_From_Data_Storage_9=true;Trigger_Port_Width_10=8;Match_Units_10=1;Counter_Width_10=Disabled;Match_Type_10=basic_with_edges;Exclude_From_Data_Storage_10=true;Trigger_Port_Width_11=8;Match_Units_11=1;Counter_Width_11=Disabled;Match_Type_11=basic_with_edges;Exclude_From_Data_Storage_11=true;Trigger_Port_Width_12=8;Match_Units_12=1;Counter_Width_12=Disabled;Match_Type_12=basic_with_edges;Exclude_From_Data_Storage_12=true;Trigger_Port_Width_13=8;Match_Units_13=1;Counter_Width_13=Disabled;Match_Type_13=basic_with_edges;Exclude_From_Data_Storage_13=true;Trigger_Port_Width_14=8;Match_Units_14=1;Counter_Width_14=Disabled;Match_Type_14=basic_with_edges;Exclude_From_Data_Storage_14=true;Trigger_Port_Width_15=8;Match_Units_15=1;Counter_Width_15=Disabled;Match_Type_15=basic_with_edges;Exclude_From_Data_Storage_15=true;Trigger_Port_Width_16=8;Match_Units_16=1;Counter_Width_16=Disabled;Match_Type_16=basic_with_edges;Exclude_From_Data_Storage_16=true
SET_SIM_PARAMETER c_m4_tpid 4
SET_SIM_PARAMETER c_m10_tpid 10
SET_SIM_PARAMETER c_ram_type 1
SET_SIM_PARAMETER c_use_rpm 1
SET_SIM_PARAMETER c_m8_type 0
SET_SIM_PARAMETER c_m14_type 0
SET_SIM_PARAMETER c_data_depth 4096
SET_SIM_PARAMETER c_trig9_width 1
SET_SIM_PARAMETER c_srl16_type 2
SET_SIM_PARAMETER c_m3_type 0
SET_SIM_PARAMETER c_use_trigdata0 0
SET_SIM_PARAMETER c_use_trigdata1 0
SET_SIM_PARAMETER c_use_trigdata2 0
SET_SIM_PARAMETER c_use_trigdata3 0
SET_SIM_PARAMETER c_trig8_width 1
SET_SIM_PARAMETER c_m5_tpid 5
SET_SIM_PARAMETER c_use_trigdata4 0
SET_SIM_PARAMETER c_use_trigdata5 0
SET_SIM_PARAMETER c_m11_tpid 11
SET_SIM_PARAMETER c_use_trigdata6 0
SET_SIM_PARAMETER c_use_trigdata7 0
SET_SIM_PARAMETER c_use_trigdata8 0
SET_SIM_PARAMETER c_use_trigdata9 0
SET_SIM_PARAMETER c_trig7_width 1
SET_SIM_PARAMETER c_m0_tpid 0
SET_SIM_PARAMETER c_use_trig0 1
SET_SIM_PARAMETER c_use_trig1 0
SET_SIM_PARAMETER c_trig6_width 1
SET_SIM_PARAMETER c_use_trig2 0
SET_SIM_PARAMETER c_use_trig3 0
SET_SIM_PARAMETER c_use_trig4 0
SET_SIM_PARAMETER c_use_trig5 0
SET_SIM_PARAMETER c_use_trig6 0
SET_SIM_PARAMETER c_use_trig7 0
SET_SIM_PARAMETER c_use_trig8 0
SET_PARAMETER component_name chipscope_ila
SET_PARAMETER trigger_port_width_6 8
SET_PARAMETER trigger_port_width_7 8
SET_PARAMETER trigger_port_width_8 8
SET_PARAMETER trigger_port_width_9 8
SET_PARAMETER match_type_10 basic_with_edges
SET_PARAMETER match_type_11 basic_with_edges
SET_PARAMETER match_type_12 basic_with_edges
SET_PARAMETER example_design false
SET_PARAMETER match_type_13 basic_with_edges
SET_PARAMETER trigger_port_width_10 8
SET_PARAMETER match_type_14 basic_with_edges
SET_PARAMETER trigger_port_width_11 8
SET_PARAMETER match_type_15 basic_with_edges
SET_PARAMETER trigger_port_width_12 8
SET_PARAMETER data_same_as_trigger false
SET_PARAMETER match_type_16 basic_with_edges
SET_PARAMETER trigger_port_width_13 8
SET_PARAMETER trigger_port_width_14 8
SET_PARAMETER trigger_port_width_15 8
SET_PARAMETER trigger_port_width_16 8
SET_PARAMETER match_type_1 basic_with_edges
SET_PARAMETER match_type_2 basic_with_edges
SET_PARAMETER match_type_3 basic_with_edges
SET_PARAMETER match_type_4 basic_with_edges
SET_PARAMETER match_units_10 1
SET_PARAMETER match_type_5 basic_with_edges
SET_PARAMETER match_units_11 1
SET_PARAMETER match_type_6 basic_with_edges
SET_PARAMETER match_units_12 1
SET_PARAMETER match_type_7 basic_with_edges
SET_PARAMETER match_units_13 1
SET_PARAMETER match_type_8 basic_with_edges
SET_PARAMETER match_units_14 1
SET_PARAMETER match_type_9 basic_with_edges
SET_PARAMETER match_units_15 1
SET_PARAMETER match_units_16 1
SET_PARAMETER constraint_type external
SET_PARAMETER number_of_trigger_ports 1
SET_PARAMETER check_bramcount false
SET_PARAMETER disable_save_keep false
SET_PARAMETER sample_on Rising
SET_PARAMETER counter_width_10 Disabled
SET_PARAMETER counter_width_11 Disabled
SET_PARAMETER counter_width_12 Disabled
SET_PARAMETER enable_storage_qualification false
SET_PARAMETER counter_width_13 Disabled
SET_PARAMETER counter_width_14 Disabled
SET_PARAMETER counter_width_15 Disabled
SET_PARAMETER counter_width_16 Disabled
SET_PARAMETER data_port_width 64
SET_PARAMETER enable_trigger_output_port false
SET_PARAMETER use_rpms true
SET_PARAMETER match_units_1 1
SET_PARAMETER match_units_2 1
SET_PARAMETER match_units_3 1
SET_PARAMETER match_units_4 1
SET_PARAMETER match_units_5 1
SET_PARAMETER match_units_6 1
SET_PARAMETER max_sequence_levels 1
SET_PARAMETER match_units_7 1
SET_PARAMETER sample_data_depth 4096
SET_PARAMETER match_units_8 1
SET_PARAMETER match_units_9 1
SET_PARAMETER counter_width_1 Disabled
SET_PARAMETER counter_width_2 Disabled
SET_PARAMETER counter_width_3 Disabled
SET_PARAMETER counter_width_4 Disabled
SET_PARAMETER counter_width_5 Disabled
SET_PARAMETER exclude_from_data_storage_1 true
SET_PARAMETER counter_width_6 Disabled
SET_PARAMETER exclude_from_data_storage_10 true
SET_PARAMETER exclude_from_data_storage_2 true
SET_PARAMETER counter_width_7 Disabled
SET_PARAMETER exclude_from_data_storage_11 true
SET_PARAMETER exclude_from_data_storage_3 true
SET_PARAMETER counter_width_8 Disabled
SET_PARAMETER exclude_from_data_storage_12 true
SET_PARAMETER exclude_from_data_storage_4 true
SET_PARAMETER counter_width_9 Disabled
SET_PARAMETER exclude_from_data_storage_13 true
SET_PARAMETER exclude_from_data_storage_5 true
SET_PARAMETER exclude_from_data_storage_14 true
SET_PARAMETER exclude_from_data_storage_6 true
SET_PARAMETER exclude_from_data_storage_15 true
SET_PARAMETER exclude_from_data_storage_7 true
SET_PARAMETER exclude_from_data_storage_16 true
SET_PARAMETER exclude_from_data_storage_8 true
SET_PARAMETER exclude_from_data_storage_9 true
SET_PARAMETER trigger_port_width_1 1
SET_PARAMETER trigger_port_width_2 8
SET_PARAMETER trigger_port_width_3 8
SET_PARAMETER trigger_port_width_4 8
SET_PARAMETER trigger_port_width_5 8
SET_CORE_CLASS PSF
SET_CORE_PATH /opt/Xilinx/14.1/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_ila_v1_05_a/
SET_CORE_GUIPATH /opt/Xilinx/14.1/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_ila_v1_05_a/tooldata/coregen/gui/chipscope_ila.tcl
SET_CORE_NAME ILA (ChipScope Pro - Integrated Logic Analyzer)
SET_CORE_VERSION 1.05.a
SET_CORE_VLNV xilinx.com:ip:chipscope_ila:1.05.a
SET_CORE_DATASHEET /opt/Xilinx/14.1/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_ila_v1_05_a/doc/chipscope_ila.pdf
ADD_CORE_DOCUMENT </opt/Xilinx/14.1/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_ila_v1_05_a/doc/chipscope_ila.pdf><Data Sheet>
ADD_CORE_DOCUMENT </opt/Xilinx/14.1/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_ila_v1_05_a/doc/html/change_log.html><Version Information>
