\hypertarget{structNVIC__Type}{}\doxysection{NVIC\+\_\+\+Type Struct Reference}
\label{structNVIC__Type}\index{NVIC\_Type@{NVIC\_Type}}


Structure type to access the Nested Vectored Interrupt Controller (NVIC).  




{\ttfamily \#include $<$core\+\_\+cm4.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf90c80b7c2b48e248780b3781e0df80f}{ISER}} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED0} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga1965a2e68b61d2e2009621f6949211a5}{ICER}} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t {\bfseries RSERVED1} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacf8e38fc2e97316242ddeb7ea959ab90}{ISPR}} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED2} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga46241be64208436d35c9a4f8552575c5}{ICPR}} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED3} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga33e917b381e08dabe4aa5eb2881a7c11}{IABR}} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED4} \mbox{[}56\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6524789fedb94623822c3e0a47f3d06c}{IP}} \mbox{[}240\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED5} \mbox{[}644\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga0b0d7f3131da89c659a2580249432749}{STIR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (NVIC). 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
CMSIS/\+Inc/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\end{DoxyCompactItemize}
