

================================================================
== Vitis HLS Report for 'torgb'
================================================================
* Date:           Wed Jul 23 17:03:39 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        torgb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                  Instance                 |             Module             |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150  |torgb_Pipeline_VITIS_LOOP_24_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%height_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %height" [/home/jeanleo2/yuv_tp/torgb.cpp:9]   --->   Operation 7 'read' 'height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %width" [/home/jeanleo2/yuv_tp/torgb.cpp:9]   --->   Operation 8 'read' 'width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 9 [2/2] (6.91ns)   --->   "%total = mul i32 %height_read, i32 %width_read" [/home/jeanleo2/yuv_tp/torgb.cpp:23]   --->   Operation 9 'mul' 'total' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 10 [1/2] (6.91ns)   --->   "%total = mul i32 %height_read, i32 %width_read" [/home/jeanleo2/yuv_tp/torgb.cpp:23]   --->   Operation 10 'mul' 'total' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.14>
ST_4 : Operation 11 [2/2] (4.14ns)   --->   "%call_ln23 = call void @torgb_Pipeline_VITIS_LOOP_24_1, i32 %total, i32 %ch_y_V_data_V, i4 %ch_y_V_keep_V, i4 %ch_y_V_strb_V, i2 %ch_y_V_user_V, i1 %ch_y_V_last_V, i5 %ch_y_V_id_V, i6 %ch_y_V_dest_V, i32 %ch_u_V_data_V, i4 %ch_u_V_keep_V, i4 %ch_u_V_strb_V, i2 %ch_u_V_user_V, i1 %ch_u_V_last_V, i5 %ch_u_V_id_V, i6 %ch_u_V_dest_V, i32 %ch_v_V_data_V, i4 %ch_v_V_keep_V, i4 %ch_v_V_strb_V, i2 %ch_v_V_user_V, i1 %ch_v_V_last_V, i5 %ch_v_V_id_V, i6 %ch_v_V_dest_V, i32 %ch_r_V_data_V, i4 %ch_r_V_keep_V, i4 %ch_r_V_strb_V, i2 %ch_r_V_user_V, i1 %ch_r_V_last_V, i5 %ch_r_V_id_V, i6 %ch_r_V_dest_V, i32 %ch_g_V_data_V, i4 %ch_g_V_keep_V, i4 %ch_g_V_strb_V, i2 %ch_g_V_user_V, i1 %ch_g_V_last_V, i5 %ch_g_V_id_V, i6 %ch_g_V_dest_V, i32 %ch_b_V_data_V, i4 %ch_b_V_keep_V, i4 %ch_b_V_strb_V, i2 %ch_b_V_user_V, i1 %ch_b_V_last_V, i5 %ch_b_V_id_V, i6 %ch_b_V_dest_V" [/home/jeanleo2/yuv_tp/torgb.cpp:23]   --->   Operation 11 'call' 'call_ln23' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 5.72>
ST_5 : Operation 12 [1/2] (5.72ns)   --->   "%call_ln23 = call void @torgb_Pipeline_VITIS_LOOP_24_1, i32 %total, i32 %ch_y_V_data_V, i4 %ch_y_V_keep_V, i4 %ch_y_V_strb_V, i2 %ch_y_V_user_V, i1 %ch_y_V_last_V, i5 %ch_y_V_id_V, i6 %ch_y_V_dest_V, i32 %ch_u_V_data_V, i4 %ch_u_V_keep_V, i4 %ch_u_V_strb_V, i2 %ch_u_V_user_V, i1 %ch_u_V_last_V, i5 %ch_u_V_id_V, i6 %ch_u_V_dest_V, i32 %ch_v_V_data_V, i4 %ch_v_V_keep_V, i4 %ch_v_V_strb_V, i2 %ch_v_V_user_V, i1 %ch_v_V_last_V, i5 %ch_v_V_id_V, i6 %ch_v_V_dest_V, i32 %ch_r_V_data_V, i4 %ch_r_V_keep_V, i4 %ch_r_V_strb_V, i2 %ch_r_V_user_V, i1 %ch_r_V_last_V, i5 %ch_r_V_id_V, i6 %ch_r_V_dest_V, i32 %ch_g_V_data_V, i4 %ch_g_V_keep_V, i4 %ch_g_V_strb_V, i2 %ch_g_V_user_V, i1 %ch_g_V_last_V, i5 %ch_g_V_id_V, i6 %ch_g_V_dest_V, i32 %ch_b_V_data_V, i4 %ch_b_V_keep_V, i4 %ch_b_V_strb_V, i2 %ch_b_V_user_V, i1 %ch_b_V_last_V, i5 %ch_b_V_id_V, i6 %ch_b_V_dest_V" [/home/jeanleo2/yuv_tp/torgb.cpp:23]   --->   Operation 12 'call' 'call_ln23' <Predicate = true> <Delay = 5.72> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [/home/jeanleo2/yuv_tp/torgb.cpp:9]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_2, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %height"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_2, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_1, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch_y_V_data_V, i4 %ch_y_V_keep_V, i4 %ch_y_V_strb_V, i2 %ch_y_V_user_V, i1 %ch_y_V_last_V, i5 %ch_y_V_id_V, i6 %ch_y_V_dest_V, void @empty_8, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ch_y_V_data_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %ch_y_V_keep_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %ch_y_V_strb_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %ch_y_V_user_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ch_y_V_last_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %ch_y_V_id_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %ch_y_V_dest_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch_u_V_data_V, i4 %ch_u_V_keep_V, i4 %ch_u_V_strb_V, i2 %ch_u_V_user_V, i1 %ch_u_V_last_V, i5 %ch_u_V_id_V, i6 %ch_u_V_dest_V, void @empty_8, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ch_u_V_data_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %ch_u_V_keep_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %ch_u_V_strb_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %ch_u_V_user_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ch_u_V_last_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %ch_u_V_id_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %ch_u_V_dest_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch_v_V_data_V, i4 %ch_v_V_keep_V, i4 %ch_v_V_strb_V, i2 %ch_v_V_user_V, i1 %ch_v_V_last_V, i5 %ch_v_V_id_V, i6 %ch_v_V_dest_V, void @empty_8, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ch_v_V_data_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %ch_v_V_keep_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %ch_v_V_strb_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %ch_v_V_user_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ch_v_V_last_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %ch_v_V_id_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %ch_v_V_dest_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch_r_V_data_V, i4 %ch_r_V_keep_V, i4 %ch_r_V_strb_V, i2 %ch_r_V_user_V, i1 %ch_r_V_last_V, i5 %ch_r_V_id_V, i6 %ch_r_V_dest_V, void @empty_8, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ch_r_V_data_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %ch_r_V_keep_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %ch_r_V_strb_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %ch_r_V_user_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ch_r_V_last_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %ch_r_V_id_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %ch_r_V_dest_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch_g_V_data_V, i4 %ch_g_V_keep_V, i4 %ch_g_V_strb_V, i2 %ch_g_V_user_V, i1 %ch_g_V_last_V, i5 %ch_g_V_id_V, i6 %ch_g_V_dest_V, void @empty_8, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ch_g_V_data_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %ch_g_V_keep_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %ch_g_V_strb_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %ch_g_V_user_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ch_g_V_last_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %ch_g_V_id_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %ch_g_V_dest_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch_b_V_data_V, i4 %ch_b_V_keep_V, i4 %ch_b_V_strb_V, i2 %ch_b_V_user_V, i1 %ch_b_V_last_V, i5 %ch_b_V_id_V, i6 %ch_b_V_dest_V, void @empty_8, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ch_b_V_data_V"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %ch_b_V_keep_V"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %ch_b_V_strb_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %ch_b_V_user_V"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ch_b_V_last_V"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %ch_b_V_id_V"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %ch_b_V_dest_V"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln24 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_r_V_data_V, i4 %ch_r_V_keep_V, i4 %ch_r_V_strb_V, i2 %ch_r_V_user_V, i1 %ch_r_V_last_V, i5 %ch_r_V_id_V, i6 %ch_r_V_dest_V, void @empty_12" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 70 'specaxissidechannel' 'specaxissidechannel_ln24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln24 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_g_V_data_V, i4 %ch_g_V_keep_V, i4 %ch_g_V_strb_V, i2 %ch_g_V_user_V, i1 %ch_g_V_last_V, i5 %ch_g_V_id_V, i6 %ch_g_V_dest_V, void @empty_13" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 71 'specaxissidechannel' 'specaxissidechannel_ln24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln24 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_b_V_data_V, i4 %ch_b_V_keep_V, i4 %ch_b_V_strb_V, i2 %ch_b_V_user_V, i1 %ch_b_V_last_V, i5 %ch_b_V_id_V, i6 %ch_b_V_dest_V, void @empty_14" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 72 'specaxissidechannel' 'specaxissidechannel_ln24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln24 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_u_V_data_V, i4 %ch_u_V_keep_V, i4 %ch_u_V_strb_V, i2 %ch_u_V_user_V, i1 %ch_u_V_last_V, i5 %ch_u_V_id_V, i6 %ch_u_V_dest_V, void @empty_15" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 73 'specaxissidechannel' 'specaxissidechannel_ln24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln24 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_v_V_data_V, i4 %ch_v_V_keep_V, i4 %ch_v_V_strb_V, i2 %ch_v_V_user_V, i1 %ch_v_V_last_V, i5 %ch_v_V_id_V, i6 %ch_v_V_dest_V, void @empty_7" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 74 'specaxissidechannel' 'specaxissidechannel_ln24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln24 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_y_V_data_V, i4 %ch_y_V_keep_V, i4 %ch_y_V_strb_V, i2 %ch_y_V_user_V, i1 %ch_y_V_last_V, i5 %ch_y_V_id_V, i6 %ch_y_V_dest_V, void @empty_9" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 75 'specaxissidechannel' 'specaxissidechannel_ln24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln53 = ret i32 0" [/home/jeanleo2/yuv_tp/torgb.cpp:53]   --->   Operation 76 'ret' 'ret_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ch_y_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_y_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_y_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_y_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_y_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_y_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_y_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_u_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_u_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_u_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_u_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_u_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_u_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_u_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_v_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_v_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_v_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_v_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_v_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_v_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_v_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_g_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_g_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_g_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_g_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_g_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_g_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_g_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_b_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_b_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_b_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_b_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_b_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_b_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_b_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
height_read              (read               ) [ 0011000]
width_read               (read               ) [ 0011000]
total                    (mul                ) [ 0000110]
call_ln23                (call               ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
spectopmodule_ln9        (spectopmodule      ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specaxissidechannel_ln24 (specaxissidechannel) [ 0000000]
specaxissidechannel_ln24 (specaxissidechannel) [ 0000000]
specaxissidechannel_ln24 (specaxissidechannel) [ 0000000]
specaxissidechannel_ln24 (specaxissidechannel) [ 0000000]
specaxissidechannel_ln24 (specaxissidechannel) [ 0000000]
specaxissidechannel_ln24 (specaxissidechannel) [ 0000000]
ret_ln53                 (ret                ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ch_y_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_y_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ch_y_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_y_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ch_y_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_y_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ch_y_V_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_y_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ch_y_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_y_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ch_y_V_id_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_y_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ch_y_V_dest_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_y_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ch_u_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_u_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ch_u_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_u_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ch_u_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_u_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ch_u_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_u_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ch_u_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_u_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ch_u_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_u_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ch_u_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_u_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ch_v_V_data_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_v_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ch_v_V_keep_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_v_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="ch_v_V_strb_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_v_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="ch_v_V_user_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_v_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="ch_v_V_last_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_v_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="ch_v_V_id_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_v_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="ch_v_V_dest_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_v_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="ch_r_V_data_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="ch_r_V_keep_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="ch_r_V_strb_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="ch_r_V_user_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="ch_r_V_last_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="ch_r_V_id_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="ch_r_V_dest_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="ch_g_V_data_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_g_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="ch_g_V_keep_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_g_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="ch_g_V_strb_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_g_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="ch_g_V_user_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_g_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="ch_g_V_last_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_g_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="ch_g_V_id_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_g_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="ch_g_V_dest_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_g_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="ch_b_V_data_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_b_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="ch_b_V_keep_V">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_b_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="ch_b_V_strb_V">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_b_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="ch_b_V_user_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_b_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="ch_b_V_last_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_b_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="ch_b_V_id_V">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_b_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="ch_b_V_dest_V">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_b_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="torgb_Pipeline_VITIS_LOOP_24_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="height_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="width_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="1"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="0" index="3" bw="4" slack="0"/>
<pin id="155" dir="0" index="4" bw="4" slack="0"/>
<pin id="156" dir="0" index="5" bw="2" slack="0"/>
<pin id="157" dir="0" index="6" bw="1" slack="0"/>
<pin id="158" dir="0" index="7" bw="5" slack="0"/>
<pin id="159" dir="0" index="8" bw="6" slack="0"/>
<pin id="160" dir="0" index="9" bw="32" slack="0"/>
<pin id="161" dir="0" index="10" bw="4" slack="0"/>
<pin id="162" dir="0" index="11" bw="4" slack="0"/>
<pin id="163" dir="0" index="12" bw="2" slack="0"/>
<pin id="164" dir="0" index="13" bw="1" slack="0"/>
<pin id="165" dir="0" index="14" bw="5" slack="0"/>
<pin id="166" dir="0" index="15" bw="6" slack="0"/>
<pin id="167" dir="0" index="16" bw="32" slack="0"/>
<pin id="168" dir="0" index="17" bw="4" slack="0"/>
<pin id="169" dir="0" index="18" bw="4" slack="0"/>
<pin id="170" dir="0" index="19" bw="2" slack="0"/>
<pin id="171" dir="0" index="20" bw="1" slack="0"/>
<pin id="172" dir="0" index="21" bw="5" slack="0"/>
<pin id="173" dir="0" index="22" bw="6" slack="0"/>
<pin id="174" dir="0" index="23" bw="32" slack="0"/>
<pin id="175" dir="0" index="24" bw="4" slack="0"/>
<pin id="176" dir="0" index="25" bw="4" slack="0"/>
<pin id="177" dir="0" index="26" bw="2" slack="0"/>
<pin id="178" dir="0" index="27" bw="1" slack="0"/>
<pin id="179" dir="0" index="28" bw="5" slack="0"/>
<pin id="180" dir="0" index="29" bw="6" slack="0"/>
<pin id="181" dir="0" index="30" bw="32" slack="0"/>
<pin id="182" dir="0" index="31" bw="4" slack="0"/>
<pin id="183" dir="0" index="32" bw="4" slack="0"/>
<pin id="184" dir="0" index="33" bw="2" slack="0"/>
<pin id="185" dir="0" index="34" bw="1" slack="0"/>
<pin id="186" dir="0" index="35" bw="5" slack="0"/>
<pin id="187" dir="0" index="36" bw="6" slack="0"/>
<pin id="188" dir="0" index="37" bw="32" slack="0"/>
<pin id="189" dir="0" index="38" bw="4" slack="0"/>
<pin id="190" dir="0" index="39" bw="4" slack="0"/>
<pin id="191" dir="0" index="40" bw="2" slack="0"/>
<pin id="192" dir="0" index="41" bw="1" slack="0"/>
<pin id="193" dir="0" index="42" bw="5" slack="0"/>
<pin id="194" dir="0" index="43" bw="6" slack="0"/>
<pin id="195" dir="1" index="44" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln23/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="0" index="1" bw="32" slack="1"/>
<pin id="242" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="total/2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="height_read_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="248" class="1005" name="width_read_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="253" class="1005" name="total_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="total "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="142"><net_src comp="88" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="88" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="196"><net_src comp="90" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="150" pin=4"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="150" pin=5"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="150" pin=6"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="150" pin=7"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="150" pin=8"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="150" pin=9"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="150" pin=10"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="150" pin=11"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="150" pin=12"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="150" pin=13"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="150" pin=14"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="150" pin=15"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="150" pin=16"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="150" pin=17"/></net>

<net id="213"><net_src comp="36" pin="0"/><net_sink comp="150" pin=18"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="150" pin=19"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="150" pin=20"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="150" pin=21"/></net>

<net id="217"><net_src comp="44" pin="0"/><net_sink comp="150" pin=22"/></net>

<net id="218"><net_src comp="46" pin="0"/><net_sink comp="150" pin=23"/></net>

<net id="219"><net_src comp="48" pin="0"/><net_sink comp="150" pin=24"/></net>

<net id="220"><net_src comp="50" pin="0"/><net_sink comp="150" pin=25"/></net>

<net id="221"><net_src comp="52" pin="0"/><net_sink comp="150" pin=26"/></net>

<net id="222"><net_src comp="54" pin="0"/><net_sink comp="150" pin=27"/></net>

<net id="223"><net_src comp="56" pin="0"/><net_sink comp="150" pin=28"/></net>

<net id="224"><net_src comp="58" pin="0"/><net_sink comp="150" pin=29"/></net>

<net id="225"><net_src comp="60" pin="0"/><net_sink comp="150" pin=30"/></net>

<net id="226"><net_src comp="62" pin="0"/><net_sink comp="150" pin=31"/></net>

<net id="227"><net_src comp="64" pin="0"/><net_sink comp="150" pin=32"/></net>

<net id="228"><net_src comp="66" pin="0"/><net_sink comp="150" pin=33"/></net>

<net id="229"><net_src comp="68" pin="0"/><net_sink comp="150" pin=34"/></net>

<net id="230"><net_src comp="70" pin="0"/><net_sink comp="150" pin=35"/></net>

<net id="231"><net_src comp="72" pin="0"/><net_sink comp="150" pin=36"/></net>

<net id="232"><net_src comp="74" pin="0"/><net_sink comp="150" pin=37"/></net>

<net id="233"><net_src comp="76" pin="0"/><net_sink comp="150" pin=38"/></net>

<net id="234"><net_src comp="78" pin="0"/><net_sink comp="150" pin=39"/></net>

<net id="235"><net_src comp="80" pin="0"/><net_sink comp="150" pin=40"/></net>

<net id="236"><net_src comp="82" pin="0"/><net_sink comp="150" pin=41"/></net>

<net id="237"><net_src comp="84" pin="0"/><net_sink comp="150" pin=42"/></net>

<net id="238"><net_src comp="86" pin="0"/><net_sink comp="150" pin=43"/></net>

<net id="246"><net_src comp="138" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="251"><net_src comp="144" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="256"><net_src comp="239" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="150" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ch_r_V_data_V | {4 5 }
	Port: ch_r_V_keep_V | {4 5 }
	Port: ch_r_V_strb_V | {4 5 }
	Port: ch_r_V_user_V | {4 5 }
	Port: ch_r_V_last_V | {4 5 }
	Port: ch_r_V_id_V | {4 5 }
	Port: ch_r_V_dest_V | {4 5 }
	Port: ch_g_V_data_V | {4 5 }
	Port: ch_g_V_keep_V | {4 5 }
	Port: ch_g_V_strb_V | {4 5 }
	Port: ch_g_V_user_V | {4 5 }
	Port: ch_g_V_last_V | {4 5 }
	Port: ch_g_V_id_V | {4 5 }
	Port: ch_g_V_dest_V | {4 5 }
	Port: ch_b_V_data_V | {4 5 }
	Port: ch_b_V_keep_V | {4 5 }
	Port: ch_b_V_strb_V | {4 5 }
	Port: ch_b_V_user_V | {4 5 }
	Port: ch_b_V_last_V | {4 5 }
	Port: ch_b_V_id_V | {4 5 }
	Port: ch_b_V_dest_V | {4 5 }
 - Input state : 
	Port: torgb : width | {1 }
	Port: torgb : height | {1 }
	Port: torgb : ch_y_V_data_V | {4 5 }
	Port: torgb : ch_y_V_keep_V | {4 5 }
	Port: torgb : ch_y_V_strb_V | {4 5 }
	Port: torgb : ch_y_V_user_V | {4 5 }
	Port: torgb : ch_y_V_last_V | {4 5 }
	Port: torgb : ch_y_V_id_V | {4 5 }
	Port: torgb : ch_y_V_dest_V | {4 5 }
	Port: torgb : ch_u_V_data_V | {4 5 }
	Port: torgb : ch_u_V_keep_V | {4 5 }
	Port: torgb : ch_u_V_strb_V | {4 5 }
	Port: torgb : ch_u_V_user_V | {4 5 }
	Port: torgb : ch_u_V_last_V | {4 5 }
	Port: torgb : ch_u_V_id_V | {4 5 }
	Port: torgb : ch_u_V_dest_V | {4 5 }
	Port: torgb : ch_v_V_data_V | {4 5 }
	Port: torgb : ch_v_V_keep_V | {4 5 }
	Port: torgb : ch_v_V_strb_V | {4 5 }
	Port: torgb : ch_v_V_user_V | {4 5 }
	Port: torgb : ch_v_V_last_V | {4 5 }
	Port: torgb : ch_v_V_id_V | {4 5 }
	Port: torgb : ch_v_V_dest_V | {4 5 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|    mul   |                 grp_fu_239                |    3    |   165   |    50   |
|----------|-------------------------------------------|---------|---------|---------|
|   call   | grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150 |    0    |    31   |    77   |
|----------|-------------------------------------------|---------|---------|---------|
|   read   |          height_read_read_fu_138          |    0    |    0    |    0    |
|          |           width_read_read_fu_144          |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           |    3    |   196   |   127   |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|height_read_reg_243|   32   |
|   total_reg_253   |   32   |
| width_read_reg_248|   32   |
+-------------------+--------+
|       Total       |   96   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   196  |   127  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   96   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   292  |   127  |
+-----------+--------+--------+--------+
