#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 23 23:31:24 2022
# Process ID: 15416
# Current directory: D:/FPGA/ZYNQ_7010_FPGA/hs_ad_da
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7584 D:\FPGA\ZYNQ_7010_FPGA\hs_ad_da\hs_ad_da.xpr
# Log file: D:/FPGA/ZYNQ_7010_FPGA/hs_ad_da/vivado.log
# Journal file: D:/FPGA/ZYNQ_7010_FPGA/hs_ad_da\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/ZYNQ_7010_FPGA/hs_ad_da/hs_ad_da.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2018/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 857.895 ; gain = 238.840
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1862.535 ; gain = 715.926
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1927.324 ; gain = 29.586
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_hw
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 23 23:37:08 2022...
