#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Mar 16 16:42:41 2015
# Process ID: 1900
# Log file: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/vivado.log
# Journal file: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Zhengcheng Tao/Downloads/aurora_sim.v', nor could it be found using path 'C:/Users/ZhengchengTao/Downloads/aurora_sim.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 805.875 ; gain = 244.195
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property source_mgmt_mode DisplayOnly [current_project]
file mkdir C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sim_1/new
can't create directory "C:/Users/Zhengcheng": permission denied
file mkdir C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sim_1/new
can't create directory "C:/Users/Zhengcheng": permission denied
file mkdir C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sim_1/new
can't create directory "C:/Users/Zhengcheng": permission denied
file mkdir C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sim_1/new
can't create directory "C:/Users/Zhengcheng": permission denied
file mkdir C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sim_1/new
can't create directory "C:/Users/Zhengcheng": permission denied
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sim_1/new
can't create directory "C:/Users/Zhengcheng": permission denied
file mkdir {C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sim_1/new}
close [ open {C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sim_1/new/aurora_sim.v} w ]
add_files -fileset sim_1 {{C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sim_1/new/aurora_sim.v}}
remove_files -fileset sim_1 {{C:/Users/Zhengcheng Tao/Downloads/aurora_sim.v}}
reset_run trigger_clock_synth_synth_1
reset_run aurora_8b10b_0_synth_1
reset_run aurora_8b10b_1_synth_1
reset_run gig_ethernet_pcs_pma_0_synth_1
reset_run link_axis_data_fifo_synth_1
reset_run TP_raw_stub_fifo_synth_1
reset_run synth_1
launch_runs impl_1
[Mon Mar 16 16:46:49 2015] Launched trigger_clock_synth_synth_1, aurora_8b10b_0_synth_1, aurora_8b10b_1_synth_1, gig_ethernet_pcs_pma_0_synth_1, link_axis_data_fifo_synth_1, TP_raw_stub_fifo_synth_1, synth_1...
Run output will be captured here:
trigger_clock_synth_synth_1: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/trigger_clock_synth_synth_1/runme.log
aurora_8b10b_0_synth_1: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/aurora_8b10b_0_synth_1/runme.log
aurora_8b10b_1_synth_1: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/aurora_8b10b_1_synth_1/runme.log
gig_ethernet_pcs_pma_0_synth_1: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/gig_ethernet_pcs_pma_0_synth_1/runme.log
link_axis_data_fifo_synth_1: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/link_axis_data_fifo_synth_1/runme.log
TP_raw_stub_fifo_synth_1: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/TP_raw_stub_fifo_synth_1/runme.log
synth_1: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/synth_1/runme.log
[Mon Mar 16 16:46:49 2015] Launched impl_1...
Run output will be captured here: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 811.227 ; gain = 0.000
reset_run gig_ethernet_pcs_pma_0_synth_1
reset_run link_axis_data_fifo_synth_1
reset_run TP_raw_stub_fifo_synth_1
reset_run synth_1
launch_runs synth_1
[Mon Mar 16 16:55:03 2015] Launched gig_ethernet_pcs_pma_0_synth_1, link_axis_data_fifo_synth_1, TP_raw_stub_fifo_synth_1...
Run output will be captured here:
gig_ethernet_pcs_pma_0_synth_1: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/gig_ethernet_pcs_pma_0_synth_1/runme.log
link_axis_data_fifo_synth_1: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/link_axis_data_fifo_synth_1/runme.log
TP_raw_stub_fifo_synth_1: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/TP_raw_stub_fifo_synth_1/runme.log
[Mon Mar 16 16:55:03 2015] Launched synth_1...
Run output will be captured here: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/synth_1/runme.log
reset_target all [get_files  {{C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/link_axis_data_fifo/link_axis_data_fifo.xci}}]
delete_ip_run [get_files -of_objects [get_fileset link_axis_data_fifo] {{C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/link_axis_data_fifo/link_axis_data_fifo.xci}}]
INFO: [Project 1-386] Moving file 'C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/link_axis_data_fifo/link_axis_data_fifo.xci' from fileset 'link_axis_data_fifo' to fileset 'sources_1'.
reset_target all [get_files  {{C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci}}]
delete_ip_run [get_files -of_objects [get_fileset gig_ethernet_pcs_pma_0] {{C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci}}]
INFO: [Project 1-386] Moving file 'C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci' from fileset 'gig_ethernet_pcs_pma_0' to fileset 'sources_1'.
reset_target all [get_files  {{C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/TP_raw_stub_fifo/TP_raw_stub_fifo.xci}}]
delete_ip_run [get_files -of_objects [get_fileset TP_raw_stub_fifo] {{C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/TP_raw_stub_fifo/TP_raw_stub_fifo.xci}}]
INFO: [Project 1-386] Moving file 'C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/TP_raw_stub_fifo/TP_raw_stub_fifo.xci' from fileset 'TP_raw_stub_fifo' to fileset 'sources_1'.
generate_target all [get_files  {{C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'gig_ethernet_pcs_pma_0'...
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 816.348 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci}}]
launch_run  gig_ethernet_pcs_pma_0_synth_1
[Mon Mar 16 16:58:45 2015] Launched gig_ethernet_pcs_pma_0_synth_1...
Run output will be captured here: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/gig_ethernet_pcs_pma_0_synth_1/runme.log
generate_target all [get_files  {{C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/link_axis_data_fifo/link_axis_data_fifo.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'link_axis_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'link_axis_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'link_axis_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'link_axis_data_fifo'...
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/link_axis_data_fifo/link_axis_data_fifo.xci}}]
launch_run  link_axis_data_fifo_synth_1
[Mon Mar 16 16:58:53 2015] Launched link_axis_data_fifo_synth_1...
Run output will be captured here: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/link_axis_data_fifo_synth_1/runme.log
generate_target all [get_files  {{C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/TP_raw_stub_fifo/TP_raw_stub_fifo.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'TP_raw_stub_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'TP_raw_stub_fifo'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'TP_raw_stub_fifo' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'TP_raw_stub_fifo'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'TP_raw_stub_fifo' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'TP_raw_stub_fifo'...
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/TP_raw_stub_fifo/TP_raw_stub_fifo.xci}}]
launch_run  TP_raw_stub_fifo_synth_1
[Mon Mar 16 16:59:02 2015] Launched TP_raw_stub_fifo_synth_1...
Run output will be captured here: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/TP_raw_stub_fifo_synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Mon Mar 16 17:01:41 2015] Launched synth_1...
Run output will be captured here: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1
[Mon Mar 16 17:04:55 2015] Launched impl_1...
Run output will be captured here: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Mar 16 17:11:51 2015] Launched synth_1...
Run output will be captured here: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/synth_1/runme.log
[Mon Mar 16 17:11:51 2015] Launched impl_1...
Run output will be captured here: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210203826185A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210203826185A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203826185A
set_property PROGRAM.FILE {C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
ERROR: [Labtools 27-2149] File C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/top.bit not found. Check file name and file permissions.
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/temp/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 966.406 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7vx690t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
reset_run synth_1
launch_runs impl_1
[Tue Mar 17 12:06:44 2015] Launched synth_1...
Run output will be captured here: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/synth_1/runme.log
[Tue Mar 17 12:06:44 2015] Launched impl_1...
Run output will be captured here: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Mar 17 12:15:50 2015] Launched impl_1...
Run output will be captured here: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.898 ; gain = 0.000
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210203826185A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210203826185A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203826185A
set_property PROGRAM.FILE {C:\temp\top.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {C:/temp/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7vx690t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
reset_run synth_1
launch_runs impl_1
[Tue Mar 17 13:03:12 2015] Launched synth_1...
Run output will be captured here: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/synth_1/runme.log
[Tue Mar 17 13:03:12 2015] Launched impl_1...
Run output will be captured here: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Mar 17 13:12:09 2015] Launched impl_1...
Run output will be captured here: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.930 ; gain = 0.000
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210203826185A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210203826185A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203826185A
set_property PROGRAM.FILE {C:\temp\top.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {C:/temp/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7vx690t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/temp/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1001.930 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7vx690t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
close [ open {C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Reset_Synchronizer.v} w ]
add_files {{C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Reset_Synchronizer.v}}
reset_run synth_1
launch_runs impl_1
[Tue Mar 17 14:13:39 2015] Launched synth_1...
Run output will be captured here: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/synth_1/runme.log
[Tue Mar 17 14:13:39 2015] Launched impl_1...
Run output will be captured here: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Mar 17 14:28:57 2015] Launched impl_1...
Run output will be captured here: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1001.930 ; gain = 0.000
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210203826185A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210203826185A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203826185A
set_property PROGRAM.FILE {C:\temp\top.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {C:/temp/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7vx690t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/temp/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1001.930 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7vx690t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
reset_run synth_1
launch_runs impl_1
[Tue Mar 17 14:42:18 2015] Launched synth_1...
Run output will be captured here: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/synth_1/runme.log
[Tue Mar 17 14:42:18 2015] Launched impl_1...
Run output will be captured here: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Mar 17 14:51:42 2015] Launched impl_1...
Run output will be captured here: C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.930 ; gain = 0.000
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210203826185A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210203826185A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203826185A
set_property PROGRAM.FILE {C:\temp\top.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {C:/temp/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7vx690t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/temp/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1001.930 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7vx690t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 17 15:00:02 2015...
