module mux4_1 (
    input wire s0, s1,
    input wire a, b, c, d,
    output wire y
);
wire w0, w1, w2, w3, w4, w5;
assign and0 = a & ~s0 & ~s1;
assign and1 = b & ~s0 & s1;
assign and2 = c & s0 & ~s1;
assign and3 = d & s0 & s1;
assign w4 = w0 | w1;
assign w5 = w2 | w3;
assign y = w4 | w5;
endmodule
