C:/lscc/radiant/2024.2/questasim/win64/VisualizerRls/bin/viscom.exe -nolock -quiet -jmem_size 393216 work.lab1_testbench work.lab1_wc -quiet -auto_acc_if_foreign -work work -L iCE40UP +acc -allow_unnamed -o _opt2 -id 1-00be43eaeac0-68b70354-3ab-7c70 +__design_bin_path+C:/Users/wchan/Documents/GitHub/e155Lab1/fpga/radiant_project/lab1_wc +__betafsm