LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY OurProject IS

PORT(clk:IN STD_LOGIC;buttons: IN STD_LOGIC_VECTOR(1 DOWNTO 0);outl,outm :OUT STD_LOGIC_VECTOR(6 DownTO 0));

END OurProject;

ARCHITECTURE f OF OurProject IS

COMPONENT clk_generator
PORT(clk_50M:IN STD_LOGIC ;clk_1Hz:out STD_LOGIC);
END COMPONENT;

COMPONENT seven_seg_dec
port(input:IN std_logic_vector(3 DOwnTO 0);output:out std_logic_vector(6 DownTO 0));
End COMPONENT;

COMPONENT sixty_counter
PORT(clk1 :IN STD_LOGIC; rp:IN STD_LOGIC_VECTOR(1 DOWNTO 0); countl,countm :OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
END COMPONENT;

BEGIN


END f;