{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574568740969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574568740975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 01:12:20 2019 " "Processing started: Sun Nov 24 01:12:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574568740975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568740975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PO-PC -c PO-PC " "Command: quartus_map --read_settings_files=on --write_settings_files=off PO-PC -c PO-PC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568740976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574568741729 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574568741729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-arch " "Found design unit 1: pc-arch" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752645 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "po.vhd 2 1 " "Found 2 design units, including 1 entities, in source file po.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 po-arch " "Found design unit 1: po-arch" {  } { { "po.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/po.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752650 ""} { "Info" "ISGN_ENTITY_NAME" "1 po " "Found entity 1: po" {  } { { "po.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/po.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752650 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fsm_go_back.vhd " "Can't analyze file -- file fsm_go_back.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1574568752658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-behavior " "Found design unit 1: somador-behavior" {  } { { "somador.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/somador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752664 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topLevel-arch " "Found design unit 1: topLevel-arch" {  } { { "topLevel.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/topLevel.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752669 ""} { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/topLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752669 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "comparador.vhd " "Can't analyze file -- file comparador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1574568752678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-arch " "Found design unit 1: divisor-arch" {  } { { "divisor.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/divisor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752682 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fte-arch_1 " "Found design unit 1: fte-arch_1" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752687 ""} { "Info" "ISGN_ENTITY_NAME" "1 fte " "Found entity 1: fte" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multplex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multplex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multplex-behavior " "Found design unit 1: multplex-behavior" {  } { { "multplex.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/multplex.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752693 ""} { "Info" "ISGN_ENTITY_NAME" "1 multplex " "Found entity 1: multplex" {  } { { "multplex.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/multplex.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadormenor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadormenor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadorMenor-behavior " "Found design unit 1: comparadorMenor-behavior" {  } { { "comparadorMenor.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/comparadorMenor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752698 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadorMenor " "Found entity 1: comparadorMenor" {  } { { "comparadorMenor.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/comparadorMenor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leitormemoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leitormemoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leitorMemoria-arch " "Found design unit 1: leitorMemoria-arch" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752703 ""} { "Info" "ISGN_ENTITY_NAME" "1 leitorMemoria " "Found entity 1: leitorMemoria" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752703 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "deslocador.vhd " "Can't analyze file -- file deslocador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1574568752711 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "subtrator.vhd " "Can't analyze file -- file subtrator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1574568752718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enablequantidade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enablequantidade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enableQuantidade-arch " "Found design unit 1: enableQuantidade-arch" {  } { { "enableQuantidade.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/enableQuantidade.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752722 ""} { "Info" "ISGN_ENTITY_NAME" "1 enableQuantidade " "Found entity 1: enableQuantidade" {  } { { "enableQuantidade.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/enableQuantidade.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "media.vhd 2 1 " "Found 2 design units, including 1 entities, in source file media.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 media-arch " "Found design unit 1: media-arch" {  } { { "media.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/media.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752727 ""} { "Info" "ISGN_ENTITY_NAME" "1 media " "Found entity 1: media" {  } { { "media.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/media.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752727 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector divisor.vhd(16) " "VHDL type inferencing warning at divisor.vhd(16): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "divisor.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/divisor.vhd" 16 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574568752729 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector fte.vhd(16) " "VHDL type inferencing warning at fte.vhd(16): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 16 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574568752729 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector fte.vhd(19) " "VHDL type inferencing warning at fte.vhd(19): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 19 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574568752729 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector fte.vhd(20) " "VHDL type inferencing warning at fte.vhd(20): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 20 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574568752729 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevel " "Elaborating entity \"topLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574568752813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "media media:md " "Elaborating entity \"media\" for hierarchy \"media:md\"" {  } { { "topLevel.vhd" "md" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/topLevel.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574568752817 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "y\[15..4\] media.vhd(12) " "Using initial value X (don't care) for net \"y\[15..4\]\" at media.vhd(12)" {  } { { "media.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/media.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752819 "|topLevel|media:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fte fte:ft " "Elaborating entity \"fte\" for hierarchy \"fte:ft\"" {  } { { "topLevel.vhd" "ft" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/topLevel.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574568752821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"pc:pc1\"" {  } { { "topLevel.vhd" "pc1" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/topLevel.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574568752825 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enableSoma pc.vhd(5) " "VHDL Signal Declaration warning at pc.vhd(5): used implicit default value for signal \"enableSoma\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574568752827 "|topLevel|pc:pc1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enableDivisao pc.vhd(11) " "VHDL Signal Declaration warning at pc.vhd(11): used implicit default value for signal \"enableDivisao\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574568752827 "|topLevel|pc:pc1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enabler1 pc.vhd(17) " "VHDL Process Statement warning at pc.vhd(17): inferring latch(es) for signal or variable \"enabler1\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574568752827 "|topLevel|pc:pc1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lerMem pc.vhd(17) " "VHDL Process Statement warning at pc.vhd(17): inferring latch(es) for signal or variable \"lerMem\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574568752827 "|topLevel|pc:pc1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tx pc.vhd(17) " "VHDL Process Statement warning at pc.vhd(17): inferring latch(es) for signal or variable \"tx\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574568752827 "|topLevel|pc:pc1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enableQTD pc.vhd(17) " "VHDL Process Statement warning at pc.vhd(17): inferring latch(es) for signal or variable \"enableQTD\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574568752827 "|topLevel|pc:pc1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enableRMenor pc.vhd(17) " "VHDL Process Statement warning at pc.vhd(17): inferring latch(es) for signal or variable \"enableRMenor\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574568752827 "|topLevel|pc:pc1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enableRMaior pc.vhd(17) " "VHDL Process Statement warning at pc.vhd(17): inferring latch(es) for signal or variable \"enableRMaior\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574568752827 "|topLevel|pc:pc1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enableRQTD pc.vhd(17) " "VHDL Process Statement warning at pc.vhd(17): inferring latch(es) for signal or variable \"enableRQTD\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574568752827 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableRQTD pc.vhd(17) " "Inferred latch for \"enableRQTD\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752827 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableRMaior pc.vhd(17) " "Inferred latch for \"enableRMaior\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752827 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableRMenor pc.vhd(17) " "Inferred latch for \"enableRMenor\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752827 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableQTD pc.vhd(17) " "Inferred latch for \"enableQTD\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752827 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx pc.vhd(17) " "Inferred latch for \"tx\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752827 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMem\[0\] pc.vhd(17) " "Inferred latch for \"lerMem\[0\]\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752827 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMem\[1\] pc.vhd(17) " "Inferred latch for \"lerMem\[1\]\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752827 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMem\[2\] pc.vhd(17) " "Inferred latch for \"lerMem\[2\]\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752827 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMem\[3\] pc.vhd(17) " "Inferred latch for \"lerMem\[3\]\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752828 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMem\[4\] pc.vhd(17) " "Inferred latch for \"lerMem\[4\]\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752828 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMem\[5\] pc.vhd(17) " "Inferred latch for \"lerMem\[5\]\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752828 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMem\[6\] pc.vhd(17) " "Inferred latch for \"lerMem\[6\]\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752828 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMem\[7\] pc.vhd(17) " "Inferred latch for \"lerMem\[7\]\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752828 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMem\[8\] pc.vhd(17) " "Inferred latch for \"lerMem\[8\]\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752828 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMem\[9\] pc.vhd(17) " "Inferred latch for \"lerMem\[9\]\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752828 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enabler1 pc.vhd(17) " "Inferred latch for \"enabler1\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568752828 "|topLevel|pc:pc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leitorMemoria leitorMemoria:LM " "Elaborating entity \"leitorMemoria\" for hierarchy \"leitorMemoria:LM\"" {  } { { "topLevel.vhd" "LM" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/topLevel.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574568752830 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e0 leitorMemoria.vhd(12) " "VHDL Process Statement warning at leitorMemoria.vhd(12): signal \"e0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 12 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574568752831 "|topLevel|leitorMemoria:LM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e1 leitorMemoria.vhd(13) " "VHDL Process Statement warning at leitorMemoria.vhd(13): signal \"e1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574568752831 "|topLevel|leitorMemoria:LM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e2 leitorMemoria.vhd(14) " "VHDL Process Statement warning at leitorMemoria.vhd(14): signal \"e2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574568752831 "|topLevel|leitorMemoria:LM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e3 leitorMemoria.vhd(15) " "VHDL Process Statement warning at leitorMemoria.vhd(15): signal \"e3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574568752831 "|topLevel|leitorMemoria:LM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e4 leitorMemoria.vhd(16) " "VHDL Process Statement warning at leitorMemoria.vhd(16): signal \"e4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574568752831 "|topLevel|leitorMemoria:LM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e5 leitorMemoria.vhd(17) " "VHDL Process Statement warning at leitorMemoria.vhd(17): signal \"e5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574568752831 "|topLevel|leitorMemoria:LM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e6 leitorMemoria.vhd(18) " "VHDL Process Statement warning at leitorMemoria.vhd(18): signal \"e6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574568752831 "|topLevel|leitorMemoria:LM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e7 leitorMemoria.vhd(19) " "VHDL Process Statement warning at leitorMemoria.vhd(19): signal \"e7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574568752831 "|topLevel|leitorMemoria:LM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e8 leitorMemoria.vhd(20) " "VHDL Process Statement warning at leitorMemoria.vhd(20): signal \"e8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574568752831 "|topLevel|leitorMemoria:LM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e9 leitorMemoria.vhd(21) " "VHDL Process Statement warning at leitorMemoria.vhd(21): signal \"e9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574568752831 "|topLevel|leitorMemoria:LM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "po po:po1 " "Elaborating entity \"po\" for hierarchy \"po:po1\"" {  } { { "topLevel.vhd" "po1" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/topLevel.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574568752833 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_pp_wbits.vhd 2 1 " "Using design file reg_pp_wbits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_pp_Wbits-arch_1 " "Found design unit 1: reg_pp_Wbits-arch_1" {  } { { "reg_pp_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/reg_pp_wbits.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752854 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_pp_Wbits " "Found entity 1: reg_pp_Wbits" {  } { { "reg_pp_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/reg_pp_wbits.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752854 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574568752854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pp_Wbits po:po1\|reg_pp_Wbits:r1 " "Elaborating entity \"reg_pp_Wbits\" for hierarchy \"po:po1\|reg_pp_Wbits:r1\"" {  } { { "po.vhd" "r1" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/po.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574568752856 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparadormaior.vhd 2 1 " "Using design file comparadormaior.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadorMaior-behavior " "Found design unit 1: comparadorMaior-behavior" {  } { { "comparadormaior.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/comparadormaior.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752882 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadorMaior " "Found entity 1: comparadorMaior" {  } { { "comparadormaior.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/comparadormaior.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574568752882 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574568752882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparadorMaior po:po1\|comparadorMaior:cmpMaior " "Elaborating entity \"comparadorMaior\" for hierarchy \"po:po1\|comparadorMaior:cmpMaior\"" {  } { { "po.vhd" "cmpMaior" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/po.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574568752884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparadorMenor po:po1\|comparadorMenor:cmpMenor " "Elaborating entity \"comparadorMenor\" for hierarchy \"po:po1\|comparadorMenor:cmpMenor\"" {  } { { "po.vhd" "cmpMenor" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/po.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574568752888 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a comparadorMenor.vhd(18) " "VHDL Process Statement warning at comparadorMenor.vhd(18): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadorMenor.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/comparadorMenor.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574568752889 "|topLevel|po:po1|comparadorMenor:cmpMenor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b comparadorMenor.vhd(18) " "VHDL Process Statement warning at comparadorMenor.vhd(18): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadorMenor.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/comparadorMenor.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574568752889 "|topLevel|po:po1|comparadorMenor:cmpMenor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador po:po1\|somador:smd " "Elaborating entity \"somador\" for hierarchy \"po:po1\|somador:smd\"" {  } { { "po.vhd" "smd" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/po.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574568752893 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574568753668 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc:pc1\|enableRQTD pc:pc1\|enableRMaior " "Duplicate LATCH primitive \"pc:pc1\|enableRQTD\" merged with LATCH primitive \"pc:pc1\|enableRMaior\"" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 10 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574568753714 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1574568753714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|enableRMaior " "Latch pc:pc1\|enableRMaior has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[2\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574568753714 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574568753714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|enableRMenor " "Latch pc:pc1\|enableRMenor has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[1\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574568753714 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574568753714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|enableQTD " "Latch pc:pc1\|enableQTD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[1\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574568753714 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574568753714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|lerMem\[0\] " "Latch pc:pc1\|lerMem\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[5\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574568753714 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574568753714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|lerMem\[1\] " "Latch pc:pc1\|lerMem\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[0\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574568753714 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574568753714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|lerMem\[2\] " "Latch pc:pc1\|lerMem\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[5\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574568753714 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574568753714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|lerMem\[3\] " "Latch pc:pc1\|lerMem\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[0\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574568753715 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574568753715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|lerMem\[4\] " "Latch pc:pc1\|lerMem\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[5\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574568753715 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574568753715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|lerMem\[5\] " "Latch pc:pc1\|lerMem\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[5\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574568753715 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574568753715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|lerMem\[6\] " "Latch pc:pc1\|lerMem\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[4\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574568753715 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574568753715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|lerMem\[7\] " "Latch pc:pc1\|lerMem\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[0\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574568753715 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574568753715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|lerMem\[8\] " "Latch pc:pc1\|lerMem\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[0\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574568753715 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574568753715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|lerMem\[9\] " "Latch pc:pc1\|lerMem\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[0\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574568753715 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574568753715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|enabler1 " "Latch pc:pc1\|enabler1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[5\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574568753715 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574568753715 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574568753871 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574568754491 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574568754491 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574568754857 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574568754857 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574568754857 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574568754857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574568754971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 24 01:12:34 2019 " "Processing ended: Sun Nov 24 01:12:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574568754971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574568754971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574568754971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574568754971 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1574568756336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574568756343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 01:12:35 2019 " "Processing started: Sun Nov 24 01:12:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574568756343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574568756343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PO-PC -c PO-PC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PO-PC -c PO-PC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574568756343 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574568756510 ""}
{ "Info" "0" "" "Project  = PO-PC" {  } {  } 0 0 "Project  = PO-PC" 0 0 "Fitter" 0 0 1574568756510 ""}
{ "Info" "0" "" "Revision = PO-PC" {  } {  } 0 0 "Revision = PO-PC" 0 0 "Fitter" 0 0 1574568756510 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1574568756670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1574568756671 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PO-PC 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"PO-PC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574568756680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574568756733 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574568756733 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574568757227 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574568757259 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574568757595 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "No exact pin location assignment(s) for 26 pins of 26 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1574568757816 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1574568766128 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 59 global CLKCTRL_G10 " "clock~inputCLKENA0 with 59 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1574568766461 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1574568766461 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574568766461 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574568766463 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574568766464 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574568766464 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574568766465 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574568766465 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574568766465 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1574568767179 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PO-PC.sdc " "Synopsys Design Constraints File file not found: 'PO-PC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574568767179 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574568767180 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux11~0  from: datac  to: combout " "Cell: pc1\|Mux11~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568767181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux13~0  from: datac  to: combout " "Cell: pc1\|Mux13~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568767181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux15~0  from: datac  to: combout " "Cell: pc1\|Mux15~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568767181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux17~0  from: datac  to: combout " "Cell: pc1\|Mux17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568767181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux19~0  from: datab  to: combout " "Cell: pc1\|Mux19~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568767181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux1~0  from: datad  to: combout " "Cell: pc1\|Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568767181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux21~0  from: dataf  to: combout " "Cell: pc1\|Mux21~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568767181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux23~0  from: dataf  to: combout " "Cell: pc1\|Mux23~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568767181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux25~0  from: dataa  to: combout " "Cell: pc1\|Mux25~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568767181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux27~0  from: datad  to: combout " "Cell: pc1\|Mux27~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568767181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux29~0  from: datad  to: combout " "Cell: pc1\|Mux29~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568767181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux3~0  from: datac  to: combout " "Cell: pc1\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568767181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux5~0  from: datac  to: combout " "Cell: pc1\|Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568767181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux9~0  from: datac  to: combout " "Cell: pc1\|Mux9~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568767181 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1574568767181 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1574568767183 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1574568767183 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1574568767184 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574568767199 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1574568767200 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574568767200 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574568767244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574568773552 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1574568773772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574568775680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574568776551 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574568779781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574568779781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574568781203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X78_Y35 X89_Y45 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45" {  } { { "loc" "" { Generic "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45"} { { 12 { 0 ""} 78 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1574568787109 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574568787109 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1574568792612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1574568799468 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574568799468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574568799474 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.55 " "Total time spent on timing analysis during the Fitter is 0.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1574568800758 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574568800796 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574568801229 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574568801230 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574568802416 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574568805970 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/output_files/PO-PC.fit.smsg " "Generated suppressed messages file C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/output_files/PO-PC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574568806276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6778 " "Peak virtual memory: 6778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574568807669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 24 01:13:27 2019 " "Processing ended: Sun Nov 24 01:13:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574568807669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574568807669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574568807669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574568807669 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574568808926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574568808932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 01:13:28 2019 " "Processing started: Sun Nov 24 01:13:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574568808932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574568808932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PO-PC -c PO-PC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PO-PC -c PO-PC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574568808932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1574568809833 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1574568816782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574568817267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 24 01:13:37 2019 " "Processing ended: Sun Nov 24 01:13:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574568817267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574568817267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574568817267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574568817267 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1574568818226 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574568818848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574568818853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 01:13:38 2019 " "Processing started: Sun Nov 24 01:13:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574568818853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574568818853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PO-PC -c PO-PC " "Command: quartus_sta PO-PC -c PO-PC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574568818854 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1574568819024 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1574568819985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574568819985 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574568820034 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574568820034 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1574568820621 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PO-PC.sdc " "Synopsys Design Constraints File file not found: 'PO-PC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1574568820657 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1574568820658 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574568820658 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fte:ft\|state_reg\[0\] fte:ft\|state_reg\[0\] " "create_clock -period 1.000 -name fte:ft\|state_reg\[0\] fte:ft\|state_reg\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574568820658 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574568820658 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux11~0  from: datad  to: combout " "Cell: pc1\|Mux11~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568820659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux13~0  from: dataf  to: combout " "Cell: pc1\|Mux13~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568820659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux15~0  from: dataa  to: combout " "Cell: pc1\|Mux15~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568820659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux17~0  from: datae  to: combout " "Cell: pc1\|Mux17~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568820659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux19~0  from: datac  to: combout " "Cell: pc1\|Mux19~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568820659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux1~0  from: datae  to: combout " "Cell: pc1\|Mux1~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568820659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux21~0  from: datac  to: combout " "Cell: pc1\|Mux21~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568820659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux23~0  from: datac  to: combout " "Cell: pc1\|Mux23~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568820659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux25~0  from: datae  to: combout " "Cell: pc1\|Mux25~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568820659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux27~0  from: datae  to: combout " "Cell: pc1\|Mux27~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568820659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux29~0  from: datad  to: combout " "Cell: pc1\|Mux29~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568820659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux3~0  from: datae  to: combout " "Cell: pc1\|Mux3~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568820659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux5~0  from: dataa  to: combout " "Cell: pc1\|Mux5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568820659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux9~0  from: datac  to: combout " "Cell: pc1\|Mux9~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568820659 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574568820659 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1574568820660 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574568820660 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574568820661 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574568820670 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574568820714 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574568820714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.642 " "Worst-case setup slack is -7.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568820723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568820723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.642             -92.645 fte:ft\|state_reg\[0\]  " "   -7.642             -92.645 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568820723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.131            -165.515 clock  " "   -4.131            -165.515 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568820723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574568820723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.346 " "Worst-case hold slack is -1.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568820731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568820731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.346              -6.070 clock  " "   -1.346              -6.070 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568820731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 fte:ft\|state_reg\[0\]  " "    0.473               0.000 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568820731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574568820731 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574568820739 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574568820747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568820819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568820819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -70.215 clock  " "   -0.724             -70.215 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568820819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 fte:ft\|state_reg\[0\]  " "    0.327               0.000 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568820819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574568820819 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574568820861 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574568820928 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574568822693 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux11~0  from: datad  to: combout " "Cell: pc1\|Mux11~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568823011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux13~0  from: dataf  to: combout " "Cell: pc1\|Mux13~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568823011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux15~0  from: dataa  to: combout " "Cell: pc1\|Mux15~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568823011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux17~0  from: datae  to: combout " "Cell: pc1\|Mux17~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568823011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux19~0  from: datac  to: combout " "Cell: pc1\|Mux19~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568823011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux1~0  from: datae  to: combout " "Cell: pc1\|Mux1~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568823011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux21~0  from: datac  to: combout " "Cell: pc1\|Mux21~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568823011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux23~0  from: datac  to: combout " "Cell: pc1\|Mux23~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568823011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux25~0  from: datae  to: combout " "Cell: pc1\|Mux25~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568823011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux27~0  from: datae  to: combout " "Cell: pc1\|Mux27~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568823011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux29~0  from: datad  to: combout " "Cell: pc1\|Mux29~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568823011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux3~0  from: datae  to: combout " "Cell: pc1\|Mux3~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568823011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux5~0  from: dataa  to: combout " "Cell: pc1\|Mux5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568823011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux9~0  from: datac  to: combout " "Cell: pc1\|Mux9~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568823011 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574568823011 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574568823012 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574568823021 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574568823021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.718 " "Worst-case setup slack is -7.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568823118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568823118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.718             -94.921 fte:ft\|state_reg\[0\]  " "   -7.718             -94.921 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568823118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.020            -149.291 clock  " "   -4.020            -149.291 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568823118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574568823118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.570 " "Worst-case hold slack is -1.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568823141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568823141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.570              -7.843 clock  " "   -1.570              -7.843 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568823141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 fte:ft\|state_reg\[0\]  " "    0.385               0.000 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568823141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574568823141 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574568823160 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574568823180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568823199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568823199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -70.707 clock  " "   -0.724             -70.707 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568823199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 fte:ft\|state_reg\[0\]  " "    0.265               0.000 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568823199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574568823199 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574568823258 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574568823604 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574568824421 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux11~0  from: datad  to: combout " "Cell: pc1\|Mux11~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568824606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux13~0  from: dataf  to: combout " "Cell: pc1\|Mux13~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568824606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux15~0  from: dataa  to: combout " "Cell: pc1\|Mux15~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568824606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux17~0  from: datae  to: combout " "Cell: pc1\|Mux17~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568824606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux19~0  from: datac  to: combout " "Cell: pc1\|Mux19~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568824606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux1~0  from: datae  to: combout " "Cell: pc1\|Mux1~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568824606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux21~0  from: datac  to: combout " "Cell: pc1\|Mux21~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568824606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux23~0  from: datac  to: combout " "Cell: pc1\|Mux23~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568824606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux25~0  from: datae  to: combout " "Cell: pc1\|Mux25~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568824606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux27~0  from: datae  to: combout " "Cell: pc1\|Mux27~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568824606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux29~0  from: datad  to: combout " "Cell: pc1\|Mux29~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568824606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux3~0  from: datae  to: combout " "Cell: pc1\|Mux3~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568824606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux5~0  from: dataa  to: combout " "Cell: pc1\|Mux5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568824606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux9~0  from: datac  to: combout " "Cell: pc1\|Mux9~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568824606 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574568824606 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574568824608 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574568824612 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574568824612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.097 " "Worst-case setup slack is -3.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568824638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568824638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.097             -33.148 fte:ft\|state_reg\[0\]  " "   -3.097             -33.148 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568824638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.506             -66.972 clock  " "   -1.506             -66.972 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568824638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574568824638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.189 " "Worst-case hold slack is -0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568824690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568824690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.189              -0.572 clock  " "   -0.189              -0.572 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568824690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 fte:ft\|state_reg\[0\]  " "    0.116               0.000 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568824690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574568824690 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574568824705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574568824780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.084 " "Worst-case minimum pulse width slack is -0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568824794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568824794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -5.162 clock  " "   -0.084              -5.162 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568824794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 fte:ft\|state_reg\[0\]  " "    0.298               0.000 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568824794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574568824794 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574568824822 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux11~0  from: datad  to: combout " "Cell: pc1\|Mux11~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568825052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux13~0  from: dataf  to: combout " "Cell: pc1\|Mux13~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568825052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux15~0  from: dataa  to: combout " "Cell: pc1\|Mux15~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568825052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux17~0  from: datae  to: combout " "Cell: pc1\|Mux17~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568825052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux19~0  from: datac  to: combout " "Cell: pc1\|Mux19~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568825052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux1~0  from: datae  to: combout " "Cell: pc1\|Mux1~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568825052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux21~0  from: datac  to: combout " "Cell: pc1\|Mux21~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568825052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux23~0  from: datac  to: combout " "Cell: pc1\|Mux23~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568825052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux25~0  from: datae  to: combout " "Cell: pc1\|Mux25~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568825052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux27~0  from: datae  to: combout " "Cell: pc1\|Mux27~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568825052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux29~0  from: datad  to: combout " "Cell: pc1\|Mux29~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568825052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux3~0  from: datae  to: combout " "Cell: pc1\|Mux3~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568825052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux5~0  from: dataa  to: combout " "Cell: pc1\|Mux5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568825052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux9~0  from: datac  to: combout " "Cell: pc1\|Mux9~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574568825052 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574568825052 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574568825052 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574568825054 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574568825054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.865 " "Worst-case setup slack is -2.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568825061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568825061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.865             -31.328 fte:ft\|state_reg\[0\]  " "   -2.865             -31.328 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568825061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.128             -47.880 clock  " "   -1.128             -47.880 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568825061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574568825061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.312 " "Worst-case hold slack is -0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568825069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568825069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.312              -0.899 clock  " "   -0.312              -0.899 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568825069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 fte:ft\|state_reg\[0\]  " "    0.119               0.000 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568825069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574568825069 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574568825077 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574568825086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.084 " "Worst-case minimum pulse width slack is -0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568825093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568825093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -5.147 clock  " "   -0.084              -5.147 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568825093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 fte:ft\|state_reg\[0\]  " "    0.329               0.000 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574568825093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574568825093 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574568826779 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574568826779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5193 " "Peak virtual memory: 5193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574568826945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 24 01:13:46 2019 " "Processing ended: Sun Nov 24 01:13:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574568826945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574568826945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574568826945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574568826945 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 76 s " "Quartus Prime Full Compilation was successful. 0 errors, 76 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574568827902 ""}
