name: FPGA CI

on: [push, pull_request]

permissions:
  contents: read
  packages: write # Grant write permissions for publishing packages

jobs:
  check-paths:
    runs-on: ubuntu-latest
    outputs:
      docker_changed: ${{ steps.docker_changes.outputs.changed_files }}
      verilog_changed: ${{ steps.verilog_changes.outputs.changed_files }}
    steps:
    - name: Checkout repository
      uses: actions/checkout@v4

    - id: docker_changes
      uses: tj-actions/changed-files@v40
      with:
        files: docker/fpga-dev-env/**

    - id: verilog_changes
      uses: tj-actions/changed-files@v40
      with:
        files: src/verilog/hello_world/**

  build-and-publish-docker-image:
    runs-on: ubuntu-latest
    needs: check-paths
    if: needs.check-paths.outputs.docker_changed != ''
    steps:
    - name: Checkout repository
      uses: actions/checkout@v4

    - name: Log in to GitHub Container Registry
      uses: docker/login-action@v3
      with:
        registry: ghcr.io
        username: ${{ github.actor }}
        password: ${{ secrets.GITHUB_TOKEN }}

    - name: Build Docker image
      run: docker build -t ghcr.io/${{ github.repository }}/${{ vars.IMAGE_NAME }}:latest ./docker/fpga-dev-env

    - name: Push Docker image
      run: docker push ghcr.io/${{ github.repository }}/${{ vars.IMAGE_NAME }}:latest

  build-and-simulate:
    runs-on: ubuntu-latest
    container: ghcr.io/${{ github.repository }}/${{ vars.IMAGE_NAME }}:latest

    steps:
    - name: Checkout repository
      uses: actions/checkout@v4

    - name: Build Verilog design
      run: make -C src/verilog/hello_world build

    - name: Simulate Verilog design
      run: make -C src/verilog/hello_world simulate

    - name: Verify simulation output
      run: |
        ls -l src/verilog/hello_world/hello_world.vvp
        ls -l src/verilog/hello_world/hello_world.vcd
