==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../hlsSources/srcs/eth_dest_filter.cpp' ...
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'stream_in' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'stream_out_switch' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'stream_out_network' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:11 ; elapsed = 00:00:44 . Memory (MB): peak = 543.469 ; gain = 192.000 ; free physical = 11478 ; free virtual = 57964
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 543.469 ; gain = 192.000 ; free physical = 11483 ; free virtual = 57969
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 543.469 ; gain = 192.000 ; free physical = 11483 ; free virtual = 57969
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 543.469 ; gain = 192.000 ; free physical = 11483 ; free virtual = 57969
INFO: [XFORM 203-1101] Packing variable 'stream_in.V' (../hlsSources/srcs/eth_dest_filter.cpp:20) into a 81-bit variable.
INFO: [XFORM 203-1101] Packing variable 'stream_out_switch.V' (../hlsSources/srcs/eth_dest_filter.cpp:21) into a 81-bit variable.
INFO: [XFORM 203-1101] Packing variable 'stream_out_network.V' (../hlsSources/srcs/eth_dest_filter.cpp:22) into a 81-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:00:48 . Memory (MB): peak = 543.469 ; gain = 192.000 ; free physical = 11482 ; free virtual = 57968
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:16 ; elapsed = 00:00:49 . Memory (MB): peak = 543.469 ; gain = 192.000 ; free physical = 11482 ; free virtual = 57968
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'eth_dest_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth_dest_filter'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'eth_dest_filter'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.7 seconds; current allocated memory: 119.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 119.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth_dest_filter'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'eth_dest_filter/mac_table_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'eth_dest_filter/mac_addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'eth_dest_filter/stream_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'eth_dest_filter/stream_out_switch_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'eth_dest_filter/stream_out_network_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'eth_dest_filter' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth_dest_filter'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 119.908 MB.
INFO: [IMPL 213-200] Port 'stream_in_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.tdest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.tkeep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'stream_out_network_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'stream_out_network_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'stream_out_network_V.tdest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'stream_out_network_V.tkeep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'stream_out_switch_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'stream_out_switch_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'stream_out_switch_V.tdest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'stream_out_switch_V.tkeep' is mapped to 'TKEEP' by default.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:16 ; elapsed = 00:00:50 . Memory (MB): peak = 543.469 ; gain = 192.000 ; free physical = 11481 ; free virtual = 57967
INFO: [SYSC 207-301] Generating SystemC RTL for eth_dest_filter.
INFO: [VHDL 208-304] Generating VHDL RTL for eth_dest_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for eth_dest_filter.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-200] Port 'stream_in_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.tdest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.tkeep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'stream_out_network_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'stream_out_network_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'stream_out_network_V.tdest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'stream_out_network_V.tkeep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'stream_out_switch_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'stream_out_switch_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'stream_out_switch_V.tdest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'stream_out_switch_V.tkeep' is mapped to 'TKEEP' by default.
INFO: [HLS 200-112] Total elapsed time: 60.43 seconds; peak allocated memory: 128.929 MB.
