1588665937 /home/prabha/xlmSim_20_09/MC_LAB/LAB1/SC/modus_test/LIBS/verilog/include_libraries_sim.v
1588665932 /home/prabha/xlmSim_20_09/MC_LAB/LAB1/SC/modus_test/SOURCEFILES/dtmf_chip.test_netlist.v
1588665936 /home/prabha/xlmSim_20_09/MC_LAB/LAB1/SC/modus_test/workdir/testresults/verilog/COMPRESSION_SERIAL/VER.COMPRESSION.mainsim.v
