// Seed: 1925744030
module module_0;
  wire id_1;
  assign module_3.id_6 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5, id_6, id_7, id_8, id_9;
  module_0 modCall_1 ();
  assign id_3[1] = id_6;
  wire id_10;
endmodule
module module_2;
  always id_1 <= -1;
  module_0 modCall_1 ();
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_3 (
    input  tri0  id_0,
    id_9,
    output wand  id_1,
    input  wor   id_2,
    id_10,
    input  logic id_3,
    output logic id_4,
    output tri0  id_5,
    input  wire  id_6,
    output uwire id_7
);
  localparam id_11 = id_11;
  assign id_10 = 1;
  initial id_4 = -1 ? id_9 : -1 - id_9;
  assign id_5 = 1;
  wire id_12, id_13, id_14;
  module_0 modCall_1 ();
  wire id_15;
  assign id_14 = 1;
  assign id_12 = -1;
  supply1 id_16, id_17 = 1;
  always id_4 <= id_10;
  always id_9 <= id_3;
endmodule
