// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VVortex.h for the primary calling header

#include "VVortex__pch.h"
#include "VVortex__Syms.h"
#include "VVortex___024root.h"

extern const VlWide<20>/*639:0*/ VVortex__ConstPool__CONST_h3421a0b7_0;
extern const VlWide<20>/*639:0*/ VVortex__ConstPool__CONST_h3421a0d7_0;
extern const VlWide<17>/*543:0*/ VVortex__ConstPool__CONST_h00a54071_0;

VL_ATTR_COLD void VVortex___024root___eval_initial__TOP(VVortex___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    VVortex__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VVortex___024root___eval_initial__TOP\n"); );
    // Init
    VlWide<20>/*639:0*/ __Vtemp_1;
    VlWide<5>/*159:0*/ __Vtemp_3;
    VlWide<5>/*159:0*/ __Vtemp_5;
    VlWide<5>/*159:0*/ __Vtemp_7;
    VlWide<5>/*159:0*/ __Vtemp_9;
    VlWide<5>/*159:0*/ __Vtemp_11;
    VlWide<5>/*159:0*/ __Vtemp_13;
    VlWide<20>/*639:0*/ __Vtemp_14;
    VlWide<20>/*639:0*/ __Vtemp_15;
    VlWide<17>/*543:0*/ __Vtemp_16;
    VlWide<17>/*543:0*/ __Vtemp_17;
    VlWide<3>/*95:0*/ __Vtemp_19;
    VlWide<3>/*95:0*/ __Vtemp_21;
    VlWide<3>/*95:0*/ __Vtemp_23;
    VlWide<3>/*95:0*/ __Vtemp_25;
    VlWide<4>/*127:0*/ __Vtemp_27;
    VlWide<6>/*191:0*/ __Vtemp_29;
    VlWide<6>/*191:0*/ __Vtemp_31;
    VlWide<6>/*191:0*/ __Vtemp_33;
    VlWide<6>/*191:0*/ __Vtemp_35;
    VlWide<5>/*159:0*/ __Vtemp_37;
    VlWide<5>/*159:0*/ __Vtemp_39;
    VlWide<5>/*159:0*/ __Vtemp_41;
    VlWide<6>/*191:0*/ __Vtemp_43;
    VlWide<6>/*191:0*/ __Vtemp_45;
    VlWide<6>/*191:0*/ __Vtemp_47;
    VlWide<5>/*159:0*/ __Vtemp_49;
    // Body
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[1U] 
        = (0xffffffc7U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[1U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[2U] 
        = (0xf0U | (0xfU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[2U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[0U] 
        = (7U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[0U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[1U] 
        = (0xfffffff8U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[1U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h7c1d3623__0 
        = (0xfffffffffULL & VL_RAND_RESET_Q(36));
    VL_RAND_RESET_W(128, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vxrand_hbe6bf8db__1);
    VL_RAND_RESET_W(512, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vxrand_hc42a0030__0);
    VL_RAND_RESET_W(613, __Vtemp_1);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0U] 
           & __Vtemp_1[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[1U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[1U] 
           & __Vtemp_1[1U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[2U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[2U] 
           & __Vtemp_1[2U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[3U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[3U] 
           & __Vtemp_1[3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[4U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[4U] 
           & __Vtemp_1[4U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[5U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[5U] 
           & __Vtemp_1[5U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[6U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[6U] 
           & __Vtemp_1[6U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[7U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[7U] 
           & __Vtemp_1[7U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[8U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[8U] 
           & __Vtemp_1[8U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[9U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[9U] 
           & __Vtemp_1[9U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0xaU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xaU] 
           & __Vtemp_1[0xaU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0xbU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xbU] 
           & __Vtemp_1[0xbU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0xcU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xcU] 
           & __Vtemp_1[0xcU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0xdU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xdU] 
           & __Vtemp_1[0xdU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0xeU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xeU] 
           & __Vtemp_1[0xeU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0xfU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xfU] 
           & __Vtemp_1[0xfU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0x10U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0x10U] 
           & __Vtemp_1[0x10U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0x11U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0x11U] 
           & __Vtemp_1[0x11U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0x12U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0x12U] 
           & __Vtemp_1[0x12U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0x13U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0x13U] 
           & __Vtemp_1[0x13U]);
    VL_RAND_RESET_W(131, __Vtemp_3);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hed5ed5f6__0[0U] 
        = __Vtemp_3[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hed5ed5f6__0[1U] 
        = __Vtemp_3[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hed5ed5f6__0[2U] 
        = __Vtemp_3[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hed5ed5f6__0[3U] 
        = __Vtemp_3[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hed5ed5f6__0[4U] 
        = (7U & __Vtemp_3[4U]);
    VL_RAND_RESET_W(131, __Vtemp_5);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT____Vxrand_hed5ed5f6__0[0U] 
        = __Vtemp_5[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT____Vxrand_hed5ed5f6__0[1U] 
        = __Vtemp_5[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT____Vxrand_hed5ed5f6__0[2U] 
        = __Vtemp_5[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT____Vxrand_hed5ed5f6__0[3U] 
        = __Vtemp_5[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT____Vxrand_hed5ed5f6__0[4U] 
        = (7U & __Vtemp_5[4U]);
    VL_RAND_RESET_W(608, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_hb65ae6f7__0);
    VL_RAND_RESET_W(132, __Vtemp_7);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[0U] 
        = __Vtemp_7[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[1U] 
        = __Vtemp_7[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[2U] 
        = __Vtemp_7[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[3U] 
        = __Vtemp_7[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[4U] 
        = (0xfU & __Vtemp_7[4U]);
    VL_RAND_RESET_W(132, __Vtemp_9);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[0U] 
        = __Vtemp_9[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[1U] 
        = __Vtemp_9[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[2U] 
        = __Vtemp_9[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[3U] 
        = __Vtemp_9[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[4U] 
        = (0xfU & __Vtemp_9[4U]);
    VL_RAND_RESET_W(132, __Vtemp_11);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[0U] 
        = __Vtemp_11[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[1U] 
        = __Vtemp_11[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[2U] 
        = __Vtemp_11[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[3U] 
        = __Vtemp_11[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[4U] 
        = (0xfU & __Vtemp_11[4U]);
    VL_RAND_RESET_W(132, __Vtemp_13);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[0U] 
        = __Vtemp_13[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[1U] 
        = __Vtemp_13[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[2U] 
        = __Vtemp_13[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[3U] 
        = __Vtemp_13[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[4U] 
        = (0xfU & __Vtemp_13[4U]);
    VL_RAND_RESET_W(613, __Vtemp_14);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h45bc703e__0[0U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0U] 
           & __Vtemp_14[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h45bc703e__0[1U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[1U] 
           & __Vtemp_14[1U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h45bc703e__0[2U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[2U] 
           & __Vtemp_14[2U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h45bc703e__0[3U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[3U] 
           & __Vtemp_14[3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h45bc703e__0[4U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[4U] 
           & __Vtemp_14[4U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h45bc703e__0[5U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[5U] 
           & __Vtemp_14[5U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h45bc703e__0[6U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[6U] 
           & __Vtemp_14[6U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h45bc703e__0[7U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[7U] 
           & __Vtemp_14[7U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h45bc703e__0[8U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[8U] 
           & __Vtemp_14[8U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h45bc703e__0[9U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[9U] 
           & __Vtemp_14[9U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h45bc703e__0[0xaU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xaU] 
           & __Vtemp_14[0xaU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h45bc703e__0[0xbU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xbU] 
           & __Vtemp_14[0xbU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h45bc703e__0[0xcU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xcU] 
           & __Vtemp_14[0xcU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h45bc703e__0[0xdU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xdU] 
           & __Vtemp_14[0xdU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h45bc703e__0[0xeU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xeU] 
           & __Vtemp_14[0xeU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h45bc703e__0[0xfU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xfU] 
           & __Vtemp_14[0xfU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h45bc703e__0[0x10U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0x10U] 
           & __Vtemp_14[0x10U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h45bc703e__0[0x11U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0x11U] 
           & __Vtemp_14[0x11U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h45bc703e__0[0x12U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0x12U] 
           & __Vtemp_14[0x12U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h45bc703e__0[0x13U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0x13U] 
           & __Vtemp_14[0x13U]);
    VL_RAND_RESET_W(614, __Vtemp_15);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0U] 
           & __Vtemp_15[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[1U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[1U] 
           & __Vtemp_15[1U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[2U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[2U] 
           & __Vtemp_15[2U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[3U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[3U] 
           & __Vtemp_15[3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[4U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[4U] 
           & __Vtemp_15[4U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[5U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[5U] 
           & __Vtemp_15[5U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[6U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[6U] 
           & __Vtemp_15[6U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[7U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[7U] 
           & __Vtemp_15[7U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[8U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[8U] 
           & __Vtemp_15[8U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[9U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[9U] 
           & __Vtemp_15[9U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xaU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xaU] 
           & __Vtemp_15[0xaU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xbU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xbU] 
           & __Vtemp_15[0xbU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xcU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xcU] 
           & __Vtemp_15[0xcU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xdU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xdU] 
           & __Vtemp_15[0xdU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xeU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xeU] 
           & __Vtemp_15[0xeU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xfU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xfU] 
           & __Vtemp_15[0xfU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0x10U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x10U] 
           & __Vtemp_15[0x10U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0x11U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x11U] 
           & __Vtemp_15[0x11U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0x12U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x12U] 
           & __Vtemp_15[0x12U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0x13U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x13U] 
           & __Vtemp_15[0x13U]);
    VL_RAND_RESET_W(519, __Vtemp_16);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0U] 
           & __Vtemp_16[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[1U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[1U] 
           & __Vtemp_16[1U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[2U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[2U] 
           & __Vtemp_16[2U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[3U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[3U] 
           & __Vtemp_16[3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[4U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[4U] 
           & __Vtemp_16[4U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[5U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[5U] 
           & __Vtemp_16[5U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[6U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[6U] 
           & __Vtemp_16[6U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[7U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[7U] 
           & __Vtemp_16[7U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[8U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[8U] 
           & __Vtemp_16[8U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[9U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[9U] 
           & __Vtemp_16[9U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xaU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xaU] 
           & __Vtemp_16[0xaU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xbU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xbU] 
           & __Vtemp_16[0xbU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xcU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xcU] 
           & __Vtemp_16[0xcU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xdU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xdU] 
           & __Vtemp_16[0xdU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xeU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xeU] 
           & __Vtemp_16[0xeU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xfU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xfU] 
           & __Vtemp_16[0xfU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0x10U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0x10U] 
           & __Vtemp_16[0x10U]);
    VL_RAND_RESET_W(519, __Vtemp_17);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0U] 
           & __Vtemp_17[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[1U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[1U] 
           & __Vtemp_17[1U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[2U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[2U] 
           & __Vtemp_17[2U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[3U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[3U] 
           & __Vtemp_17[3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[4U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[4U] 
           & __Vtemp_17[4U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[5U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[5U] 
           & __Vtemp_17[5U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[6U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[6U] 
           & __Vtemp_17[6U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[7U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[7U] 
           & __Vtemp_17[7U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[8U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[8U] 
           & __Vtemp_17[8U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[9U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[9U] 
           & __Vtemp_17[9U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xaU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xaU] 
           & __Vtemp_17[0xaU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xbU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xbU] 
           & __Vtemp_17[0xbU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xcU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xcU] 
           & __Vtemp_17[0xcU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xdU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xdU] 
           & __Vtemp_17[0xdU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xeU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xeU] 
           & __Vtemp_17[0xeU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xfU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xfU] 
           & __Vtemp_17[0xfU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0x10U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0x10U] 
           & __Vtemp_17[0x10U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vxrand_hedf495b8__1 
        = (0x7fffffffU & VL_RAND_RESET_I(31));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vxrand_h8df6f9e8__0 
        = (0xfU & VL_RAND_RESET_I(4));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    VL_RAND_RESET_W(70, __Vtemp_19);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[0U] 
        = __Vtemp_19[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[1U] 
        = __Vtemp_19[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[2U] 
        = (0x3fU & __Vtemp_19[2U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    VL_RAND_RESET_W(70, __Vtemp_21);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[0U] 
        = __Vtemp_21[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[1U] 
        = __Vtemp_21[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[2U] 
        = (0x3fU & __Vtemp_21[2U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    VL_RAND_RESET_W(70, __Vtemp_23);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[0U] 
        = __Vtemp_23[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[1U] 
        = __Vtemp_23[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[2U] 
        = (0x3fU & __Vtemp_23[2U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    VL_RAND_RESET_W(70, __Vtemp_25);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[0U] 
        = __Vtemp_25[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[1U] 
        = __Vtemp_25[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[2U] 
        = (0x3fU & __Vtemp_25[2U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT____Vxrand_h7c31327c__0 
        = (0x1fffffffffULL & VL_RAND_RESET_Q(37));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT____Vxrand_h8df6f9e8__2 
        = (0xfU & VL_RAND_RESET_I(4));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT____Vxrand_h8df6f9e8__1 
        = (0xfU & VL_RAND_RESET_I(4));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT____Vxrand_h8df6f9e8__0 
        = (0xfU & VL_RAND_RESET_I(4));
    VL_RAND_RESET_W(104, __Vtemp_27);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT____Vxrand_h401abf29__0[0U] 
        = __Vtemp_27[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT____Vxrand_h401abf29__0[1U] 
        = __Vtemp_27[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT____Vxrand_h401abf29__0[2U] 
        = __Vtemp_27[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT____Vxrand_h401abf29__0[3U] 
        = (0xffU & __Vtemp_27[3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT____Vxrand_h8df6f50b__2 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT____Vxrand_h8df6f50b__1 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT____Vxrand_h8df751e6__0 
        = (0x3fU & VL_RAND_RESET_I(6));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT____Vxrand_h8df751e6__0 
        = (0x3fU & VL_RAND_RESET_I(6));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT____Vxrand_h8df751e6__0 
        = (0x3fU & VL_RAND_RESET_I(6));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT____Vxrand_h8df751e6__0 
        = (0x3fU & VL_RAND_RESET_I(6));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT____Vxrand_h8df6f50b__1 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT____Vxrand_h8df6f50b__1 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    VL_RAND_RESET_W(176, __Vtemp_29);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[0U] 
        = __Vtemp_29[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[1U] 
        = __Vtemp_29[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[2U] 
        = __Vtemp_29[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[3U] 
        = __Vtemp_29[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[4U] 
        = __Vtemp_29[4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[5U] 
        = (0xffffU & __Vtemp_29[5U]);
    VL_RAND_RESET_W(176, __Vtemp_31);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT____Vxrand_h519368a0__0[0U] 
        = __Vtemp_31[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT____Vxrand_h519368a0__0[1U] 
        = __Vtemp_31[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT____Vxrand_h519368a0__0[2U] 
        = __Vtemp_31[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT____Vxrand_h519368a0__0[3U] 
        = __Vtemp_31[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT____Vxrand_h519368a0__0[4U] 
        = __Vtemp_31[4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT____Vxrand_h519368a0__0[5U] 
        = (0xffffU & __Vtemp_31[5U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__3 
        = VL_RAND_RESET_I(32);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__2 
        = VL_RAND_RESET_I(32);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__1 
        = VL_RAND_RESET_I(32);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__0 
        = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(176, __Vtemp_33);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[0U] 
        = __Vtemp_33[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[1U] 
        = __Vtemp_33[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[2U] 
        = __Vtemp_33[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[3U] 
        = __Vtemp_33[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[4U] 
        = __Vtemp_33[4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[5U] 
        = (0xffffU & __Vtemp_33[5U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h7bbf9eec__0 
        = (0x1ffffffffffULL & VL_RAND_RESET_Q(41));
    VL_RAND_RESET_W(176, __Vtemp_35);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[0U] 
        = __Vtemp_35[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[1U] 
        = __Vtemp_35[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[2U] 
        = __Vtemp_35[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[3U] 
        = __Vtemp_35[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[4U] 
        = __Vtemp_35[4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[5U] 
        = (0xffffU & __Vtemp_35[5U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT____Vxrand_h89e21229__0 
        = (0xfffffU & VL_RAND_RESET_I(20));
    VL_RAND_RESET_W(128, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT____Vxrand_hbe6bf8db__0);
    VL_RAND_RESET_W(135, __Vtemp_37);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT____Vxrand_h8fdbc47e__0[0U] 
        = __Vtemp_37[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT____Vxrand_h8fdbc47e__0[1U] 
        = __Vtemp_37[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT____Vxrand_h8fdbc47e__0[2U] 
        = __Vtemp_37[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT____Vxrand_h8fdbc47e__0[3U] 
        = __Vtemp_37[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT____Vxrand_h8fdbc47e__0[4U] 
        = (0x7fU & __Vtemp_37[4U]);
    VL_RAND_RESET_W(135, __Vtemp_39);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT____Vxrand_h8fdbc47e__0[0U] 
        = __Vtemp_39[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT____Vxrand_h8fdbc47e__0[1U] 
        = __Vtemp_39[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT____Vxrand_h8fdbc47e__0[2U] 
        = __Vtemp_39[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT____Vxrand_h8fdbc47e__0[3U] 
        = __Vtemp_39[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT____Vxrand_h8fdbc47e__0[4U] 
        = (0x7fU & __Vtemp_39[4U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fma__DOT__shift_reg__DOT____Vxrand_h8df6f50b__1 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fma__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fdiv__DOT__shift_reg__DOT____Vxrand_h8df6f50b__1 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fdiv__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fsqrt__DOT__shift_reg__DOT____Vxrand_h8df6f50b__1 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fsqrt__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fcvt__DOT__shift_reg__DOT____Vxrand_h8df6f50b__1 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fcvt__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fncp__DOT__shift_reg__DOT____Vxrand_h8df6f50b__1 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fncp__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vxrand_h8df4b479__1 
        = VL_RAND_RESET_I(32);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vxrand_h8df4b479__0 
        = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(141, __Vtemp_41);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[0U] 
        = __Vtemp_41[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[1U] 
        = __Vtemp_41[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[2U] 
        = __Vtemp_41[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[3U] 
        = __Vtemp_41[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[4U] 
        = (0x1fffU & __Vtemp_41[4U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT____Vxrand_h8df4b479__1 
        = VL_RAND_RESET_I(32);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT____Vxrand_h8df4b479__0 
        = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(176, __Vtemp_43);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[0U] 
        = __Vtemp_43[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[1U] 
        = __Vtemp_43[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[2U] 
        = __Vtemp_43[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[3U] 
        = __Vtemp_43[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[4U] 
        = __Vtemp_43[4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[5U] 
        = (0xffffU & __Vtemp_43[5U]);
    VL_RAND_RESET_W(176, __Vtemp_45);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[0U] 
        = __Vtemp_45[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[1U] 
        = __Vtemp_45[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[2U] 
        = __Vtemp_45[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[3U] 
        = __Vtemp_45[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[4U] 
        = __Vtemp_45[4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[5U] 
        = (0xffffU & __Vtemp_45[5U]);
    VL_RAND_RESET_W(176, __Vtemp_47);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT____Vxrand_h519368a0__0[0U] 
        = __Vtemp_47[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT____Vxrand_h519368a0__0[1U] 
        = __Vtemp_47[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT____Vxrand_h519368a0__0[2U] 
        = __Vtemp_47[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT____Vxrand_h519368a0__0[3U] 
        = __Vtemp_47[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT____Vxrand_h519368a0__0[4U] 
        = __Vtemp_47[4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT____Vxrand_h519368a0__0[5U] 
        = (0xffffU & __Vtemp_47[5U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT____Vxrand_h70a7f421__0 
        = (0x1ffffffffffffULL & VL_RAND_RESET_Q(49));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT____Vxrand_h70a7f421__0 
        = (0x1ffffffffffffULL & VL_RAND_RESET_Q(49));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT____Vxrand_h70a7f421__0 
        = (0x1ffffffffffffULL & VL_RAND_RESET_Q(49));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT____Vxrand_h70a7f421__0 
        = (0x1ffffffffffffULL & VL_RAND_RESET_Q(49));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT____Vxrand_h7be6236b__0 
        = (0x3ffffffffULL & VL_RAND_RESET_Q(34));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT____Vxrand_h7be6236b__0 
        = (0x3ffffffffULL & VL_RAND_RESET_Q(34));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT____Vxrand_h7be6236b__0 
        = (0x3ffffffffULL & VL_RAND_RESET_Q(34));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT____Vxrand_h7be6236b__0 
        = (0x3ffffffffULL & VL_RAND_RESET_Q(34));
    VL_RAND_RESET_W(134, __Vtemp_49);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT____Vxrand_he19c0b17__0[0U] 
        = __Vtemp_49[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT____Vxrand_he19c0b17__0[1U] 
        = __Vtemp_49[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT____Vxrand_he19c0b17__0[2U] 
        = __Vtemp_49[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT____Vxrand_he19c0b17__0[3U] 
        = __Vtemp_49[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT____Vxrand_he19c0b17__0[4U] 
        = (0x3fU & __Vtemp_49[4U]);
    VL_RAND_RESET_W(128, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT____Vxrand_hbe6bf8db__0);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT____Vxrand_h8df70ee3__0 
        = (7U & VL_RAND_RESET_I(3));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT____Vxrand_h39f4912a__0 
        = (0xfffffffU & VL_RAND_RESET_I(28));
}

#ifdef VL_DEBUG
VL_ATTR_COLD void VVortex___024root___dump_triggers__stl(VVortex___024root* vlSelf);
#endif  // VL_DEBUG

VL_ATTR_COLD void VVortex___024root___eval_triggers__stl(VVortex___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    VVortex__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VVortex___024root___eval_triggers__stl\n"); );
    // Body
    vlSelf->__VstlTriggered.set(0U, (IData)(vlSelf->__VstlFirstIteration));
    vlSelf->__VstlTriggered.set(1U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready) 
                                     != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0)));
    vlSelf->__VstlTriggered.set(2U, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                      != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n__0)) 
                                     | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n__0))));
    vlSelf->__VstlTriggered.set(3U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                     != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n__0)));
    vlSelf->__VstlTriggered.set(4U, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready) 
                                      != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0)) 
                                     | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready__0))));
    vlSelf->__VstlTriggered.set(5U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready) 
                                     != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0)));
    vlSelf->__VstlTriggered.set(6U, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready) 
                                      != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0)) 
                                     | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready__0))));
    vlSelf->__VstlTriggered.set(7U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready) 
                                     != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0)));
    vlSelf->__VstlTriggered.set(8U, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready) 
                                      != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0)) 
                                     | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready__0))));
    vlSelf->__VstlTriggered.set(9U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready) 
                                     != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0)));
    vlSelf->__VstlTriggered.set(0xaU, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0)) 
                                       | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready) 
                                          != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready__0))));
    vlSelf->__VstlTriggered.set(0xbU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready) 
                                       != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0)));
    vlSelf->__VstlTriggered.set(0xcU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                                       != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0)));
    vlSelf->__VstlTriggered.set(0xdU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                                       != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0)));
    vlSelf->__VstlTriggered.set(0xeU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                                       != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0)));
    vlSelf->__VstlTriggered.set(0xfU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                                       != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0)));
    vlSelf->__VstlTriggered.set(0x10U, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0))));
    vlSelf->__VstlTriggered.set(0x11U, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0))));
    vlSelf->__VstlTriggered.set(0x12U, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0))));
    vlSelf->__VstlTriggered.set(0x13U, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0))));
    vlSelf->__VstlTriggered.set(0x14U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0)));
    vlSelf->__VstlTriggered.set(0x15U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0)));
    vlSelf->__VstlTriggered.set(0x16U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0)));
    vlSelf->__VstlTriggered.set(0x17U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_pack__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_pack__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0)));
    vlSelf->__VstlTriggered.set(0x18U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x19U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x1aU, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x1bU, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x1cU, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x1dU, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x1eU, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x1fU, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0))));
    vlSelf->__VstlTriggered.set(0x20U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0)));
    vlSelf->__VstlTriggered.set(0x21U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x22U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x23U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x24U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x25U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x26U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x27U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x28U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0)));
    vlSelf->__VstlTriggered.set(0x29U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x2aU, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x2bU, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x2cU, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x2dU, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x2eU, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x2fU, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x30U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x31U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x32U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x33U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x34U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x35U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x36U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x37U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x38U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x39U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x3aU, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x3bU, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x3cU, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x3dU, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x3eU, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0))));
    vlSelf->__VstlTriggered.set(0x3fU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__genblk5__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__genblk5__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0)));
    vlSelf->__VstlTriggered.set(0x40U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0)));
    vlSelf->__VstlTriggered.set(0x41U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0x42U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0x43U, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__genblk4__BRA__0__KET____DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__genblk4__BRA__0__KET____DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__genblk4__BRA__0__KET____DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__genblk4__BRA__0__KET____DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0))));
    vlSelf->__VstlTriggered.set(0x44U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__genblk4__BRA__0__KET____DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__genblk4__BRA__0__KET____DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0)));
    vlSelf->__VstlTriggered.set(0x45U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0)));
    vlSelf->__VstlTriggered.set(0x46U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready__0)));
    vlSelf->__VstlTriggered.set(0x47U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready__0)));
    vlSelf->__VstlTriggered.set(0x48U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready__0)));
    vlSelf->__VstlTriggered.set(0x49U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready__0)));
    vlSelf->__VstlTriggered.set(0x4aU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready__0)));
    vlSelf->__VstlTriggered.set(0x4bU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready__0)));
    vlSelf->__VstlTriggered.set(0x4cU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0)));
    vlSelf->__VstlTriggered.set(0x4dU, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs__0))));
    vlSelf->__VstlTriggered.set(0x4eU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0x4fU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0x50U, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0))));
    vlSelf->__VstlTriggered.set(0x51U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0)));
    vlSelf->__VstlTriggered.set(0x52U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0x53U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0x54U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0)));
    vlSelf->__VstlTriggered.set(0x55U, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs__0))));
    vlSelf->__VstlTriggered.set(0x56U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0x57U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0x58U, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__onehot_encoder__DOT__genblk1__DOT__addr) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__onehot_encoder__DOT__genblk1__DOT__addr__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__onehot_encoder__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__onehot_encoder__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x59U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0)));
    vlSelf->__VstlTriggered.set(0x5aU, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs__0))));
    vlSelf->__VstlTriggered.set(0x5bU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0x5cU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0x5dU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0)));
    vlSelf->__VstlTriggered.set(0x5eU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0)));
    vlSelf->__VstlTriggered.set(0x5fU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0)));
    vlSelf->__VstlTriggered.set(0x60U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0)));
    vlSelf->__VstlTriggered.set(0x61U, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0))));
    vlSelf->__VstlTriggered.set(0x62U, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0))));
    vlSelf->__VstlTriggered.set(0x63U, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0))));
    vlSelf->__VstlTriggered.set(0x64U, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0))));
    vlSelf->__VstlTriggered.set(0x65U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__ready) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__ready__0)));
    vlSelf->__VstlTriggered.set(0x66U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__ready) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__ready__0)));
    vlSelf->__VstlTriggered.set(0x67U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__ready) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__ready__0)));
    vlSelf->__VstlTriggered.set(0x68U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__ready) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__ready__0)));
    vlSelf->__VstlTriggered.set(0x69U, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0))));
    vlSelf->__VstlTriggered.set(0x6aU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0)));
    vlSelf->__VstlTriggered.set(0x6bU, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0))));
    vlSelf->__VstlTriggered.set(0x6cU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0)));
    vlSelf->__VstlTriggered.set(0x6dU, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0))));
    vlSelf->__VstlTriggered.set(0x6eU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0)));
    vlSelf->__VstlTriggered.set(0x6fU, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0))));
    vlSelf->__VstlTriggered.set(0x70U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0)));
    vlSelf->__VstlTriggered.set(0x71U, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_pack__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_pack__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_pack__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_pack__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0))));
    vlSelf->__VstlTriggered.set(0x72U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x73U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x74U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x75U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x76U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x77U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x78U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x79U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x7aU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x7bU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x7cU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x7dU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__4__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__4__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x7eU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__5__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__5__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x7fU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__6__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__6__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x80U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__7__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__7__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x81U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0) 
                                        | (0U != ((
                                                   ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[0U] 
                                                     ^ 
                                                     vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[0U]) 
                                                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[1U] 
                                                       ^ 
                                                       vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[1U])) 
                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[2U] 
                                                      ^ 
                                                      vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[2U])) 
                                                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[3U] 
                                                     ^ 
                                                     vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[3U])))));
    vlSelf->__VstlTriggered.set(0x82U, (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n 
                                        != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0));
    vlSelf->__VstlTriggered.set(0x83U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0)));
    vlSelf->__VstlTriggered.set(0x84U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0)));
    vlSelf->__VstlTriggered.set(0x85U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x86U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x87U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x88U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x89U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x8aU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x8bU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x8cU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x8dU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x8eU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x8fU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x90U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__4__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__4__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x91U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__5__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__5__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x92U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__6__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__6__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x93U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__7__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__7__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x94U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0) 
                                        | (0U != ((
                                                   ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[0U] 
                                                     ^ 
                                                     vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[0U]) 
                                                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[1U] 
                                                       ^ 
                                                       vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[1U])) 
                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[2U] 
                                                      ^ 
                                                      vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[2U])) 
                                                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[3U] 
                                                     ^ 
                                                     vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[3U])))));
    vlSelf->__VstlTriggered.set(0x95U, (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n 
                                        != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0));
    vlSelf->__VstlTriggered.set(0x96U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x97U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x98U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x99U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x9aU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x9bU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x9cU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x9dU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x9eU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x9fU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xa0U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xa1U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__4__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__4__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xa2U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__5__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__5__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xa3U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__6__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__6__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xa4U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__7__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__7__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xa5U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0) 
                                        | (0U != ((
                                                   ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[0U] 
                                                     ^ 
                                                     vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[0U]) 
                                                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[1U] 
                                                       ^ 
                                                       vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[1U])) 
                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[2U] 
                                                      ^ 
                                                      vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[2U])) 
                                                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[3U] 
                                                     ^ 
                                                     vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[3U])))));
    vlSelf->__VstlTriggered.set(0xa6U, (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n 
                                        != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0));
    vlSelf->__VstlTriggered.set(0xa7U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xa8U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xa9U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xaaU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xabU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xacU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xadU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xaeU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xafU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xb0U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xb1U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xb2U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__4__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__4__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xb3U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__5__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__5__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xb4U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__6__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__6__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xb5U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__7__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__7__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xb6U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0) 
                                        | (0U != ((
                                                   ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[0U] 
                                                     ^ 
                                                     vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[0U]) 
                                                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[1U] 
                                                       ^ 
                                                       vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[1U])) 
                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[2U] 
                                                      ^ 
                                                      vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[2U])) 
                                                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[3U] 
                                                     ^ 
                                                     vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[3U])))));
    vlSelf->__VstlTriggered.set(0xb7U, (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n 
                                        != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0));
    vlSelf->__VstlTriggered.set(0xb8U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xb9U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xbaU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xbbU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xbcU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xbdU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xbeU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xbfU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xc0U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xc1U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xc2U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xc3U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__4__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__4__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xc4U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__5__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__5__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xc5U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__6__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__6__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xc6U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__7__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__7__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xc7U, ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n 
                                         != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0) 
                                        | (0U != ((
                                                   ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[0U] 
                                                     ^ 
                                                     vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[0U]) 
                                                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[1U] 
                                                       ^ 
                                                       vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[1U])) 
                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[2U] 
                                                      ^ 
                                                      vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[2U])) 
                                                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[3U] 
                                                     ^ 
                                                     vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[3U])))));
    vlSelf->__VstlTriggered.set(0xc8U, (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n 
                                        != vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0));
    vlSelf->__VstlTriggered.set(0xc9U, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0))));
    vlSelf->__VstlTriggered.set(0xcaU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0)));
    vlSelf->__VstlTriggered.set(0xcbU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0)));
    vlSelf->__VstlTriggered.set(0xccU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0)));
    vlSelf->__VstlTriggered.set(0xcdU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0)));
    vlSelf->__VstlTriggered.set(0xceU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0)));
    vlSelf->__VstlTriggered.set(0xcfU, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__s_n) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__s_n__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__d_n) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__d_n__0))));
    vlSelf->__VstlTriggered.set(0xd0U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__s_n) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__s_n__0)));
    vlSelf->__VstlTriggered.set(0xd1U, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__d_n) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0))));
    vlSelf->__VstlTriggered.set(0xd2U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0)));
    vlSelf->__VstlTriggered.set(0xd3U, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__d_n) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0))));
    vlSelf->__VstlTriggered.set(0xd4U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0)));
    vlSelf->__VstlTriggered.set(0xd5U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0)));
    vlSelf->__VstlTriggered.set(0xd6U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__onehot_encoder__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__onehot_encoder__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xd7U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__onehot_encoder__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__onehot_encoder__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xd8U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__onehot_encoder__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__onehot_encoder__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xd9U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0)));
    vlSelf->__VstlTriggered.set(0xdaU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0)));
    vlSelf->__VstlTriggered.set(0xdbU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0)));
    vlSelf->__VstlTriggered.set(0xdcU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0)));
    vlSelf->__VstlTriggered.set(0xddU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0)));
    vlSelf->__VstlTriggered.set(0xdeU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0)));
    vlSelf->__VstlTriggered.set(0xdfU, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0)));
    vlSelf->__VstlTriggered.set(0xe0U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0)));
    vlSelf->__VstlTriggered.set(0xe1U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_pack__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_pack__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0)));
    vlSelf->__VstlTriggered.set(0xe2U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__genblk4__BRA__0__KET____DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__genblk4__BRA__0__KET____DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0)));
    vlSelf->__VstlTriggered.set(0xe3U, (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__d_n) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0))));
    vlSelf->__VstlTriggered.set(0xe4U, ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__s_n) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0)));
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_pack__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_pack__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__addr;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__3__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__4__KET____DOT__genblk1__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__genblk5__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__genblk5__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__genblk4__BRA__0__KET____DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__genblk4__BRA__0__KET____DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__genblk4__BRA__0__KET____DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__genblk4__BRA__0__KET____DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__genblk4__BRA__0__KET____DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__genblk4__BRA__0__KET____DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__onehot_encoder__DOT__genblk1__DOT__addr__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__onehot_encoder__DOT__genblk1__DOT__addr;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__onehot_encoder__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__onehot_encoder__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__unmask_higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__mask_higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__ready__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__ready;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_pack__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_pack__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_pack__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_pack__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__4__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__4__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__5__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__5__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__6__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__6__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__7__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__7__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[0U];
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[1U];
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[2U];
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[3U];
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__4__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__4__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__5__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__5__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__6__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__6__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__7__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__7__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[0U];
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[1U];
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[2U];
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[3U];
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__4__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__4__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__5__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__5__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__6__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__6__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__7__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__7__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[0U];
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[1U];
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[2U];
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[3U];
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__4__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__4__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__5__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__5__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__6__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__6__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__7__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__7__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[0U];
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[1U];
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[2U];
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[3U];
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__4__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__4__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__5__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__5__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__6__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__6__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__7__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__7__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[0U];
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[1U];
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[2U];
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[3U];
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__d_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__d_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__d_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__d_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__onehot_encoder__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__onehot_encoder__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__onehot_encoder__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__onehot_encoder__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__s_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__s_n;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__d_n__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__d_n;
    if (VL_UNLIKELY((1U & (~ (IData)(vlSelf->__VstlDidInit))))) {
        vlSelf->__VstlDidInit = 1U;
        vlSelf->__VstlTriggered.set(1U, 1U);
        vlSelf->__VstlTriggered.set(2U, 1U);
        vlSelf->__VstlTriggered.set(3U, 1U);
        vlSelf->__VstlTriggered.set(4U, 1U);
        vlSelf->__VstlTriggered.set(5U, 1U);
        vlSelf->__VstlTriggered.set(6U, 1U);
        vlSelf->__VstlTriggered.set(7U, 1U);
        vlSelf->__VstlTriggered.set(8U, 1U);
        vlSelf->__VstlTriggered.set(9U, 1U);
        vlSelf->__VstlTriggered.set(0xaU, 1U);
        vlSelf->__VstlTriggered.set(0xbU, 1U);
        vlSelf->__VstlTriggered.set(0xcU, 1U);
        vlSelf->__VstlTriggered.set(0xdU, 1U);
        vlSelf->__VstlTriggered.set(0xeU, 1U);
        vlSelf->__VstlTriggered.set(0xfU, 1U);
        vlSelf->__VstlTriggered.set(0x10U, 1U);
        vlSelf->__VstlTriggered.set(0x11U, 1U);
        vlSelf->__VstlTriggered.set(0x12U, 1U);
        vlSelf->__VstlTriggered.set(0x13U, 1U);
        vlSelf->__VstlTriggered.set(0x14U, 1U);
        vlSelf->__VstlTriggered.set(0x15U, 1U);
        vlSelf->__VstlTriggered.set(0x16U, 1U);
        vlSelf->__VstlTriggered.set(0x17U, 1U);
        vlSelf->__VstlTriggered.set(0x18U, 1U);
        vlSelf->__VstlTriggered.set(0x19U, 1U);
        vlSelf->__VstlTriggered.set(0x1aU, 1U);
        vlSelf->__VstlTriggered.set(0x1bU, 1U);
        vlSelf->__VstlTriggered.set(0x1cU, 1U);
        vlSelf->__VstlTriggered.set(0x1dU, 1U);
        vlSelf->__VstlTriggered.set(0x1eU, 1U);
        vlSelf->__VstlTriggered.set(0x1fU, 1U);
        vlSelf->__VstlTriggered.set(0x20U, 1U);
        vlSelf->__VstlTriggered.set(0x21U, 1U);
        vlSelf->__VstlTriggered.set(0x22U, 1U);
        vlSelf->__VstlTriggered.set(0x23U, 1U);
        vlSelf->__VstlTriggered.set(0x24U, 1U);
        vlSelf->__VstlTriggered.set(0x25U, 1U);
        vlSelf->__VstlTriggered.set(0x26U, 1U);
        vlSelf->__VstlTriggered.set(0x27U, 1U);
        vlSelf->__VstlTriggered.set(0x28U, 1U);
        vlSelf->__VstlTriggered.set(0x29U, 1U);
        vlSelf->__VstlTriggered.set(0x2aU, 1U);
        vlSelf->__VstlTriggered.set(0x2bU, 1U);
        vlSelf->__VstlTriggered.set(0x2cU, 1U);
        vlSelf->__VstlTriggered.set(0x2dU, 1U);
        vlSelf->__VstlTriggered.set(0x2eU, 1U);
        vlSelf->__VstlTriggered.set(0x2fU, 1U);
        vlSelf->__VstlTriggered.set(0x30U, 1U);
        vlSelf->__VstlTriggered.set(0x31U, 1U);
        vlSelf->__VstlTriggered.set(0x32U, 1U);
        vlSelf->__VstlTriggered.set(0x33U, 1U);
        vlSelf->__VstlTriggered.set(0x34U, 1U);
        vlSelf->__VstlTriggered.set(0x35U, 1U);
        vlSelf->__VstlTriggered.set(0x36U, 1U);
        vlSelf->__VstlTriggered.set(0x37U, 1U);
        vlSelf->__VstlTriggered.set(0x38U, 1U);
        vlSelf->__VstlTriggered.set(0x39U, 1U);
        vlSelf->__VstlTriggered.set(0x3aU, 1U);
        vlSelf->__VstlTriggered.set(0x3bU, 1U);
        vlSelf->__VstlTriggered.set(0x3cU, 1U);
        vlSelf->__VstlTriggered.set(0x3dU, 1U);
        vlSelf->__VstlTriggered.set(0x3eU, 1U);
        vlSelf->__VstlTriggered.set(0x3fU, 1U);
        vlSelf->__VstlTriggered.set(0x40U, 1U);
        vlSelf->__VstlTriggered.set(0x41U, 1U);
        vlSelf->__VstlTriggered.set(0x42U, 1U);
        vlSelf->__VstlTriggered.set(0x43U, 1U);
        vlSelf->__VstlTriggered.set(0x44U, 1U);
        vlSelf->__VstlTriggered.set(0x45U, 1U);
        vlSelf->__VstlTriggered.set(0x46U, 1U);
        vlSelf->__VstlTriggered.set(0x47U, 1U);
        vlSelf->__VstlTriggered.set(0x48U, 1U);
        vlSelf->__VstlTriggered.set(0x49U, 1U);
        vlSelf->__VstlTriggered.set(0x4aU, 1U);
        vlSelf->__VstlTriggered.set(0x4bU, 1U);
        vlSelf->__VstlTriggered.set(0x4cU, 1U);
        vlSelf->__VstlTriggered.set(0x4dU, 1U);
        vlSelf->__VstlTriggered.set(0x4eU, 1U);
        vlSelf->__VstlTriggered.set(0x4fU, 1U);
        vlSelf->__VstlTriggered.set(0x50U, 1U);
        vlSelf->__VstlTriggered.set(0x51U, 1U);
        vlSelf->__VstlTriggered.set(0x52U, 1U);
        vlSelf->__VstlTriggered.set(0x53U, 1U);
        vlSelf->__VstlTriggered.set(0x54U, 1U);
        vlSelf->__VstlTriggered.set(0x55U, 1U);
        vlSelf->__VstlTriggered.set(0x56U, 1U);
        vlSelf->__VstlTriggered.set(0x57U, 1U);
        vlSelf->__VstlTriggered.set(0x58U, 1U);
        vlSelf->__VstlTriggered.set(0x59U, 1U);
        vlSelf->__VstlTriggered.set(0x5aU, 1U);
        vlSelf->__VstlTriggered.set(0x5bU, 1U);
        vlSelf->__VstlTriggered.set(0x5cU, 1U);
        vlSelf->__VstlTriggered.set(0x5dU, 1U);
        vlSelf->__VstlTriggered.set(0x5eU, 1U);
        vlSelf->__VstlTriggered.set(0x5fU, 1U);
        vlSelf->__VstlTriggered.set(0x60U, 1U);
        vlSelf->__VstlTriggered.set(0x61U, 1U);
        vlSelf->__VstlTriggered.set(0x62U, 1U);
        vlSelf->__VstlTriggered.set(0x63U, 1U);
        vlSelf->__VstlTriggered.set(0x64U, 1U);
        vlSelf->__VstlTriggered.set(0x65U, 1U);
        vlSelf->__VstlTriggered.set(0x66U, 1U);
        vlSelf->__VstlTriggered.set(0x67U, 1U);
        vlSelf->__VstlTriggered.set(0x68U, 1U);
        vlSelf->__VstlTriggered.set(0x69U, 1U);
        vlSelf->__VstlTriggered.set(0x6aU, 1U);
        vlSelf->__VstlTriggered.set(0x6bU, 1U);
        vlSelf->__VstlTriggered.set(0x6cU, 1U);
        vlSelf->__VstlTriggered.set(0x6dU, 1U);
        vlSelf->__VstlTriggered.set(0x6eU, 1U);
        vlSelf->__VstlTriggered.set(0x6fU, 1U);
        vlSelf->__VstlTriggered.set(0x70U, 1U);
        vlSelf->__VstlTriggered.set(0x71U, 1U);
        vlSelf->__VstlTriggered.set(0x72U, 1U);
        vlSelf->__VstlTriggered.set(0x73U, 1U);
        vlSelf->__VstlTriggered.set(0x74U, 1U);
        vlSelf->__VstlTriggered.set(0x75U, 1U);
        vlSelf->__VstlTriggered.set(0x76U, 1U);
        vlSelf->__VstlTriggered.set(0x77U, 1U);
        vlSelf->__VstlTriggered.set(0x78U, 1U);
        vlSelf->__VstlTriggered.set(0x79U, 1U);
        vlSelf->__VstlTriggered.set(0x7aU, 1U);
        vlSelf->__VstlTriggered.set(0x7bU, 1U);
        vlSelf->__VstlTriggered.set(0x7cU, 1U);
        vlSelf->__VstlTriggered.set(0x7dU, 1U);
        vlSelf->__VstlTriggered.set(0x7eU, 1U);
        vlSelf->__VstlTriggered.set(0x7fU, 1U);
        vlSelf->__VstlTriggered.set(0x80U, 1U);
        vlSelf->__VstlTriggered.set(0x81U, 1U);
        vlSelf->__VstlTriggered.set(0x82U, 1U);
        vlSelf->__VstlTriggered.set(0x83U, 1U);
        vlSelf->__VstlTriggered.set(0x84U, 1U);
        vlSelf->__VstlTriggered.set(0x85U, 1U);
        vlSelf->__VstlTriggered.set(0x86U, 1U);
        vlSelf->__VstlTriggered.set(0x87U, 1U);
        vlSelf->__VstlTriggered.set(0x88U, 1U);
        vlSelf->__VstlTriggered.set(0x89U, 1U);
        vlSelf->__VstlTriggered.set(0x8aU, 1U);
        vlSelf->__VstlTriggered.set(0x8bU, 1U);
        vlSelf->__VstlTriggered.set(0x8cU, 1U);
        vlSelf->__VstlTriggered.set(0x8dU, 1U);
        vlSelf->__VstlTriggered.set(0x8eU, 1U);
        vlSelf->__VstlTriggered.set(0x8fU, 1U);
        vlSelf->__VstlTriggered.set(0x90U, 1U);
        vlSelf->__VstlTriggered.set(0x91U, 1U);
        vlSelf->__VstlTriggered.set(0x92U, 1U);
        vlSelf->__VstlTriggered.set(0x93U, 1U);
        vlSelf->__VstlTriggered.set(0x94U, 1U);
        vlSelf->__VstlTriggered.set(0x95U, 1U);
        vlSelf->__VstlTriggered.set(0x96U, 1U);
        vlSelf->__VstlTriggered.set(0x97U, 1U);
        vlSelf->__VstlTriggered.set(0x98U, 1U);
        vlSelf->__VstlTriggered.set(0x99U, 1U);
        vlSelf->__VstlTriggered.set(0x9aU, 1U);
        vlSelf->__VstlTriggered.set(0x9bU, 1U);
        vlSelf->__VstlTriggered.set(0x9cU, 1U);
        vlSelf->__VstlTriggered.set(0x9dU, 1U);
        vlSelf->__VstlTriggered.set(0x9eU, 1U);
        vlSelf->__VstlTriggered.set(0x9fU, 1U);
        vlSelf->__VstlTriggered.set(0xa0U, 1U);
        vlSelf->__VstlTriggered.set(0xa1U, 1U);
        vlSelf->__VstlTriggered.set(0xa2U, 1U);
        vlSelf->__VstlTriggered.set(0xa3U, 1U);
        vlSelf->__VstlTriggered.set(0xa4U, 1U);
        vlSelf->__VstlTriggered.set(0xa5U, 1U);
        vlSelf->__VstlTriggered.set(0xa6U, 1U);
        vlSelf->__VstlTriggered.set(0xa7U, 1U);
        vlSelf->__VstlTriggered.set(0xa8U, 1U);
        vlSelf->__VstlTriggered.set(0xa9U, 1U);
        vlSelf->__VstlTriggered.set(0xaaU, 1U);
        vlSelf->__VstlTriggered.set(0xabU, 1U);
        vlSelf->__VstlTriggered.set(0xacU, 1U);
        vlSelf->__VstlTriggered.set(0xadU, 1U);
        vlSelf->__VstlTriggered.set(0xaeU, 1U);
        vlSelf->__VstlTriggered.set(0xafU, 1U);
        vlSelf->__VstlTriggered.set(0xb0U, 1U);
        vlSelf->__VstlTriggered.set(0xb1U, 1U);
        vlSelf->__VstlTriggered.set(0xb2U, 1U);
        vlSelf->__VstlTriggered.set(0xb3U, 1U);
        vlSelf->__VstlTriggered.set(0xb4U, 1U);
        vlSelf->__VstlTriggered.set(0xb5U, 1U);
        vlSelf->__VstlTriggered.set(0xb6U, 1U);
        vlSelf->__VstlTriggered.set(0xb7U, 1U);
        vlSelf->__VstlTriggered.set(0xb8U, 1U);
        vlSelf->__VstlTriggered.set(0xb9U, 1U);
        vlSelf->__VstlTriggered.set(0xbaU, 1U);
        vlSelf->__VstlTriggered.set(0xbbU, 1U);
        vlSelf->__VstlTriggered.set(0xbcU, 1U);
        vlSelf->__VstlTriggered.set(0xbdU, 1U);
        vlSelf->__VstlTriggered.set(0xbeU, 1U);
        vlSelf->__VstlTriggered.set(0xbfU, 1U);
        vlSelf->__VstlTriggered.set(0xc0U, 1U);
        vlSelf->__VstlTriggered.set(0xc1U, 1U);
        vlSelf->__VstlTriggered.set(0xc2U, 1U);
        vlSelf->__VstlTriggered.set(0xc3U, 1U);
        vlSelf->__VstlTriggered.set(0xc4U, 1U);
        vlSelf->__VstlTriggered.set(0xc5U, 1U);
        vlSelf->__VstlTriggered.set(0xc6U, 1U);
        vlSelf->__VstlTriggered.set(0xc7U, 1U);
        vlSelf->__VstlTriggered.set(0xc8U, 1U);
        vlSelf->__VstlTriggered.set(0xc9U, 1U);
        vlSelf->__VstlTriggered.set(0xcaU, 1U);
        vlSelf->__VstlTriggered.set(0xcbU, 1U);
        vlSelf->__VstlTriggered.set(0xccU, 1U);
        vlSelf->__VstlTriggered.set(0xcdU, 1U);
        vlSelf->__VstlTriggered.set(0xceU, 1U);
        vlSelf->__VstlTriggered.set(0xcfU, 1U);
        vlSelf->__VstlTriggered.set(0xd0U, 1U);
        vlSelf->__VstlTriggered.set(0xd1U, 1U);
        vlSelf->__VstlTriggered.set(0xd2U, 1U);
        vlSelf->__VstlTriggered.set(0xd3U, 1U);
        vlSelf->__VstlTriggered.set(0xd4U, 1U);
        vlSelf->__VstlTriggered.set(0xd5U, 1U);
        vlSelf->__VstlTriggered.set(0xd6U, 1U);
        vlSelf->__VstlTriggered.set(0xd7U, 1U);
        vlSelf->__VstlTriggered.set(0xd8U, 1U);
        vlSelf->__VstlTriggered.set(0xd9U, 1U);
        vlSelf->__VstlTriggered.set(0xdaU, 1U);
        vlSelf->__VstlTriggered.set(0xdbU, 1U);
        vlSelf->__VstlTriggered.set(0xdcU, 1U);
        vlSelf->__VstlTriggered.set(0xddU, 1U);
        vlSelf->__VstlTriggered.set(0xdeU, 1U);
        vlSelf->__VstlTriggered.set(0xdfU, 1U);
        vlSelf->__VstlTriggered.set(0xe0U, 1U);
        vlSelf->__VstlTriggered.set(0xe1U, 1U);
        vlSelf->__VstlTriggered.set(0xe2U, 1U);
        vlSelf->__VstlTriggered.set(0xe3U, 1U);
        vlSelf->__VstlTriggered.set(0xe4U, 1U);
    }
#ifdef VL_DEBUG
    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->debug())) {
        VVortex___024root___dump_triggers__stl(vlSelf);
    }
#endif
}

extern const VlWide<17>/*543:0*/ VVortex__ConstPool__CONST_h00a54031_0;
extern const VlWide<9>/*287:0*/ VVortex__ConstPool__CONST_h4d451b67_0;
extern const VlWide<15>/*479:0*/ VVortex__ConstPool__CONST_h9eccd8e6_0;
extern const VlWide<19>/*607:0*/ VVortex__ConstPool__CONST_hbb110ceb_0;
extern const VlWide<17>/*543:0*/ VVortex__ConstPool__CONST_h00a54001_0;
extern const VlWide<12>/*383:0*/ VVortex__ConstPool__CONST_h997e551f_0;

VL_ATTR_COLD void VVortex___024root___stl_sequent__TOP__10(VVortex___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    VVortex__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VVortex___024root___stl_sequent__TOP__10\n"); );
    // Init
    VlWide<19>/*607:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in;
    VL_ZERO_W(608, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in);
    QData/*35:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out = 0;
    VlWide<5>/*130:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in;
    VL_ZERO_W(131, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in);
    VlWide<20>/*612:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out;
    VL_ZERO_W(613, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out);
    CData/*3:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__per_bank_core_rsp_valid;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__per_bank_core_rsp_valid = 0;
    CData/*3:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__per_bank_mem_req_valid;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__per_bank_mem_req_valid = 0;
    CData/*3:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel = 0;
    CData/*3:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel = 0;
    VlWide<33>/*1037:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out;
    VL_ZERO_W(1038, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out);
    VlWide<20>/*613:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out;
    VL_ZERO_W(614, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out);
    VlWide<3>/*69:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata;
    VL_ZERO_W(70, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata);
    VlWide<3>/*69:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata;
    VL_ZERO_W(70, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata);
    VlWide<3>/*69:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata;
    VL_ZERO_W(70, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata);
    VlWide<3>/*69:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata;
    VL_ZERO_W(70, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata);
    CData/*3:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel = 0;
    CData/*1:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_arb__valid_in;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_arb__valid_in = 0;
    CData/*1:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid = 0;
    VlWide<6>/*175:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data;
    VL_ZERO_W(176, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data);
    CData/*0:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0 = 0;
    VlWide<6>/*175:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0;
    VL_ZERO_W(176, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0);
    CData/*1:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT____Vcellinp__rsp_buf__valid_in;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT____Vcellinp__rsp_buf__valid_in = 0;
    CData/*1:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel = 0;
    CData/*1:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel = 0;
    CData/*1:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid = 0;
    CData/*0:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0 = 0;
    VlWide<6>/*175:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0;
    VL_ZERO_W(176, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0);
    CData/*7:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align = 0;
    VlWide<6>/*175:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out;
    VL_ZERO_W(176, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out);
    QData/*40:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__no_rsp_buf__data_out;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__no_rsp_buf__data_out = 0;
    CData/*1:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_arb__ready_in;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_arb__ready_in = 0;
    CData/*1:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid = 0;
    CData/*1:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid = 0;
    IData/*31:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_data;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_data = 0;
    VlWide<6>/*175:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out;
    VL_ZERO_W(176, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out);
    CData/*0:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0 = 0;
    VlWide<6>/*175:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0;
    VL_ZERO_W(176, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0);
    VlWide<5>/*135:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out;
    VL_ZERO_W(136, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out);
    VlWide<9>/*279:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out;
    VL_ZERO_W(280, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out);
    CData/*7:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_tag_out;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_tag_out = 0;
    CData/*0:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__batch_completed;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__batch_completed = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__2__Vfuncout;
    __Vfunc_wis_to_wid__2__Vfuncout = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__2__wis;
    __Vfunc_wis_to_wid__2__wis = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__11__Vfuncout;
    __Vfunc_wis_to_wid__11__Vfuncout = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__11__wis;
    __Vfunc_wis_to_wid__11__wis = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__12__Vfuncout;
    __Vfunc_wis_to_wid__12__Vfuncout = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__12__wis;
    __Vfunc_wis_to_wid__12__wis = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__36__Vfuncout;
    __Vfunc_wis_to_wid__36__Vfuncout = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__36__wis;
    __Vfunc_wis_to_wid__36__wis = 0;
    CData/*1:0*/ __Vfunc_wid_to_wis__37__Vfuncout;
    __Vfunc_wid_to_wis__37__Vfuncout = 0;
    CData/*1:0*/ __Vfunc_wid_to_wis__37__wid;
    __Vfunc_wid_to_wis__37__wid = 0;
    VlWide<6>/*175:0*/ TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data;
    VL_ZERO_W(176, TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data);
    CData/*0:0*/ TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid;
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid = 0;
    VlWide<20>/*613:0*/ TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data;
    VL_ZERO_W(614, TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data);
    VlWide<6>/*178:0*/ TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data;
    VL_ZERO_W(179, TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data);
    VlWide<20>/*612:0*/ TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data;
    VL_ZERO_W(613, TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data);
    VlWide<9>/*282:0*/ TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data;
    VL_ZERO_W(283, TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data);
    VlWide<4>/*127:0*/ __Vtemp_85;
    VlWide<11>/*351:0*/ __Vtemp_242;
    VlWide<6>/*191:0*/ __Vtemp_245;
    VlWide<5>/*159:0*/ __Vtemp_247;
    VlWide<5>/*159:0*/ __Vtemp_248;
    VlWide<5>/*159:0*/ __Vtemp_249;
    VlWide<3>/*95:0*/ __Vtemp_250;
    VlWide<5>/*159:0*/ __Vtemp_251;
    VlWide<4>/*127:0*/ __Vtemp_252;
    VlWide<3>/*95:0*/ __Vtemp_254;
    VlWide<3>/*95:0*/ __Vtemp_255;
    VlWide<3>/*95:0*/ __Vtemp_257;
    VlWide<4>/*127:0*/ __Vtemp_259;
    VlWide<4>/*127:0*/ __Vtemp_261;
    VlWide<5>/*159:0*/ __Vtemp_264;
    VlWide<6>/*191:0*/ __Vtemp_268;
    VlWide<7>/*223:0*/ __Vtemp_272;
    VlWide<8>/*255:0*/ __Vtemp_276;
    VlWide<9>/*287:0*/ __Vtemp_280;
    VlWide<10>/*319:0*/ __Vtemp_284;
    VlWide<11>/*351:0*/ __Vtemp_288;
    VlWide<12>/*383:0*/ __Vtemp_292;
    VlWide<13>/*415:0*/ __Vtemp_296;
    VlWide<14>/*447:0*/ __Vtemp_300;
    VlWide<15>/*479:0*/ __Vtemp_304;
    VlWide<16>/*511:0*/ __Vtemp_308;
    VlWide<3>/*95:0*/ __Vtemp_309;
    VlWide<3>/*95:0*/ __Vtemp_310;
    VlWide<3>/*95:0*/ __Vtemp_312;
    VlWide<4>/*127:0*/ __Vtemp_314;
    VlWide<4>/*127:0*/ __Vtemp_316;
    VlWide<5>/*159:0*/ __Vtemp_319;
    VlWide<6>/*191:0*/ __Vtemp_323;
    VlWide<7>/*223:0*/ __Vtemp_327;
    VlWide<8>/*255:0*/ __Vtemp_331;
    VlWide<9>/*287:0*/ __Vtemp_335;
    VlWide<10>/*319:0*/ __Vtemp_339;
    VlWide<11>/*351:0*/ __Vtemp_343;
    VlWide<12>/*383:0*/ __Vtemp_347;
    VlWide<13>/*415:0*/ __Vtemp_351;
    VlWide<14>/*447:0*/ __Vtemp_355;
    VlWide<15>/*479:0*/ __Vtemp_359;
    VlWide<16>/*511:0*/ __Vtemp_363;
    VlWide<3>/*95:0*/ __Vtemp_364;
    VlWide<3>/*95:0*/ __Vtemp_365;
    VlWide<3>/*95:0*/ __Vtemp_367;
    VlWide<4>/*127:0*/ __Vtemp_369;
    VlWide<4>/*127:0*/ __Vtemp_371;
    VlWide<5>/*159:0*/ __Vtemp_374;
    VlWide<6>/*191:0*/ __Vtemp_378;
    VlWide<7>/*223:0*/ __Vtemp_382;
    VlWide<8>/*255:0*/ __Vtemp_386;
    VlWide<9>/*287:0*/ __Vtemp_390;
    VlWide<10>/*319:0*/ __Vtemp_394;
    VlWide<11>/*351:0*/ __Vtemp_398;
    VlWide<12>/*383:0*/ __Vtemp_402;
    VlWide<13>/*415:0*/ __Vtemp_406;
    VlWide<14>/*447:0*/ __Vtemp_410;
    VlWide<15>/*479:0*/ __Vtemp_414;
    VlWide<16>/*511:0*/ __Vtemp_418;
    VlWide<3>/*95:0*/ __Vtemp_419;
    VlWide<3>/*95:0*/ __Vtemp_420;
    VlWide<3>/*95:0*/ __Vtemp_422;
    VlWide<4>/*127:0*/ __Vtemp_424;
    VlWide<4>/*127:0*/ __Vtemp_426;
    VlWide<5>/*159:0*/ __Vtemp_429;
    VlWide<6>/*191:0*/ __Vtemp_433;
    VlWide<7>/*223:0*/ __Vtemp_437;
    VlWide<8>/*255:0*/ __Vtemp_441;
    VlWide<9>/*287:0*/ __Vtemp_445;
    VlWide<10>/*319:0*/ __Vtemp_449;
    VlWide<11>/*351:0*/ __Vtemp_453;
    VlWide<12>/*383:0*/ __Vtemp_457;
    VlWide<13>/*415:0*/ __Vtemp_461;
    VlWide<14>/*447:0*/ __Vtemp_465;
    VlWide<15>/*479:0*/ __Vtemp_469;
    VlWide<16>/*511:0*/ __Vtemp_473;
    VlWide<3>/*95:0*/ __Vtemp_474;
    VlWide<3>/*95:0*/ __Vtemp_476;
    VlWide<4>/*127:0*/ __Vtemp_480;
    VlWide<3>/*95:0*/ __Vtemp_481;
    VlWide<3>/*95:0*/ __Vtemp_483;
    VlWide<4>/*127:0*/ __Vtemp_487;
    VlWide<3>/*95:0*/ __Vtemp_488;
    VlWide<3>/*95:0*/ __Vtemp_490;
    VlWide<4>/*127:0*/ __Vtemp_494;
    VlWide<3>/*95:0*/ __Vtemp_495;
    VlWide<3>/*95:0*/ __Vtemp_497;
    VlWide<4>/*127:0*/ __Vtemp_501;
    // Body
    vlSelf->mem_req_valid = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_rd_enable = 0U;
    if ((0xcc0U != (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                              >> 0x11U)))) {
        if ((0xf14U != (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                  >> 0x11U)))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_rd_enable = 1U;
        }
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
    vlSelf->busy = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT_____05Fbusy___05F__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__br_result 
        = (((0U == (0x1fU & ((IData)(0x45U) + (0x7fU 
                                               & VL_SHIFTL_III(7,7,32, 
                                                               (3U 
                                                                & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]), 5U)))))
             ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[
                     (((IData)(0x64U) + (0x7fU & VL_SHIFTL_III(7,7,32, 
                                                               (3U 
                                                                & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]), 5U))) 
                      >> 5U)] << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x45U) 
                                            + (0x7fU 
                                               & VL_SHIFTL_III(7,7,32, 
                                                               (3U 
                                                                & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]), 5U))))))) 
           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[
              (((IData)(0x45U) + (0x7fU & VL_SHIFTL_III(7,7,32, 
                                                        (3U 
                                                         & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]), 5U))) 
               >> 5U)] >> (0x1fU & ((IData)(0x45U) 
                                    + (0x7fU & VL_SHIFTL_III(7,7,32, 
                                                             (3U 
                                                              & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]), 5U))))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x10U] 
        = ((0x1ffU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x10U]) 
           | (0xfffffe00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                             << 2U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x11U] 
        = (((0x1fcU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       << 2U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                  >> 0x1eU)) | (0xfffffe00U 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   << 2U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x12U] 
        = (((0x1fcU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x12U] 
                       << 2U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                  >> 0x1eU)) | (0xfffffe00U 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x12U] 
                                                   << 2U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x13U] 
        = (0xfU & ((0x1fcU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x13U] 
                              << 2U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x12U] 
                                         >> 0x1eU)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[0U] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[1U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[1U] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[2U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[2U] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[3U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[3U] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[4U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[4U] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[5U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[5U] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[6U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[6U] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[7U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[7U] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[8U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[8U] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[9U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[9U] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xaU] 
        = (VVortex__ConstPool__CONST_h00a54031_0[0xaU] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xbU] 
        = (VVortex__ConstPool__CONST_h00a54031_0[0xbU] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xcU] 
        = (VVortex__ConstPool__CONST_h00a54031_0[0xcU] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xdU] 
        = (VVortex__ConstPool__CONST_h00a54031_0[0xdU] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xeU] 
        = (VVortex__ConstPool__CONST_h00a54031_0[0xeU] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xfU] 
        = (VVortex__ConstPool__CONST_h00a54031_0[0xfU] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x10U] 
        = ((0xfffffe00U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x10U]) 
           | ((((1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])
                 ? 1U : 0U) << 6U) | (VVortex__ConstPool__CONST_h00a54031_0[0x10U] 
                                      & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                          << 0x1fU) 
                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                            >> 1U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_warps = 0U;
    if (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
         & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_warps 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_warps) 
               | (0xfU & ((IData)(1U) << (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                                                >> 0xdU)))));
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__pop 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
           & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
              && (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
                   && ((IData)(vlSelf->mem_req_ready) 
                       & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))) 
                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__icache_req_fire 
        = ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
            << 8U) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
            << 8U) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
            << 8U) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
            << 8U) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_rsp_sop 
        = (1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__genblk11__DOT__rsp_sop_r) 
                 >> (1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__stall_out 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__stall_out 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__commit_size_reg1__data_in 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
            << 3U) | (7U & VL_COUNTONES_I((0xfU & (
                                                   (- (IData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r))) 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                                                       << 0x17U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                                                         >> 9U)))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__commit_size_reg2__data_in 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__commit_size_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
            << 3U) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__commit_size_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__ram_n 
        = ((((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                            >> 0x25U))) ? (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                   >> 0x1aU))
              : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x3ffU & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                     >> 0x26U)))] >> 0x18U)) 
            << 0x18U) | ((0xff0000U & (((1U & (IData)(
                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                       >> 0x24U)))
                                         ? (IData)(
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                    >> 0x12U))
                                         : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3ffU 
                                              & (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                         >> 0x26U)))] 
                                            >> 0x10U)) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & (IData)(
                                                     (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                      >> 0x23U)))
                                        ? (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                   >> 0xaU))
                                        : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3ffU 
                                             & (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                        >> 0x26U)))] 
                                           >> 8U)) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 0x22U)))
                                                     ? (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 2U))
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3ffU 
                                                     & (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 0x26U)))])))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__ram_n 
        = ((((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                            >> 0x25U))) ? (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                   >> 0x1aU))
              : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x3ffU & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                     >> 0x26U)))] >> 0x18U)) 
            << 0x18U) | ((0xff0000U & (((1U & (IData)(
                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                       >> 0x24U)))
                                         ? (IData)(
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                    >> 0x12U))
                                         : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3ffU 
                                              & (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                         >> 0x26U)))] 
                                            >> 0x10U)) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & (IData)(
                                                     (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                      >> 0x23U)))
                                        ? (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                   >> 0xaU))
                                        : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3ffU 
                                             & (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                        >> 0x26U)))] 
                                           >> 8U)) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 0x22U)))
                                                     ? (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 2U))
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3ffU 
                                                     & (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 0x26U)))])))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__ram_n 
        = ((((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                            >> 0x25U))) ? (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                   >> 0x1aU))
              : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x3ffU & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                     >> 0x26U)))] >> 0x18U)) 
            << 0x18U) | ((0xff0000U & (((1U & (IData)(
                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                       >> 0x24U)))
                                         ? (IData)(
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                    >> 0x12U))
                                         : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3ffU 
                                              & (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                         >> 0x26U)))] 
                                            >> 0x10U)) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & (IData)(
                                                     (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                      >> 0x23U)))
                                        ? (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                   >> 0xaU))
                                        : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3ffU 
                                             & (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                        >> 0x26U)))] 
                                           >> 8U)) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 0x22U)))
                                                     ? (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 2U))
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3ffU 
                                                     & (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 0x26U)))])))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__ram_n 
        = ((((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                            >> 0x25U))) ? (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                   >> 0x1aU))
              : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x3ffU & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                     >> 0x26U)))] >> 0x18U)) 
            << 0x18U) | ((0xff0000U & (((1U & (IData)(
                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                       >> 0x24U)))
                                         ? (IData)(
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                    >> 0x12U))
                                         : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3ffU 
                                              & (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                         >> 0x26U)))] 
                                            >> 0x10U)) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & (IData)(
                                                     (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                      >> 0x23U)))
                                        ? (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                   >> 0xaU))
                                        : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3ffU 
                                             & (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                        >> 0x26U)))] 
                                           >> 8U)) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 0x22U)))
                                                     ? (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 2U))
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3ffU 
                                                     & (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 0x26U)))])))));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_valid 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[5U] 
        = (0xffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[5U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[0U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[1U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[2U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[3U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[4U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[5U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[5U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_valid 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[5U] 
        = (0xffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[5U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[0U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[1U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[2U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[3U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[4U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[5U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[5U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = ((0x100U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                      << 8U)) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = ((0x100U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                      << 8U)) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = ((0x100U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                      << 8U)) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = ((0x100U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                      << 8U)) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = ((0x400U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                      << 0xaU)) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[5U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][5U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[6U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][6U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[7U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][7U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[8U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][8U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[9U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][9U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xaU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xaU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xbU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xbU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xcU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xcU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xdU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xdU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xeU] 
        = ((0x1000000U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                          << 0x18U)) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xeU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[5U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][5U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[6U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][6U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[7U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][7U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[8U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][8U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[9U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][9U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xaU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xaU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xbU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xbU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xcU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xcU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xdU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xdU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xeU] 
        = ((0x1000000U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                          << 0x18U)) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xeU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[5U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][5U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[6U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][6U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[7U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][7U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[8U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][8U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[9U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][9U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xaU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xaU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xbU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xbU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xcU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xcU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xdU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xdU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xeU] 
        = ((0x1000000U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                          << 0x18U)) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xeU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[5U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][5U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[6U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][6U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[7U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][7U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[8U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][8U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[9U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][9U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xaU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xaU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xbU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xbU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xcU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xcU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xdU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xdU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xeU] 
        = ((0x1000000U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                          << 0x18U)) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xeU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[5U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][5U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[6U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][6U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[7U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][7U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[8U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][8U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[9U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][9U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xaU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xaU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xbU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xbU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xcU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xcU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xdU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xdU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xeU] 
        = ((0x1000000U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                          << 0x18U)) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xeU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[3U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            << 8U) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[4U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            >> 0x18U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                         << 8U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[5U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            >> 0x18U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                         << 8U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[6U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            << 0x10U) | ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                          >> 0x18U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                       << 8U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[7U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            >> 0x10U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[8U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            >> 0x10U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[9U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            << 0x18U) | ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                          >> 0x10U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                       << 0x10U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[0xaU] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            >> 8U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                      << 0x18U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[0xbU] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            >> 8U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                      << 0x18U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[0xcU] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            >> 8U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                      << 0x18U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__gtid[0U] 
        = VL_SHIFTL_III(32,32,32, (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                         >> 0x18U)), 2U);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__gtid[1U] 
        = ((IData)(1U) + VL_SHIFTL_III(32,32,32, (3U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                                     >> 0x18U)), 2U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__gtid[2U] 
        = ((IData)(2U) + VL_SHIFTL_III(32,32,32, (3U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                                     >> 0x18U)), 2U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__gtid[3U] 
        = ((IData)(3U) + VL_SHIFTL_III(32,32,32, (3U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                                     >> 0x18U)), 2U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_req_valid 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
            << 3U) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
                       << 2U) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
                                  << 1U) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_req_rw 
        = ((8U & ((IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                           >> 0x30U)) << 3U)) | ((4U 
                                                  & ((IData)(
                                                             (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                              >> 0x30U)) 
                                                     << 2U)) 
                                                 | ((2U 
                                                     & ((IData)(
                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                 >> 0x30U)) 
                                                        << 1U)) 
                                                    | (1U 
                                                       & (IData)(
                                                                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                  >> 0x30U))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_req_addr 
        = (((QData)((IData)((0x3ffU & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                               >> 0x26U))))) 
            << 0x1eU) | (QData)((IData)(((0x3ff00000U 
                                          & ((IData)(
                                                     (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                      >> 0x26U)) 
                                             << 0x14U)) 
                                         | ((0xffc00U 
                                             & ((IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                         >> 0x26U)) 
                                                << 0xaU)) 
                                            | (0x3ffU 
                                               & (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                          >> 0x26U))))))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_execute_if.valid 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (5U >= (0xfU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                             >> 0x11U))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_commit_if.data[0U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            << 3U) | (7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_commit_if.data[1U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            >> 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                         << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_commit_if.data[2U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            >> 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                         << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_commit_if.data[3U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            >> 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                         << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_commit_if.data[4U] 
        = (((IData)(((0x1fffffffff80ULL & (((QData)((IData)(
                                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U])) 
                                            << 0x1dU) 
                                           | (0x1fffffffffffff80ULL 
                                              & ((QData)((IData)(
                                                                 vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U])) 
                                                 >> 3U)))) 
                     | (QData)((IData)(((0x40U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                  << 3U)) 
                                        | (0x3fU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                            >> 4U))))))) 
            << 3U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                      >> 0x1dU));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_commit_if.data[5U] 
        = (((IData)(((0x1fffffffff80ULL & (((QData)((IData)(
                                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U])) 
                                            << 0x1dU) 
                                           | (0x1fffffffffffff80ULL 
                                              & ((QData)((IData)(
                                                                 vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U])) 
                                                 >> 3U)))) 
                     | (QData)((IData)(((0x40U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                  << 3U)) 
                                        | (0x3fU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                            >> 4U))))))) 
            >> 0x1dU) | ((IData)((((0x1fffffffff80ULL 
                                    & (((QData)((IData)(
                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U])) 
                                        << 0x1dU) | 
                                       (0x1fffffffffffff80ULL 
                                        & ((QData)((IData)(
                                                           vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U])) 
                                           >> 3U)))) 
                                   | (QData)((IData)(
                                                     ((0x40U 
                                                       & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                          << 3U)) 
                                                      | (0x3fU 
                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                            >> 4U)))))) 
                                  >> 0x20U)) << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r = 0U;
    if ((0x10000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        if ((0x8000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
            if ((0x4000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                if ((0x2000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    if ((0x1000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                                if ((((0xb03U <= (0xfffU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x11U))) 
                                      & (0xb23U > (0xfffU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                      >> 0x11U)))) 
                                     | ((0xb83U <= 
                                         (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                                        & (0xba3U > 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                                }
                            } else if ((0x200000U & 
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                                if ((((0xb03U <= (0xfffU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x11U))) 
                                      & (0xb23U > (0xfffU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                      >> 0x11U)))) 
                                     | ((0xb83U <= 
                                         (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                                        & (0xba3U > 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                                }
                            } else if ((0x100000U & 
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                                if ((((0xb03U <= (0xfffU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x11U))) 
                                      & (0xb23U > (0xfffU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                      >> 0x11U)))) 
                                     | ((0xb83U <= 
                                         (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                                        & (0xba3U > 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                                }
                            } else if ((0x80000U & 
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                                if ((((0xb03U <= (0xfffU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x11U))) 
                                      & (0xb23U > (0xfffU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                      >> 0x11U)))) 
                                     | ((0xb83U <= 
                                         (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                                        & (0xba3U > 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                                }
                            }
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x16U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x15U)))) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x14U)))) {
                                        if ((1U & (~ 
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x13U)))) {
                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r 
                                                = (
                                                   (0x40000U 
                                                    & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])
                                                    ? 
                                                   ((0x20000U 
                                                     & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])
                                                     ? 0xffff0000U
                                                     : 1U)
                                                    : 4U);
                                        }
                                    }
                                }
                            }
                        } else {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                            }
                        }
                    } else {
                        if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                            }
                        } else if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                            }
                        } else if ((0x200000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            if ((0x100000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                                if ((((0xb03U <= (0xfffU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x11U))) 
                                      & (0xb23U > (0xfffU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                      >> 0x11U)))) 
                                     | ((0xb83U <= 
                                         (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                                        & (0xba3U > 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                                }
                            } else if ((0x80000U & 
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                                if ((((0xb03U <= (0xfffU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x11U))) 
                                      & (0xb23U > (0xfffU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                      >> 0x11U)))) 
                                     | ((0xb83U <= 
                                         (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                                        & (0xba3U > 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                                }
                            } else if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x12U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U)))) {
                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                                    if ((((0xb03U <= 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                          & (0xb23U 
                                             > (0xfffU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))) 
                                         | ((0xb83U 
                                             <= (0xfffU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U))) 
                                            & (0xba3U 
                                               > (0xfffU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x11U)))))) {
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                                    }
                                }
                            }
                        } else {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                            }
                        }
                        if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x17U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x16U)))) {
                                if ((0x200000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x14U)))) {
                                        if ((1U & (~ 
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x13U)))) {
                                            if ((0x40000U 
                                                 & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r = 0U;
                                            } else if (
                                                       (0x20000U 
                                                        & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r = 0U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                } else {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                }
            } else {
                if ((0x2000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                } else if ((0x1000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                            }
                        } else if ((0x200000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                            }
                        } else if ((0x100000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                            }
                        } else if ((0x80000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            if ((0x40000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                                if ((((0xb03U <= (0xfffU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x11U))) 
                                      & (0xb23U > (0xfffU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                      >> 0x11U)))) 
                                     | ((0xb83U <= 
                                         (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                                        & (0xba3U > 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                                }
                            } else if ((0x20000U & 
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                                if ((((0xb03U <= (0xfffU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x11U))) 
                                      & (0xb23U > (0xfffU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                      >> 0x11U)))) 
                                     | ((0xb83U <= 
                                         (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                                        & (0xba3U > 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                                }
                            }
                        } else if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x12U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x11U)))) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                                if ((((0xb03U <= (0xfffU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x11U))) 
                                      & (0xb23U > (0xfffU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                      >> 0x11U)))) 
                                     | ((0xb83U <= 
                                         (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                                        & (0xba3U > 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                                }
                            }
                        }
                    } else {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    }
                } else {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                }
                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                              >> 0x19U)))) {
                    if ((0x1000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x16U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x15U)))) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x14U)))) {
                                        if ((0x80000U 
                                             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x12U)))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                         >> 0x11U)))) {
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r 
                                                        = 
                                                        (0xfU 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks) 
                                                            >> 
                                                            (0xfU 
                                                             & VL_SHIFTL_III(4,32,32, 
                                                                             (3U 
                                                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                                                                >> 0x18U)), 2U))));
                                                }
                                            }
                                        } else if (
                                                   (0x40000U 
                                                    & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r 
                                                = (
                                                   (0x20000U 
                                                    & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])
                                                    ? (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps)
                                                    : 0U);
                                        } else if (
                                                   (0x20000U 
                                                    & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r 
                                                = (3U 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                                      >> 0x18U));
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        } else if ((0x4000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
            if ((0x2000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                if ((0x1000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x200000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x100000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x80000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x40000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        if ((0x20000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                            }
                        }
                    }
                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                  >> 0x17U)))) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x16U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x15U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x14U)))) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x13U)))) {
                                        if ((0x40000U 
                                             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x11U)))) {
                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r 
                                                    = 
                                                    (0xfffU 
                                                     & (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__instret 
                                                                >> 0x20U)));
                                            }
                                        } else {
                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r 
                                                = (
                                                   (0x20000U 
                                                    & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])
                                                    ? vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT____Vxrand_h8df4b479__1
                                                    : 
                                                   (0xfffU 
                                                    & (IData)(
                                                              (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__cycles 
                                                               >> 0x20U))));
                                        }
                                    }
                                }
                            }
                        }
                    }
                } else {
                    if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x200000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x100000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x80000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x40000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        if ((0x20000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                            }
                        }
                    }
                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                  >> 0x17U)))) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x16U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x15U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x14U)))) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x13U)))) {
                                        if ((0x40000U 
                                             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x11U)))) {
                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r 
                                                    = (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__instret);
                                            }
                                        } else {
                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r 
                                                = (
                                                   (0x20000U 
                                                    & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])
                                                    ? vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT____Vxrand_h8df4b479__0
                                                    : (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__cycles));
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            } else {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                }
            }
        } else {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
            if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                        >> 0x11U))) 
                  & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                         >> 0x11U)))) 
                 | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x11U))) 
                    & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U)))))) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
            }
        }
    } else if ((0x8000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        if ((0x4000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
            if ((0x2000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                if ((0x1000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                } else if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x200000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x100000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x80000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        if ((0x40000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                            }
                        } else if ((0x20000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                            }
                        }
                    } else {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    }
                } else {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                }
                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                              >> 0x18U)))) {
                    if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x16U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x15U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x14U)))) {
                                    if ((0x80000U & 
                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                        if ((1U & (~ 
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x12U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x11U)))) {
                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r = 0U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            } else {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                }
            }
        } else {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
            if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                        >> 0x11U))) 
                  & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                         >> 0x11U)))) 
                 | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x11U))) 
                    & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U)))))) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
            }
        }
    } else if ((0x4000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        if ((0x2000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
            if ((0x1000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                } else if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    if ((0x100000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x80000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x40000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x20000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    }
                } else {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                }
                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                              >> 0x17U)))) {
                    if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x14U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x13U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x12U)))) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) {
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r = 0U;
                                    }
                                }
                            }
                        }
                    }
                }
            } else if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                } else if ((0x200000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                } else if ((0x100000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                } else if ((0x80000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                } else if ((0x40000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                }
                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                              >> 0x16U)))) {
                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                  >> 0x15U)))) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x14U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x13U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x12U)))) {
                                    if ((0x20000U & 
                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r = 0U;
                                    }
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                } else if ((0x200000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                } else if ((0x100000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                } else if ((0x80000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    if ((0x40000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    }
                }
                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                              >> 0x16U)))) {
                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                  >> 0x15U)))) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x14U)))) {
                            if ((0x80000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x12U)))) {
                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r = 0U;
                                }
                            } else {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r 
                                    = ((0x40000U & 
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])
                                        ? 0U : ((0x20000U 
                                                 & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])
                                                 ? 0x40901120U
                                                 : 0U));
                            }
                        }
                    }
                }
            }
        } else {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
            if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                        >> 0x11U))) 
                  & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                         >> 0x11U)))) 
                 | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x11U))) 
                    & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U)))))) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
            }
        }
    } else if ((0x2000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        if ((0x1000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
            if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                }
            } else if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                }
            } else if ((0x200000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                }
            } else if ((0x100000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                }
            } else if ((0x80000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                }
            } else if ((0x40000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                }
            } else if ((0x20000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                }
            }
            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                          >> 0x17U)))) {
                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                              >> 0x16U)))) {
                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                  >> 0x15U)))) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x14U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x13U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x12U)))) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) {
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r = 0U;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        } else {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
            if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                        >> 0x11U))) 
                  & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                         >> 0x11U)))) 
                 | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x11U))) 
                    & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U)))))) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
            }
        }
    } else if ((0x1000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
        if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                    >> 0x11U))) & (0xb23U 
                                                   > 
                                                   (0xfffU 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                       >> 0x11U)))) 
             | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x11U))) & 
                (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                     >> 0x11U)))))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
        }
    } else if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
        if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                    >> 0x11U))) & (0xb23U 
                                                   > 
                                                   (0xfffU 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                       >> 0x11U)))) 
             | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x11U))) & 
                (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                     >> 0x11U)))))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
        }
    } else if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
        if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                    >> 0x11U))) & (0xb23U 
                                                   > 
                                                   (0xfffU 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                       >> 0x11U)))) 
             | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x11U))) & 
                (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                     >> 0x11U)))))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
        }
    } else if ((0x200000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
        if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                    >> 0x11U))) & (0xb23U 
                                                   > 
                                                   (0xfffU 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                       >> 0x11U)))) 
             | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x11U))) & 
                (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                     >> 0x11U)))))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
        }
    } else if ((0x100000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
        if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                    >> 0x11U))) & (0xb23U 
                                                   > 
                                                   (0xfffU 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                       >> 0x11U)))) 
             | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x11U))) & 
                (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                     >> 0x11U)))))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
        }
    } else if ((0x80000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
        if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                    >> 0x11U))) & (0xb23U 
                                                   > 
                                                   (0xfffU 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                       >> 0x11U)))) 
             | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x11U))) & 
                (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                     >> 0x11U)))))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
        }
    } else if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                         >> 0x12U)))) {
        if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                      >> 0x11U)))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
            if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                        >> 0x11U))) 
                  & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                         >> 0x11U)))) 
                 | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x11U))) 
                    & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U)))))) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
            }
        }
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_init_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x11U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_flush_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0xeU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_init_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x19U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_flush_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x16U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_init_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x19U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_flush_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x16U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_init_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x19U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_flush_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x16U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_init_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x19U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_flush_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x16U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_data[0U] 
        = (IData)((((QData)((IData)((0xfU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks)))) 
                    << 0x1fU) | (QData)((IData)((0x7fffffffU 
                                                 & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[0U])))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_data[1U] 
        = ((0xfffffff8U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[1U] 
                            << 4U) | (8U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[0U] 
                                            >> 0x1cU)))) 
           | (IData)(((((QData)((IData)((0xfU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks)))) 
                        << 0x1fU) | (QData)((IData)(
                                                    (0x7fffffffU 
                                                     & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[0U])))) 
                      >> 0x20U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_data[2U] 
        = ((0xffffffc0U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[2U] 
                            << 8U) | (0xc0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[1U] 
                                               >> 0x18U)))) 
           | ((0x3cU & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks) 
                        >> 2U)) | (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[1U] 
                                         >> 0x1cU))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_data[3U] 
        = ((0xfffffe00U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[3U] 
                            << 0xcU) | (0xe00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[2U] 
                                                  >> 0x14U)))) 
           | ((0x1e0U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks) 
                         >> 3U)) | (0x1fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[2U] 
                                             >> 0x18U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_data[4U] 
        = ((0xf00U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks) 
                      >> 4U)) | (0xffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[3U] 
                                          >> 0x14U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r = 0ULL;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
        = (((~ (0xffffULL << (0x3fU & VL_SHIFTL_III(6,32,32, 
                                                    (3U 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                        >> 0xfU)), 4U)))) 
            & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r) 
           | ((QData)((IData)((0xffffU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                           << 0xfU) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                             >> 0x11U))))) 
              << (0x3fU & VL_SHIFTL_III(6,32,32, (3U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                     >> 0xfU)), 4U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r = 0ULL;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
        = (((~ (0xffffULL << (0x3fU & VL_SHIFTL_III(6,32,32, 
                                                    (3U 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                        >> 0xfU)), 4U)))) 
            & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r) 
           | ((QData)((IData)((0xffffU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                           << 0xfU) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                             >> 0x11U))))) 
              << (0x3fU & VL_SHIFTL_III(6,32,32, (3U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                     >> 0xfU)), 4U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r = 0ULL;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
        = (((~ (0xffffULL << (0x3fU & VL_SHIFTL_III(6,32,32, 
                                                    (3U 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                        >> 0xfU)), 4U)))) 
            & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r) 
           | ((QData)((IData)((0xffffU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                           << 0xfU) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                             >> 0x11U))))) 
              << (0x3fU & VL_SHIFTL_III(6,32,32, (3U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                     >> 0xfU)), 4U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r = 0ULL;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
        = (((~ (0xffffULL << (0x3fU & VL_SHIFTL_III(6,32,32, 
                                                    (3U 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                        >> 0xfU)), 4U)))) 
            & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r) 
           | ((QData)((IData)((0xffffU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                           << 0xfU) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                             >> 0x11U))))) 
              << (0x3fU & VL_SHIFTL_III(6,32,32, (3U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                     >> 0xfU)), 4U))));
    __Vfunc_wis_to_wid__11__wis = (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                         >> 0x15U));
    __Vfunc_wis_to_wid__11__Vfuncout = __Vfunc_wis_to_wid__11__wis;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid 
        = __Vfunc_wis_to_wid__11__Vfuncout;
    __Vfunc_wis_to_wid__36__wis = (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                         >> 0x15U));
    __Vfunc_wis_to_wid__36__Vfuncout = __Vfunc_wis_to_wid__36__wis;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid 
        = __Vfunc_wis_to_wid__36__Vfuncout;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[5U] 
        = ((0xffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[5U]) 
           | ((0xfff80000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                              << 0x10U)) | (0x30000U 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                                               << 0x10U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[6U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
            >> 0x10U) | ((0x70000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                                      << 0x10U)) | 
                         (0xfff80000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                                         << 0x10U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[7U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
            >> 0x10U) | ((0x70000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                                      << 0x10U)) | 
                         (0xfff80000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                                         << 0x10U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[8U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
            >> 0x10U) | ((0x70000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U] 
                                      << 0x10U)) | 
                         (0xfff80000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U] 
                                         << 0x10U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[9U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U] 
            >> 0x10U) | ((0xfe000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U] 
                                         << 0x10U)) 
                         | ((0x1f80000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U] 
                                           << 0x10U)) 
                            | (0x70000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U] 
                                           << 0x10U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[0xaU] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U] 
            >> 0x10U) | ((0xe0000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[5U] 
                                         << 0x10U)) 
                         | ((0x1e000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[5U] 
                                            << 0x10U)) 
                            | (0x1ff0000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[5U] 
                                             << 0x10U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[0xbU] 
        = ((0xfffffff8U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U]) 
           | (3U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[0xcU] 
        = ((7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U]) 
           | (0xfffffff8U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[0xdU] 
        = ((7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U]) 
           | (0xfffffff8U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[0xeU] 
        = ((7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U]) 
           | (0xfffffff8U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[0xfU] 
        = ((0xfffffe00U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U]) 
           | ((0x1f8U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U]) 
              | (7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[0x10U] 
        = ((0xffff0000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[0x10U]) 
           | ((0xe000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[5U]) 
              | ((0x1e00U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[5U]) 
                 | (0x1ffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[5U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rs2_data 
        = ((0x1daU >= ((IData)(0x83U) + (0x7fU & VL_SHIFTL_III(7,32,32, 
                                                               (3U 
                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                                   >> 3U)), 5U))))
            ? (((0U == (0x1fU & ((IData)(0x83U) + (0x7fU 
                                                   & VL_SHIFTL_III(7,32,32, 
                                                                   (3U 
                                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                                       >> 3U)), 5U)))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[
                         (((IData)(0xa2U) + (0x7fU 
                                             & VL_SHIFTL_III(7,32,32, 
                                                             (3U 
                                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                                 >> 3U)), 5U))) 
                          >> 5U)] << ((IData)(0x20U) 
                                      - (0x1fU & ((IData)(0x83U) 
                                                  + 
                                                  (0x7fU 
                                                   & VL_SHIFTL_III(7,32,32, 
                                                                   (3U 
                                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                                       >> 3U)), 5U))))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[
                  (((IData)(0x83U) + (0x7fU & VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                                >> 3U)), 5U))) 
                   >> 5U)] >> (0x1fU & ((IData)(0x83U) 
                                        + (0x7fU & 
                                           VL_SHIFTL_III(7,32,32, 
                                                         (3U 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                             >> 3U)), 5U))))))
            : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vxrand_h8df4b479__1);
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(1U) + (0x3fU & 
                                            (((IData)(0x265U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     (0x3fU & (((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                               >> 5U))] >> (0x1fU & 
                                            ((IData)(0x265U) 
                                             * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[1U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[1U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(2U) + (0x3fU & 
                                            (((IData)(0x265U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(1U) + (0x3fU & (((IData)(0x265U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[1U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[2U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[2U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(3U) + (0x3fU & 
                                            (((IData)(0x265U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(2U) + (0x3fU & (((IData)(0x265U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[2U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[3U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[3U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(4U) + (0x3fU & 
                                            (((IData)(0x265U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(3U) + (0x3fU & (((IData)(0x265U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[3U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[4U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[4U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(5U) + (0x3fU & 
                                            (((IData)(0x265U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(4U) + (0x3fU & (((IData)(0x265U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[4U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[5U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[5U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(6U) + (0x3fU & 
                                            (((IData)(0x265U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(5U) + (0x3fU & (((IData)(0x265U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[5U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[6U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[6U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(7U) + (0x3fU & 
                                            (((IData)(0x265U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(6U) + (0x3fU & (((IData)(0x265U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[6U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[7U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[7U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(8U) + (0x3fU & 
                                            (((IData)(0x265U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(7U) + (0x3fU & (((IData)(0x265U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[7U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[8U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[8U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(9U) + (0x3fU & 
                                            (((IData)(0x265U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(8U) + (0x3fU & (((IData)(0x265U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[8U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[9U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[9U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xaU) + (0x3fU 
                                              & (((IData)(0x265U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(9U) + (0x3fU & (((IData)(0x265U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[9U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xaU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xaU] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xbU) + (0x3fU 
                                              & (((IData)(0x265U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xaU) + (0x3fU & (((IData)(0x265U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0xaU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xbU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xbU] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xcU) + (0x3fU 
                                              & (((IData)(0x265U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xbU) + (0x3fU & (((IData)(0x265U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0xbU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xcU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xcU] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xdU) + (0x3fU 
                                              & (((IData)(0x265U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xcU) + (0x3fU & (((IData)(0x265U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0xcU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xdU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xdU] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xeU) + (0x3fU 
                                              & (((IData)(0x265U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xdU) + (0x3fU & (((IData)(0x265U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0xdU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xeU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xeU] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xfU) + (0x3fU 
                                              & (((IData)(0x265U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xeU) + (0x3fU & (((IData)(0x265U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0xeU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xfU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xfU] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0x10U) + (0x3fU 
                                               & (((IData)(0x265U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xfU) + (0x3fU & (((IData)(0x265U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0xfU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x10U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0x10U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0x11U) + (0x3fU 
                                               & (((IData)(0x265U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0x10U) + (0x3fU & (((IData)(0x265U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0x10U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x11U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0x11U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0x12U) + (0x3fU 
                                               & (((IData)(0x265U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0x11U) + (0x3fU & (((IData)(0x265U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0x11U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x12U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0x12U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0x13U) + (0x3fU 
                                               & (((IData)(0x265U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0x12U) + (0x3fU & (((IData)(0x265U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0x12U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x13U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0x13U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0x14U) + (0x3fU 
                                               & (((IData)(0x265U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0x13U) + (0x3fU & (((IData)(0x265U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0x13U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[5U] 
        = ((0x1ffU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[5U]) 
           | (0xfe00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                         >> 6U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[4U] 
        = ((0xfffffc07U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[4U]) 
           | (0xfffffff8U & ((0x200U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                                        << 1U)) | (0x1f8U 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                                                      >> 6U)))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[0U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[0U]) 
           | (7U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                    >> 5U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[0U] 
        = ((7U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[0U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                           >> 5U))) 
              << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[1U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[1U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                           >> 5U))) 
              >> 0x1dU));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[1U] 
        = ((7U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[1U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                           >> 5U))) 
              << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[2U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[2U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                           >> 5U))) 
              >> 0x1dU));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[2U] 
        = ((7U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[2U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                           >> 5U))) 
              << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[3U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[3U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                           >> 5U))) 
              >> 0x1dU));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[3U] 
        = ((7U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[3U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                                           >> 5U))) 
              << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[4U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[4U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                                           >> 5U))) 
              >> 0x1dU));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[4U] 
        = ((0x3ffU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[4U]) 
           | (0xfffffc00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                             << 4U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[5U] 
        = ((0xfe00U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[5U]) 
           | (0x1ffU & ((0x3f0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                   << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                              >> 0x1cU))));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[5U] 
        = (0xffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[5U]);
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[0U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[0U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[1U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[1U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[2U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[2U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[3U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[3U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[4U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[4U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[5U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[5U];
    if ((0x107U >= (0x1ffU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(1U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  (0xfU & (((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                           >> 5U))] >> (0x1fU & ((IData)(0x84U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(2U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(1U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(3U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(2U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(4U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(3U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
            = (0xfU & (((0U == (0x1fU & ((IData)(0x84U) 
                                         * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                         ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                 ((IData)(5U) + (0xfU 
                                                 & (((IData)(0x84U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                    >> 5U)))] 
                                 << ((IData)(0x20U) 
                                     - (0x1fU & ((IData)(0x84U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                          ((IData)(4U) + (0xfU & (((IData)(0x84U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                          >> (0x1fU & ((IData)(0x84U) 
                                       * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))));
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
            = (0xfU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[4U]);
    }
    if ((0x107U >= (0x1ffU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(1U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  (0xfU & (((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                           >> 5U))] >> (0x1fU & ((IData)(0x84U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(2U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(1U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(3U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(2U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(4U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(3U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
            = (0xfU & (((0U == (0x1fU & ((IData)(0x84U) 
                                         * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                         ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                 ((IData)(5U) + (0xfU 
                                                 & (((IData)(0x84U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                    >> 5U)))] 
                                 << ((IData)(0x20U) 
                                     - (0x1fU & ((IData)(0x84U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                          ((IData)(4U) + (0xfU & (((IData)(0x84U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                          >> (0x1fU & ((IData)(0x84U) 
                                       * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))));
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
            = (0xfU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[4U]);
    }
    if ((0x107U >= (0x1ffU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(1U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  (0xfU & (((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                           >> 5U))] >> (0x1fU & ((IData)(0x84U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(2U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(1U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(3U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(2U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(4U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(3U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
            = (0xfU & (((0U == (0x1fU & ((IData)(0x84U) 
                                         * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                         ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                 ((IData)(5U) + (0xfU 
                                                 & (((IData)(0x84U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                    >> 5U)))] 
                                 << ((IData)(0x20U) 
                                     - (0x1fU & ((IData)(0x84U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                          ((IData)(4U) + (0xfU & (((IData)(0x84U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                          >> (0x1fU & ((IData)(0x84U) 
                                       * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))));
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
            = (0xfU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[4U]);
    }
    if ((0x107U >= (0x1ffU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(1U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  (0xfU & (((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                           >> 5U))] >> (0x1fU & ((IData)(0x84U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(2U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(1U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(3U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(2U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(4U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(3U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
            = (0xfU & (((0U == (0x1fU & ((IData)(0x84U) 
                                         * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                         ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                 ((IData)(5U) + (0xfU 
                                                 & (((IData)(0x84U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                    >> 5U)))] 
                                 << ((IData)(0x20U) 
                                     - (0x1fU & ((IData)(0x84U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                          ((IData)(4U) + (0xfU & (((IData)(0x84U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                          >> (0x1fU & ((IData)(0x84U) 
                                       * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))));
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
            = (0xfU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[4U]);
    }
    if ((0x15fU >= (0x1ffU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))) {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
            = (((0U == (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(1U) + (0xfU & (((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  (0xfU & (((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                           >> 5U))] >> (0x1fU & ((IData)(0xb0U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
            = (((0U == (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(2U) + (0xfU & (((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(1U) + (0xfU & (((IData)(0xb0U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
            = (((0U == (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(3U) + (0xfU & (((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(2U) + (0xfU & (((IData)(0xb0U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
            = (((0U == (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(4U) + (0xfU & (((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(3U) + (0xfU & (((IData)(0xb0U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[4U] 
            = (((0U == (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(5U) + (0xfU & (((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(4U) + (0xfU & (((IData)(0xb0U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[5U] 
            = (0xffffU & (((0U == (0x1fU & ((IData)(0xb0U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                            ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(6U) + 
                                     (0xfU & (((IData)(0xb0U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb0U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                             ((IData)(5U) + (0xfU & 
                                             (((IData)(0xb0U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb0U) 
                                          * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))));
    } else {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[0U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[1U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[2U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[3U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[4U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[5U] 
            = (0xffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[5U]);
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__rsp_rem_mask_n 
        = (0xfU & ((~ ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                        << 0x1eU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                     >> 2U))) & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__rsp_rem_mask) 
                                                 >> 
                                                 (7U 
                                                  & VL_SHIFTL_III(3,3,32, 
                                                                  (1U 
                                                                   & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]), 2U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__push 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__valid_in_q 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
             & (0ULL == (0xc00000000ULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
            << 3U) | ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                        & (0ULL == (0xc00000000ULL 
                                    & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
                       << 2U) | ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                   & (0ULL == (0xc00000000ULL 
                                               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
                                  << 1U) | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                            & (0ULL 
                                               == (0xc00000000ULL 
                                                   & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__valid_in_q 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
             & (0x400000000ULL == (0xc00000000ULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
            << 3U) | ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                        & (0x400000000ULL == (0xc00000000ULL 
                                              & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
                       << 2U) | ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                   & (0x400000000ULL 
                                      == (0xc00000000ULL 
                                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
                                  << 1U) | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                            & (0x400000000ULL 
                                               == (0xc00000000ULL 
                                                   & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__valid_in_q 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
             & (0x800000000ULL == (0xc00000000ULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
            << 3U) | ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                        & (0x800000000ULL == (0xc00000000ULL 
                                              & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
                       << 2U) | ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                   & (0x800000000ULL 
                                      == (0xc00000000ULL 
                                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
                                  << 1U) | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                            & (0x800000000ULL 
                                               == (0xc00000000ULL 
                                                   & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__valid_in_q 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
             & (0xc00000000ULL == (0xc00000000ULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
            << 3U) | ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                        & (0xc00000000ULL == (0xc00000000ULL 
                                              & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
                       << 2U) | ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                   & (0xc00000000ULL 
                                      == (0xc00000000ULL 
                                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
                                  << 1U) | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                            & (0xc00000000ULL 
                                               == (0xc00000000ULL 
                                                   & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_r = 0U;
    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                  >> 0x1cU)))) {
        if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                      >> 0x1bU)))) {
            if ((0x4000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                if ((0x2000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                  >> 0x18U)))) {
                        if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x16U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x15U)))) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x14U)))) {
                                        if ((1U & (~ 
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x13U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x12U)))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                         >> 0x11U)))) {
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_r 
                                                        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__mscratch;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            } else if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                 >> 0x19U)))) {
                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                              >> 0x18U)))) {
                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                  >> 0x17U)))) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x16U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x15U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x14U)))) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x13U)))) {
                                        if ((0x40000U 
                                             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_r 
                                                = (
                                                   (0x20000U 
                                                    & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])
                                                    ? 
                                                   (0xffU 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__fcsr 
                                                       >> 
                                                       (0x1fU 
                                                        & VL_SHIFTL_III(5,32,32, 
                                                                        (3U 
                                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                                                            >> 0x18U)), 3U))))
                                                    : 
                                                   (7U 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__fcsr 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(5U) 
                                                           + 
                                                           VL_SHIFTL_III(5,32,32, 
                                                                         (3U 
                                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                                                             >> 0x18U)), 3U))))));
                                        } else if (
                                                   (0x20000U 
                                                    & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_r 
                                                = (0x1fU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__fcsr 
                                                      >> 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, 
                                                                       (3U 
                                                                        & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                                                           >> 0x18U)), 3U))));
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    if ((2U >= (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr))) {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr][0U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr][1U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr][2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__slot_set
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr];
    } else {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[0U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[1U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vxrand_h8df6f50b__0;
    }
    if ((2U >= (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr))) {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr][0U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr][1U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr][2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__slot_set
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr];
    } else {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[0U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[1U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vxrand_h8df6f50b__0;
    }
    if ((2U >= (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr))) {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr][0U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr][1U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr][2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__slot_set
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr];
    } else {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[0U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[1U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vxrand_h8df6f50b__0;
    }
    if ((2U >= (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr))) {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr][0U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr][1U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr][2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__slot_set
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr];
    } else {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[0U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[1U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vxrand_h8df6f50b__0;
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_mask_n 
        = (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                 >> 0x11U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_atype_n 
        = (7U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                 >> 0x13U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_addr_n 
        = (0xfffffffU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                          << 0xaU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                      >> 0x16U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__sent_mask_n 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__sent_mask) 
           | ((8U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
                     << 3U)) | ((4U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
                                       << 2U)) | ((2U 
                                                   & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
                                                      << 1U)) 
                                                  | (1U 
                                                     & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
            << 1U) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r));
    if ((0x15fU >= (0x1ffU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))) {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[0U] 
            = (((0U == (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(1U) + (0xfU & (((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  (0xfU & (((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                           >> 5U))] >> (0x1fU & ((IData)(0xb0U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[1U] 
            = (((0U == (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(2U) + (0xfU & (((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(1U) + (0xfU & (((IData)(0xb0U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[2U] 
            = (((0U == (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(3U) + (0xfU & (((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(2U) + (0xfU & (((IData)(0xb0U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[3U] 
            = (((0U == (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(4U) + (0xfU & (((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(3U) + (0xfU & (((IData)(0xb0U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[4U] 
            = (((0U == (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(5U) + (0xfU & (((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(4U) + (0xfU & (((IData)(0xb0U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[5U] 
            = (0xffffU & (((0U == (0x1fU & ((IData)(0xb0U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                            ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(6U) + 
                                     (0xfU & (((IData)(0xb0U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb0U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                             ((IData)(5U) + (0xfU & 
                                             (((IData)(0xb0U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb0U) 
                                          * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))));
    } else {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[0U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[1U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[2U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[3U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[4U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[5U] 
            = (0xffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[5U]);
    }
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0U] 
        = ((vlSelf->mem_rsp_data[0U] << 8U) | (IData)(vlSelf->mem_rsp_tag));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[1U] 
        = ((vlSelf->mem_rsp_data[0U] >> 0x18U) | (vlSelf->mem_rsp_data[1U] 
                                                  << 8U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[2U] 
        = ((vlSelf->mem_rsp_data[1U] >> 0x18U) | (vlSelf->mem_rsp_data[2U] 
                                                  << 8U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[3U] 
        = ((vlSelf->mem_rsp_data[2U] >> 0x18U) | (vlSelf->mem_rsp_data[3U] 
                                                  << 8U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[4U] 
        = ((vlSelf->mem_rsp_data[3U] >> 0x18U) | (vlSelf->mem_rsp_data[4U] 
                                                  << 8U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[5U] 
        = ((vlSelf->mem_rsp_data[4U] >> 0x18U) | (vlSelf->mem_rsp_data[5U] 
                                                  << 8U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[6U] 
        = ((vlSelf->mem_rsp_data[5U] >> 0x18U) | (vlSelf->mem_rsp_data[6U] 
                                                  << 8U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[7U] 
        = ((vlSelf->mem_rsp_data[6U] >> 0x18U) | (vlSelf->mem_rsp_data[7U] 
                                                  << 8U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[8U] 
        = ((vlSelf->mem_rsp_data[7U] >> 0x18U) | (vlSelf->mem_rsp_data[8U] 
                                                  << 8U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[9U] 
        = ((vlSelf->mem_rsp_data[8U] >> 0x18U) | (vlSelf->mem_rsp_data[9U] 
                                                  << 8U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xaU] 
        = ((vlSelf->mem_rsp_data[9U] >> 0x18U) | (vlSelf->mem_rsp_data[0xaU] 
                                                  << 8U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xbU] 
        = ((vlSelf->mem_rsp_data[0xaU] >> 0x18U) | 
           (vlSelf->mem_rsp_data[0xbU] << 8U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xcU] 
        = ((vlSelf->mem_rsp_data[0xbU] >> 0x18U) | 
           (vlSelf->mem_rsp_data[0xcU] << 8U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xdU] 
        = ((vlSelf->mem_rsp_data[0xcU] >> 0x18U) | 
           (vlSelf->mem_rsp_data[0xdU] << 8U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xeU] 
        = ((vlSelf->mem_rsp_data[0xdU] >> 0x18U) | 
           (vlSelf->mem_rsp_data[0xeU] << 8U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xfU] 
        = ((vlSelf->mem_rsp_data[0xeU] >> 0x18U) | 
           (vlSelf->mem_rsp_data[0xfU] << 8U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0x10U] 
        = (vlSelf->mem_rsp_data[0xfU] >> 0x18U);
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(1U) + (0x3fU & 
                                            (((IData)(0x266U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     (0x3fU & (((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                               >> 5U))] >> (0x1fU & 
                                            ((IData)(0x266U) 
                                             * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[1U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[1U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(2U) + (0x3fU & 
                                            (((IData)(0x266U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(1U) + (0x3fU & (((IData)(0x266U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[1U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[2U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[2U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(3U) + (0x3fU & 
                                            (((IData)(0x266U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(2U) + (0x3fU & (((IData)(0x266U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[2U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[3U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[3U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(4U) + (0x3fU & 
                                            (((IData)(0x266U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(3U) + (0x3fU & (((IData)(0x266U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[3U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[4U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[4U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(5U) + (0x3fU & 
                                            (((IData)(0x266U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(4U) + (0x3fU & (((IData)(0x266U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[4U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[5U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[5U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(6U) + (0x3fU & 
                                            (((IData)(0x266U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(5U) + (0x3fU & (((IData)(0x266U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[5U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[6U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[6U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(7U) + (0x3fU & 
                                            (((IData)(0x266U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(6U) + (0x3fU & (((IData)(0x266U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[6U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[7U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[7U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(8U) + (0x3fU & 
                                            (((IData)(0x266U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(7U) + (0x3fU & (((IData)(0x266U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[7U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[8U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[8U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(9U) + (0x3fU & 
                                            (((IData)(0x266U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(8U) + (0x3fU & (((IData)(0x266U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[8U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[9U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[9U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xaU) + (0x3fU 
                                              & (((IData)(0x266U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(9U) + (0x3fU & (((IData)(0x266U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[9U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xaU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xaU] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xbU) + (0x3fU 
                                              & (((IData)(0x266U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xaU) + (0x3fU & (((IData)(0x266U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xaU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xbU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xbU] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xcU) + (0x3fU 
                                              & (((IData)(0x266U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xbU) + (0x3fU & (((IData)(0x266U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xbU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xcU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xcU] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xdU) + (0x3fU 
                                              & (((IData)(0x266U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xcU) + (0x3fU & (((IData)(0x266U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xcU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xdU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xdU] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xeU) + (0x3fU 
                                              & (((IData)(0x266U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xdU) + (0x3fU & (((IData)(0x266U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xdU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xeU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xeU] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xfU) + (0x3fU 
                                              & (((IData)(0x266U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xeU) + (0x3fU & (((IData)(0x266U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xeU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xfU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xfU] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0x10U) + (0x3fU 
                                               & (((IData)(0x266U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xfU) + (0x3fU & (((IData)(0x266U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xfU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x10U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x10U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0x11U) + (0x3fU 
                                               & (((IData)(0x266U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0x10U) + (0x3fU & (((IData)(0x266U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0x10U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x11U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x11U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0x12U) + (0x3fU 
                                               & (((IData)(0x266U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0x11U) + (0x3fU & (((IData)(0x266U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0x11U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x12U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x12U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0x13U) + (0x3fU 
                                               & (((IData)(0x266U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0x12U) + (0x3fU & (((IData)(0x266U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0x12U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x13U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x13U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0x14U) + (0x3fU 
                                               & (((IData)(0x266U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0x13U) + (0x3fU & (((IData)(0x266U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0x13U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_creq_wr_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)((0xa000000U == (0xa000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_creq_wr_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)((0xa000000U == (0xa000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_creq_wr_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)((0xa000000U == (0xa000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_creq_wr_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)((0xa000000U == (0xa000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_buf__data_in[0U] 
        = (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
             << 0x1cU) | (0xffffff8U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                                        >> 4U))) | 
           (7U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__data_table__DOT__ram
                         [(1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U])])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_buf__data_in[1U] 
        = ((7U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                  >> 4U)) | ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                              << 0x1cU) | (0xffffff8U 
                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                                              >> 4U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_buf__data_in[2U] 
        = ((7U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                  >> 4U)) | ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U] 
                              << 0x1cU) | (0xffffff8U 
                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                                              >> 4U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_buf__data_in[3U] 
        = ((7U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U] 
                  >> 4U)) | ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U] 
                              << 0x1cU) | (0xffffff8U 
                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U] 
                                              >> 4U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_buf__data_in[4U] 
        = (((IData)((0xfffffffffffULL & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__data_table__DOT__ram
                                         [(1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U])] 
                                         >> 3U))) << 3U) 
           | (7U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U] 
                    >> 4U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_buf__data_in[5U] 
        = (((IData)((0xfffffffffffULL & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__data_table__DOT__ram
                                         [(1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U])] 
                                         >> 3U))) >> 0x1dU) 
           | ((IData)(((0xfffffffffffULL & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__data_table__DOT__ram
                                            [(1U & 
                                              vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U])] 
                                            >> 3U)) 
                       >> 0x20U)) << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_creq_wr_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)((0xa0000U == (0xa0000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mshr_release_st1 
        = (1U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                  >> 2U) | ((~ vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 0x11U))));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0U] 
        = ((0x1eU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x12U]) 
           | (1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
              [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[1U] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[2U] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[3U] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[4U] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[5U] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[6U] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[7U] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[8U] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[9U] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xaU] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xbU] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xcU] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xdU] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xeU] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xfU] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x10U] 
        = (0x80000000U | (0x7fffffe0U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x12U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x11U] = 0xffffffffU;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x12U] = 0x7fffffffU;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mshr_release_st1 
        = (1U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                  >> 2U) | ((~ vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 0x19U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mshr_release_st1 
        = (1U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                  >> 2U) | ((~ vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 0x19U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mshr_release_st1 
        = (1U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                  >> 2U) | ((~ vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 0x19U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mshr_release_st1 
        = (1U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                  >> 2U) | ((~ vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 0x19U))));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__no_rsp_buf__data_out 
        = (0x1ffffffffffULL & ((0x51U >= (0x7fU & ((IData)(0x29U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                ? (((QData)((IData)(
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                                    (((IData)(0x28U) 
                                                      + 
                                                      (0x7fU 
                                                       & ((IData)(0x29U) 
                                                          * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))) 
                                                     >> 5U)])) 
                                    << ((0U == (0x1fU 
                                                & ((IData)(0x29U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                         ? 0x20U : 
                                        ((IData)(0x40U) 
                                         - (0x1fU & 
                                            ((IData)(0x29U) 
                                             * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                   | (((0U == (0x1fU 
                                               & ((IData)(0x29U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                        ? 0ULL : ((QData)((IData)(
                                                                  vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x7fU 
                                                                     & ((IData)(0x29U) 
                                                                        * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x29U) 
                                                       * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                      | ((QData)((IData)(
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                                         (3U 
                                                          & (((IData)(0x29U) 
                                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                             >> 5U))])) 
                                         >> (0x1fU 
                                             & ((IData)(0x29U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))))
                                : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h7bbf9eec__0));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[0U] 
        = (IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[1U] 
        = (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d)) 
            << 2U) | (IData)(((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d) 
                              >> 0x20U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[2U] 
        = (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d)) 
            << 4U) | (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d)) 
                       >> 0x1eU) | ((IData)(((0x3ffffffffULL 
                                              & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d) 
                                             >> 0x20U)) 
                                    << 2U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[3U] 
        = (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d)) 
            << 6U) | (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d)) 
                       >> 0x1cU) | ((IData)(((0x3ffffffffULL 
                                              & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d) 
                                             >> 0x20U)) 
                                    << 4U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[4U] 
        = (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d)) 
            >> 0x1aU) | ((IData)(((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d) 
                                  >> 0x20U)) << 6U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[5U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[5U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[6U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[6U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[7U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[7U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[8U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[8U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[9U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[9U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[0xaU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[0xaU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[0xbU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[0xbU];
    if ((1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x13U])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U];
        if ((0x17fU >= (0x1ffU & VL_SHIFTL_III(9,32,32, 
                                               (3U 
                                                & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]), 7U)))) {
            VL_ASSIGNSEL_WW(384,128,(0x1ffU & VL_SHIFTL_III(9,32,32, 
                                                            (3U 
                                                             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]), 7U)), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0);
        }
    }
    if ((2U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x13U])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU];
        if ((0x17fU >= (0x1ffU & VL_SHIFTL_III(9,32,32, 
                                               (3U 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                   >> 2U)), 7U)))) {
            VL_ASSIGNSEL_WW(384,128,(0x1ffU & VL_SHIFTL_III(9,32,32, 
                                                            (3U 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                                >> 2U)), 7U)), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0);
        }
    }
    if ((4U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x13U])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU];
        if ((0x17fU >= (0x1ffU & VL_SHIFTL_III(9,32,32, 
                                               (3U 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                   >> 4U)), 7U)))) {
            VL_ASSIGNSEL_WW(384,128,(0x1ffU & VL_SHIFTL_III(9,32,32, 
                                                            (3U 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                                >> 4U)), 7U)), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0);
        }
    }
    if ((8U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x13U])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x12U];
        if ((0x17fU >= (0x1ffU & VL_SHIFTL_III(9,32,32, 
                                               (3U 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                   >> 6U)), 7U)))) {
            VL_ASSIGNSEL_WW(384,128,(0x1ffU & VL_SHIFTL_III(9,32,32, 
                                                            (3U 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                                >> 6U)), 7U)), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0);
        }
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__0__KET____DOT__rsp_data16 
        = (0xffffU & ((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__ram
                                     [(1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])] 
                                     >> 4U))) ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                  << 0xeU) 
                                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                    >> 0x12U))
                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                           << 0x1eU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                        >> 2U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__1__KET____DOT__rsp_data16 
        = (0xffffU & ((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__ram
                                     [(1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])] 
                                     >> 6U))) ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                  << 0xeU) 
                                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                    >> 0x12U))
                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                           << 0x1eU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                        >> 2U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__2__KET____DOT__rsp_data16 
        = (0xffffU & ((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__ram
                                     [(1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])] 
                                     >> 8U))) ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                  << 0xeU) 
                                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                    >> 0x12U))
                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                           << 0x1eU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                        >> 2U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__3__KET____DOT__rsp_data16 
        = (0xffffU & ((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__ram
                                     [(1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])] 
                                     >> 0xaU))) ? (
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                    << 0xeU) 
                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                      >> 0x12U))
                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                           << 0x1eU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                        >> 2U))));
    __Vtemp_85[0U] = ((((0x105U >= (0x1ffU & ((IData)(0x83U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                         ? (((0U == (0x1fU & ((IData)(0x83U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                      ((IData)(2U) 
                                       + (0xfU & (((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                      << ((IData)(0x20U) 
                                          - (0x1fU 
                                             & ((IData)(0x83U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                               ((IData)(1U) + (0xfU 
                                               & (((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                               >> (0x1fU & ((IData)(0x83U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                         : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hed5ed5f6__0[1U]) 
                       << 0x1dU) | (((0x105U >= (0x1ffU 
                                                 & ((IData)(0x83U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                      ? (((0U == (0x1fU 
                                                  & ((IData)(0x83U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                           ? 0U : (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                                   ((IData)(1U) 
                                                    + 
                                                    (0xfU 
                                                     & (((IData)(0x83U) 
                                                         * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                        >> 5U)))] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x83U) 
                                                        * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                            (0xfU & 
                                             (((IData)(0x83U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U))] 
                                            >> (0x1fU 
                                                & ((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                                      : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hed5ed5f6__0[0U]) 
                                    >> 3U));
    __Vtemp_85[1U] = ((((0x105U >= (0x1ffU & ((IData)(0x83U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                         ? (((0U == (0x1fU & ((IData)(0x83U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                      ((IData)(3U) 
                                       + (0xfU & (((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                      << ((IData)(0x20U) 
                                          - (0x1fU 
                                             & ((IData)(0x83U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                               ((IData)(2U) + (0xfU 
                                               & (((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                               >> (0x1fU & ((IData)(0x83U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                         : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hed5ed5f6__0[2U]) 
                       << 0x1dU) | (((0x105U >= (0x1ffU 
                                                 & ((IData)(0x83U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                      ? (((0U == (0x1fU 
                                                  & ((IData)(0x83U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                           ? 0U : (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                                   ((IData)(2U) 
                                                    + 
                                                    (0xfU 
                                                     & (((IData)(0x83U) 
                                                         * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                        >> 5U)))] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x83U) 
                                                        * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                            ((IData)(1U) 
                                             + (0xfU 
                                                & (((IData)(0x83U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                   >> 5U)))] 
                                            >> (0x1fU 
                                                & ((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                                      : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hed5ed5f6__0[1U]) 
                                    >> 3U));
    __Vtemp_85[2U] = ((((0x105U >= (0x1ffU & ((IData)(0x83U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                         ? (((0U == (0x1fU & ((IData)(0x83U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                      ((IData)(4U) 
                                       + (0xfU & (((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                      << ((IData)(0x20U) 
                                          - (0x1fU 
                                             & ((IData)(0x83U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                               ((IData)(3U) + (0xfU 
                                               & (((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                               >> (0x1fU & ((IData)(0x83U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                         : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hed5ed5f6__0[3U]) 
                       << 0x1dU) | (((0x105U >= (0x1ffU 
                                                 & ((IData)(0x83U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                      ? (((0U == (0x1fU 
                                                  & ((IData)(0x83U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                           ? 0U : (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                                   ((IData)(3U) 
                                                    + 
                                                    (0xfU 
                                                     & (((IData)(0x83U) 
                                                         * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                        >> 5U)))] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x83U) 
                                                        * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                            ((IData)(2U) 
                                             + (0xfU 
                                                & (((IData)(0x83U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                   >> 5U)))] 
                                            >> (0x1fU 
                                                & ((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                                      : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hed5ed5f6__0[2U]) 
                                    >> 3U));
    __Vtemp_85[3U] = ((((0x105U >= (0x1ffU & ((IData)(0x83U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                         ? (((0U == (0x1fU & ((IData)(0x83U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                      ((IData)(5U) 
                                       + (0xfU & (((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                      << ((IData)(0x20U) 
                                          - (0x1fU 
                                             & ((IData)(0x83U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                               ((IData)(4U) + (0xfU 
                                               & (((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                               >> (0x1fU & ((IData)(0x83U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                         : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hed5ed5f6__0[4U]) 
                       << 0x1dU) | (((0x105U >= (0x1ffU 
                                                 & ((IData)(0x83U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                      ? (((0U == (0x1fU 
                                                  & ((IData)(0x83U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                           ? 0U : (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                                   ((IData)(4U) 
                                                    + 
                                                    (0xfU 
                                                     & (((IData)(0x83U) 
                                                         * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                        >> 5U)))] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x83U) 
                                                        * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                            ((IData)(3U) 
                                             + (0xfU 
                                                & (((IData)(0x83U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                   >> 5U)))] 
                                            >> (0x1fU 
                                                & ((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                                      : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hed5ed5f6__0[3U]) 
                                    >> 3U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[0U] 
        = __Vtemp_85[0U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[1U] 
        = __Vtemp_85[1U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[2U] 
        = __Vtemp_85[2U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[3U] 
        = __Vtemp_85[3U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[4U] 
        = (7U & ((0x105U >= (0x1ffU & ((IData)(0x83U) 
                                       * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                  ? (((0U == (0x1fU & ((IData)(0x83U) 
                                       * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                       ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                               ((IData)(1U) + (0xfU 
                                               & (((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                               << ((IData)(0x20U) - 
                                   (0x1fU & ((IData)(0x83U) 
                                             * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                     | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                        (0xfU & (((IData)(0x83U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                 >> 5U))] >> (0x1fU 
                                              & ((IData)(0x83U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                  : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hed5ed5f6__0[0U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_data 
        = ((0x20000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])
            ? (0x1fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                        >> 0xcU)) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
                                      << 0x1dU) | (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
                                                   >> 3U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__line_rdata 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_write) 
            & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_waddr) 
               == (0xffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                            >> 0x11U)))) ? vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_data
            : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram
           [(0xffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                      >> 0x11U))]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__line_rdata 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_write) 
            & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_waddr) 
               == (0x3fU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             << 5U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                       >> 0x1bU)))))
            ? vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_data
            : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram
           [(0x3fU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       << 5U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                 >> 0x1bU)))]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__line_rdata 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_write) 
            & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_waddr) 
               == (0x3fU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             << 5U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                       >> 0x1bU)))))
            ? vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_data
            : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram
           [(0x3fU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       << 5U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                 >> 0x1bU)))]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__line_rdata 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_write) 
            & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_waddr) 
               == (0x3fU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             << 5U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                       >> 0x1bU)))))
            ? vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_data
            : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram
           [(0x3fU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       << 5U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                 >> 0x1bU)))]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__line_rdata 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_write) 
            & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_waddr) 
               == (0x3fU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             << 5U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                       >> 0x1bU)))))
            ? vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_data
            : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram
           [(0x3fU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       << 5U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                 >> 0x1bU)))]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push 
        = ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__full_r)) 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[0xcU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__ready_warps 
        = ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps)) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT____VdfgRegularize_h7d125ddb_0_10 
        = (1U & (~ ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__last_wr_valid) 
                    & ((~ (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                   >> 0x30U))) & ((0x3ffU 
                                                   & (IData)(
                                                             (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                              >> 0x26U))) 
                                                  == (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__last_wr_addr))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT____VdfgRegularize_h7d125ddb_0_13 
        = (1U & (~ ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__last_wr_valid) 
                    & ((~ (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                   >> 0x30U))) & ((0x3ffU 
                                                   & (IData)(
                                                             (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                              >> 0x26U))) 
                                                  == (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__last_wr_addr))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT____VdfgRegularize_h7d125ddb_0_16 
        = (1U & (~ ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__last_wr_valid) 
                    & ((~ (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                   >> 0x30U))) & ((0x3ffU 
                                                   & (IData)(
                                                             (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                              >> 0x26U))) 
                                                  == (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__last_wr_addr))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT____VdfgRegularize_h7d125ddb_0_19 
        = (1U & (~ ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__last_wr_valid) 
                    & ((~ (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                   >> 0x30U))) & ((0x3ffU 
                                                   & (IData)(
                                                             (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                              >> 0x26U))) 
                                                  == (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__last_wr_addr))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_op_type 
        = (0xfU & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__ram
                           [(1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])] 
                           >> 0xbU)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_if_fire 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__ibuf_ready 
        = (1U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__full_r)) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                    >> 0x19U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_q_ptr[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__wr_ptr;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_q_ptr[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__wr_ptr;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_q_ptr[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__wr_ptr;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_q_ptr[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__wr_ptr;
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule_if.data 
        = (((QData)((IData)((3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d)))) 
            << 0x23U) | (0x7ffffffffULL & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d 
                                           >> 2U)));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_arb__valid_in 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
            << 1U) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in 
        = ((0xcU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in)) 
           | ((0xfffffffeU & (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                               << 1U) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__operands_ready))) 
              | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                 & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__operands_ready))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in 
        = ((3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in)) 
           | ((0xfffffff8U & (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                               << 3U) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__operands_ready))) 
              | (0xfffffffcU & (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                 << 2U) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__operands_ready)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x1dU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x1dU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x1dU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x1dU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__no_pending_instr 
        = (1U & (((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__3__KET____DOT__counter__DOT__alm_empty_r) 
                    << 3U) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__2__KET____DOT__counter__DOT__alm_empty_r) 
                               << 2U) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__1__KET____DOT__counter__DOT__alm_empty_r) 
                                          << 1U) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__0__KET____DOT__counter__DOT__alm_empty_r)))) 
                  >> (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                            >> 0x18U))) | (3U < (0xfffU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U)))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xcU] 
        = (IData)(((0x3ffffffffff80ULL & (((QData)((IData)(
                                                           vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU])) 
                                           << 0x20U) 
                                          | (0xffffffffffffff80ULL 
                                             & (QData)((IData)(
                                                               vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU]))))) 
                   | (QData)((IData)(((0x40U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                                                >> 0xcU)) 
                                      | (0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 1U)))))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xdU] 
        = (((IData)((0x1fffffffffULL & (((QData)((IData)(
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU])) 
                                         << 0xdU) | 
                                        ((QData)((IData)(
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU])) 
                                         >> 0x13U)))) 
            << 0x12U) | (IData)((((0x3ffffffffff80ULL 
                                   & (((QData)((IData)(
                                                       vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU])) 
                                       << 0x20U) | 
                                      (0xffffffffffffff80ULL 
                                       & (QData)((IData)(
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU]))))) 
                                  | (QData)((IData)(
                                                    ((0x40U 
                                                      & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                                                         >> 0xcU)) 
                                                     | (0x3fU 
                                                        & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                           >> 1U)))))) 
                                 >> 0x20U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xeU] 
        = ((0x800000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xeU]) 
           | (0xffffffU & (((IData)((0x1fffffffffULL 
                                     & (((QData)((IData)(
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU])) 
                                         << 0xdU) | 
                                        ((QData)((IData)(
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU])) 
                                         >> 0x13U)))) 
                            >> 0xeU) | ((IData)(((0x1fffffffffULL 
                                                  & (((QData)((IData)(
                                                                      vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU])) 
                                                      << 0xdU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU])) 
                                                        >> 0x13U))) 
                                                 >> 0x20U)) 
                                        << 0x12U))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xeU] 
        = ((0x7fffffU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xeU]) 
           | (0x800000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                           << 0x17U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[5U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[6U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[7U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[8U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[9U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xaU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xbU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
              >> 9U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rs1_data 
        = ((0x1daU >= ((IData)(0x103U) + (0x7fU & VL_SHIFTL_III(7,32,32, 
                                                                (3U 
                                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                                    >> 3U)), 5U))))
            ? (((0U == (0x1fU & ((IData)(0x103U) + 
                                 (0x7fU & VL_SHIFTL_III(7,32,32, 
                                                        (3U 
                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                            >> 3U)), 5U)))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[
                         (((IData)(0x122U) + (0x7fU 
                                              & VL_SHIFTL_III(7,32,32, 
                                                              (3U 
                                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                                  >> 3U)), 5U))) 
                          >> 5U)] << ((IData)(0x20U) 
                                      - (0x1fU & ((IData)(0x103U) 
                                                  + 
                                                  (0x7fU 
                                                   & VL_SHIFTL_III(7,32,32, 
                                                                   (3U 
                                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                                       >> 3U)), 5U))))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[
                  (((IData)(0x103U) + (0x7fU & VL_SHIFTL_III(7,32,32, 
                                                             (3U 
                                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                                 >> 3U)), 5U))) 
                   >> 5U)] >> (0x1fU & ((IData)(0x103U) 
                                        + (0x7fU & 
                                           VL_SHIFTL_III(7,32,32, 
                                                         (3U 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                             >> 3U)), 5U))))))
            : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vxrand_h8df4b479__0);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_ready_st1 
        = (1U & ((~ vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[0xcU]) 
                 | (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__full_r))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0xfU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x17U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x17U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x17U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x17U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_skip 
        = (IData)(((0x180000U == (0x180000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU])) 
                   & (~ vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_valid_in 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
            << 1U) | (1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[1U] 
        = ((0x3fU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[1U]) 
           | ((IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                       >> 3U)) << 6U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[2U] 
        = ((0x1f0U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[2U]) 
           | (0xfU & ((IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                               >> 3U)) >> 0x1aU)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[0U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[0U]) 
           | (7U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_valid_out 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
            << 3U) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
                       << 2U) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
                                  << 1U) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__taken 
        = ((0xcU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__taken)) 
           | ((2U & ((0x3ffffffeU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
                                     >> 2U)) ^ (0x1ffffeU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0xbU)))) 
              | (1U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
                        >> 3U) ^ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                  >> 0xcU)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__taken 
        = ((3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__taken)) 
           | ((8U & ((0xfffffff8U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU]) 
                     ^ (0x7ffff8U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                     >> 9U)))) | (4U 
                                                  & ((0x7ffffffcU 
                                                      & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
                                                         >> 1U)) 
                                                     ^ 
                                                     (0x3ffffcU 
                                                      & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                         >> 0xaU))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__valid_in 
        = ((9U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__valid_in)) 
           | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
               << 2U) | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
                         << 1U)));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_valid 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_out_valid 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__per_bank_core_rsp_valid 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
            << 3U) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
                       << 2U) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
                                  << 1U) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[0U] 
        = (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
             << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
                          >> 3U)) + (((- (IData)((1U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x17U)))) 
                                      << 0xbU) | (0x7ffU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0xcU))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[1U] 
        = (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
             << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
                          >> 3U)) + (((- (IData)((1U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x17U)))) 
                                      << 0xbU) | (0x7ffU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0xcU))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[2U] 
        = (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
             << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
                          >> 3U)) + (((- (IData)((1U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x17U)))) 
                                      << 0xbU) | (0x7ffU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0xcU))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[3U] 
        = (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
             << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
                          >> 3U)) + (((- (IData)((1U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x17U)))) 
                                      << 0xbU) | (0x7ffU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0xcU))));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__per_bank_mem_req_valid 
        = ((8U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r)) 
                  << 3U)) | ((4U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r)) 
                                    << 2U)) | ((2U 
                                                & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r))))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
        = ((0x1fffU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U]) 
           | (0x2000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                         >> 2U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
        = (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
             << 0x1fU) | (0x7ffffffcU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                         >> 1U))) | 
           (3U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
        = ((3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                  >> 1U)) | ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                              << 0x1fU) | (0x7ffffffcU 
                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                              >> 1U))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
        = ((3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                  >> 1U)) | ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                              << 0x1fU) | (0x7ffffffcU 
                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                              >> 1U))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
        = ((3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                  >> 1U)) | ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                              << 0x1fU) | (0x7ffffffcU 
                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                              >> 1U))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
        = (((IData)((0x7ffffffffULL & (((QData)((IData)(
                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U])) 
                                        << 0x16U) | 
                                       ((QData)((IData)(
                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U])) 
                                        >> 0xaU)))) 
            << 8U) | ((3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                             >> 1U)) | (0xfcU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                 >> 1U))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
        = ((0x3800U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U]) 
           | (0x3fffU & (((IData)((0x7ffffffffULL & 
                                   (((QData)((IData)(
                                                     vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U])) 
                                     << 0x16U) | ((QData)((IData)(
                                                                  vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U])) 
                                                  >> 0xaU)))) 
                          >> 0x18U) | ((IData)(((0x7ffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U])) 
                                                     << 0x16U) 
                                                    | ((QData)((IData)(
                                                                       vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U])) 
                                                       >> 0xaU))) 
                                                >> 0x20U)) 
                                       << 8U))));
    __Vfunc_wid_to_wis__37__wid = (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                                         >> 0xdU));
    __Vfunc_wid_to_wis__37__Vfuncout = __Vfunc_wid_to_wis__37__wid;
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
        = ((0x27ffU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U]) 
           | (0x3fffU & ((IData)(__Vfunc_wid_to_wis__37__Vfuncout) 
                         << 0xbU)));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT____Vcellinp__rsp_buf__valid_in 
        = ((2U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__genblk1__DOT__entries[5U] 
                  >> 0xfU)) | (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__genblk1__DOT__entries[5U] 
                                     >> 0x10U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[0U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[1U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[1U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[2U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[2U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[3U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[3U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[4U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[4U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[5U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[5U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[5U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[6U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[6U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[6U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[7U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[7U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[7U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
        = ((0x4000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[8U] 
                          << 4U)) | ((0x3c00000U & 
                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[8U] 
                                       >> 1U)) | (VVortex__ConstPool__CONST_h4d451b67_0[8U] 
                                                  & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[8U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT____Vcellinp__div_sqrt_arb__valid_in 
        = ((2U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fsqrt__DOT__shift_reg__DOT__genblk1__DOT__entries[4U] 
                  >> 5U)) | (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fdiv__DOT__shift_reg__DOT__genblk1__DOT__entries[4U] 
                                   >> 6U)));
    vlSelf->__VdfgRegularize_hd87f99a1_14_0 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xfU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xfU] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_1 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xeU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xeU] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_2 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xdU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xdU] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_3 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xcU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xcU] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_4 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xbU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xbU] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_5 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xaU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xaU] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_6 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 9U) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [9U] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_7 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 8U) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [8U] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_8 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 7U) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [7U] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_9 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 6U) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [6U] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_10 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 5U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [5U] 
                                                   == 
                                                   (0x3ffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 0xfU) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_11 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 4U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [4U] 
                                                   == 
                                                   (0x3ffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 0xfU) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_12 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 3U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [3U] 
                                                   == 
                                                   (0x3ffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 0xfU) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_13 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 2U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [2U] 
                                                   == 
                                                   (0x3ffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 0xfU) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_14 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 1U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [1U] 
                                                   == 
                                                   (0x3ffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 0xfU) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_15 = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0U] 
                                                   == 
                                                   (0x3ffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 0xfU) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_4 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xfU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xfU] 
                                                  == 
                                                  (0xffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 5U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_5 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xeU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xeU] 
                                                  == 
                                                  (0xffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 5U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_6 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xdU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xdU] 
                                                  == 
                                                  (0xffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 5U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_7 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xcU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xcU] 
                                                  == 
                                                  (0xffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 5U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_8 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xbU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xbU] 
                                                  == 
                                                  (0xffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 5U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_9 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xaU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xaU] 
                                                  == 
                                                  (0xffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 5U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_10 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 9U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [9U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_11 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 8U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [8U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_12 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 7U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [7U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_13 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 6U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [6U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_14 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 5U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [5U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_15 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 4U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [4U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_16 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 3U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [3U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_17 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 2U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [2U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_18 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 1U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [1U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_19 = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_24 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xfU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xfU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_25 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xeU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xeU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_26 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xdU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xdU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_27 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xcU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xcU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_28 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xbU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xbU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_29 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xaU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xaU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_30 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 9U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [9U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_31 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 8U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [8U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_32 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 7U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [7U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_33 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 6U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [6U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_34 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 5U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [5U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_35 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 4U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [4U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_36 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 3U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [3U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_37 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 2U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [2U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_38 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 1U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [1U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_39 = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_44 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xfU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xfU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_45 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xeU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xeU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_46 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xdU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xdU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_47 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xcU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xcU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_48 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xbU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xbU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_49 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xaU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xaU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_50 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 9U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [9U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_51 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 8U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [8U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_52 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 7U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [7U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_53 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 6U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [6U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_54 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 5U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [5U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_55 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 4U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [4U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_56 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 3U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [3U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_57 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 2U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [2U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_58 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 1U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [1U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_59 = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_64 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xfU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xfU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_65 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xeU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xeU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_66 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xdU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xdU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_67 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xcU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xcU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_68 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xbU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xbU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_69 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xaU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xaU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_70 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 9U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [9U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_71 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 8U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [8U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_72 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 7U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [7U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_73 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 6U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [6U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_74 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 5U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [5U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_75 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 4U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [4U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_76 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 3U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [3U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_77 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 2U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [2U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_78 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 1U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [1U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_79 = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_hae94a066_0_0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0xdU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_h8ecff9fe_0_0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x15U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____VdfgRegularize_h0dbd6671_0_0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x15U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____VdfgRegularize_h62b89d93_0_0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x15U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____VdfgRegularize_h93a04614_0_0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x15U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_valid_in 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
            << 1U) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__replay_enable 
        = ((1U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_req_valid 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__full_r)));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[5U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[5U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[6U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[6U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[7U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[7U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[8U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[8U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__replay_enable 
        = ((1U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__replay_enable 
        = ((1U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__replay_enable 
        = ((1U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__replay_enable 
        = ((1U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_hae94a066_0_4 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x16U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_creq_rd_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)((0x80000U == (0xa0000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U]))));
    if ((0x119U >= (0x1ffU & ((IData)(0x8dU) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
            = (((0U == (0x1fU & ((IData)(0x8dU) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(1U) + (0xfU & (((IData)(0x8dU) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x8dU) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  (0xfU & (((IData)(0x8dU) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                           >> 5U))] >> (0x1fU & ((IData)(0x8dU) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
            = (((0U == (0x1fU & ((IData)(0x8dU) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(2U) + (0xfU & (((IData)(0x8dU) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x8dU) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(1U) + (0xfU & (((IData)(0x8dU) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x8dU) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
            = (((0U == (0x1fU & ((IData)(0x8dU) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(3U) + (0xfU & (((IData)(0x8dU) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x8dU) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(2U) + (0xfU & (((IData)(0x8dU) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x8dU) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
            = (((0U == (0x1fU & ((IData)(0x8dU) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(4U) + (0xfU & (((IData)(0x8dU) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x8dU) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(3U) + (0xfU & (((IData)(0x8dU) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x8dU) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[4U] 
            = (0x1fffU & (((0U == (0x1fU & ((IData)(0x8dU) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                            ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(5U) + 
                                     (0xfU & (((IData)(0x8dU) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x8dU) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                             ((IData)(4U) + (0xfU & 
                                             (((IData)(0x8dU) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0x8dU) 
                                          * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))));
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[4U] 
            = (0x1fffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[4U]);
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_h8ecff9fe_0_4 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x1eU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____VdfgRegularize_h0dbd6671_0_4 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x1eU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____VdfgRegularize_h62b89d93_0_4 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x1eU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____VdfgRegularize_h93a04614_0_4 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x1eU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_creq_rd_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)((0x8000000U == (0xa000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_creq_rd_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)((0x8000000U == (0xa000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_creq_rd_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)((0x8000000U == (0xa000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_creq_rd_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)((0x8000000U == (0xa000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U]))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[4U] 
        = ((0xffffffc0U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                            << 0x10U) | (0xffc0U & 
                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                          >> 0x10U)))) 
           | ((0x38U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                        >> 0x10U)) | (7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U])));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[5U] 
        = ((0xffffcU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[5U]) 
           | (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                    >> 0x10U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[5U] 
        = ((3U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[5U]) 
           | (0xffffcU & ((0x80000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                                       >> 4U)) | ((0x40000U 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                                                      << 1U)) 
                                                  | (0x3fffcU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                        >> 1U))))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[3U] 
        = ((0x200U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                      << 2U)) | ((0x180U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                            >> 1U)) 
                                 | (0x7fU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U])));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[0U] 
        = (IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[1U] 
        = (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r)) 
            << 2U) | (IData)(((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r) 
                              >> 0x20U)));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[2U] 
        = (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r)) 
            << 4U) | (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r)) 
                       >> 0x1eU) | ((IData)(((0x3ffffffffULL 
                                              & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r) 
                                             >> 0x20U)) 
                                    << 2U)));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[3U] 
        = (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r)) 
            << 6U) | (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r)) 
                       >> 0x1cU) | ((IData)(((0x3ffffffffULL 
                                              & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r) 
                                             >> 0x20U)) 
                                    << 4U)));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[4U] 
        = (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r)) 
            >> 0x1aU) | ((IData)(((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r) 
                                  >> 0x20U)) << 6U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_valid_out 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
            << 1U) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r));
    __Vfunc_wis_to_wid__12__wis = (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                         >> 0x15U));
    __Vfunc_wis_to_wid__12__Vfuncout = __Vfunc_wis_to_wid__12__wis;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid 
        = __Vfunc_wis_to_wid__12__Vfuncout;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0U] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(1U) + (0x3fU & 
                                            (((IData)(0x207U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     (0x3fU & (((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                               >> 5U))] >> (0x1fU & 
                                            ((IData)(0x207U) 
                                             * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[1U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[1U] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(2U) + (0x3fU & 
                                            (((IData)(0x207U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(1U) + (0x3fU & (((IData)(0x207U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[1U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[2U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[2U] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(3U) + (0x3fU & 
                                            (((IData)(0x207U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(2U) + (0x3fU & (((IData)(0x207U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[2U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[3U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[3U] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(4U) + (0x3fU & 
                                            (((IData)(0x207U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(3U) + (0x3fU & (((IData)(0x207U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[3U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[4U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[4U] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(5U) + (0x3fU & 
                                            (((IData)(0x207U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(4U) + (0x3fU & (((IData)(0x207U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[4U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[5U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[5U] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(6U) + (0x3fU & 
                                            (((IData)(0x207U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(5U) + (0x3fU & (((IData)(0x207U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[5U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[6U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[6U] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(7U) + (0x3fU & 
                                            (((IData)(0x207U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(6U) + (0x3fU & (((IData)(0x207U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[6U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[7U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[7U] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(8U) + (0x3fU & 
                                            (((IData)(0x207U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(7U) + (0x3fU & (((IData)(0x207U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[7U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[8U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[8U] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(9U) + (0x3fU & 
                                            (((IData)(0x207U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(8U) + (0x3fU & (((IData)(0x207U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[8U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[9U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[9U] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xaU) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(9U) + (0x3fU & (((IData)(0x207U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[9U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xaU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xaU] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xbU) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xaU) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xaU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xbU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xbU] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xcU) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xbU) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xbU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xcU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xcU] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xdU) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xcU) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xcU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xdU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xdU] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xeU) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xdU) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xdU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xeU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xeU] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xfU) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xeU) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xeU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xfU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xfU] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0x10U) + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xfU) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xfU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x10U] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[0U] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(1U) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       (0x3fU & (((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                 >> 5U))] >> (0x1fU 
                                              & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0U])) 
            << 7U) | (VVortex__ConstPool__CONST_h00a54071_0[0x10U] 
                      & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                          ? (((0U == (0x1fU & ((IData)(0x207U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                               ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                       ((IData)(0x11U) 
                                        + (0x3fU & 
                                           (((IData)(0x207U) 
                                             * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                            >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                             | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                ((IData)(0x10U) + (0x3fU 
                                                   & (((IData)(0x207U) 
                                                       * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                      >> 5U)))] 
                                >> (0x1fU & ((IData)(0x207U) 
                                             * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                          : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0x10U])));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x11U] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[0U] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(1U) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       (0x3fU & (((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                 >> 5U))] >> (0x1fU 
                                              & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0U])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[1U] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(2U) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(1U) + 
                                     (0x3fU & (((IData)(0x207U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                               >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[1U])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x12U] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[1U] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(2U) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(1U) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[1U])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[2U] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(3U) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(2U) + 
                                     (0x3fU & (((IData)(0x207U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                               >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[2U])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x13U] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[2U] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(3U) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(2U) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[2U])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[3U] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(4U) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(3U) + 
                                     (0x3fU & (((IData)(0x207U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                               >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[3U])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x14U] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[3U] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(4U) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(3U) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[3U])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[4U] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(5U) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(4U) + 
                                     (0x3fU & (((IData)(0x207U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                               >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[4U])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x15U] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[4U] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(5U) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(4U) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[4U])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[5U] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(6U) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(5U) + 
                                     (0x3fU & (((IData)(0x207U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                               >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[5U])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x16U] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[5U] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(6U) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(5U) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[5U])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[6U] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(7U) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(6U) + 
                                     (0x3fU & (((IData)(0x207U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                               >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[6U])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x17U] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[6U] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(7U) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(6U) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[6U])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[7U] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(8U) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(7U) + 
                                     (0x3fU & (((IData)(0x207U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                               >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[7U])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x18U] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[7U] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(8U) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(7U) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[7U])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[8U] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(9U) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(8U) + 
                                     (0x3fU & (((IData)(0x207U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                               >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[8U])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x19U] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[8U] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(9U) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(8U) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[8U])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[9U] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(0xaU) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(9U) + 
                                     (0x3fU & (((IData)(0x207U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                               >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[9U])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1aU] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[9U] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(0xaU) + (0x3fU 
                                                & (((IData)(0x207U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                   >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(9U) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[9U])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[0xaU] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(0xbU) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(0xaU) 
                                     + (0x3fU & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xaU])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1bU] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[0xaU] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(0xbU) + (0x3fU 
                                                & (((IData)(0x207U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                   >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(0xaU) + (0x3fU & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xaU])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[0xbU] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(0xcU) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(0xbU) 
                                     + (0x3fU & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xbU])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1cU] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[0xbU] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(0xcU) + (0x3fU 
                                                & (((IData)(0x207U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                   >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(0xbU) + (0x3fU & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xbU])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[0xcU] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(0xdU) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(0xcU) 
                                     + (0x3fU & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xcU])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1dU] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[0xcU] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(0xdU) + (0x3fU 
                                                & (((IData)(0x207U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                   >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(0xcU) + (0x3fU & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xcU])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[0xdU] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(0xeU) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(0xdU) 
                                     + (0x3fU & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xdU])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1eU] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[0xdU] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(0xeU) + (0x3fU 
                                                & (((IData)(0x207U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                   >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(0xdU) + (0x3fU & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xdU])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[0xeU] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(0xfU) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(0xeU) 
                                     + (0x3fU & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xeU])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1fU] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[0xeU] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(0xfU) + (0x3fU 
                                                & (((IData)(0x207U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                   >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(0xeU) + (0x3fU & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xeU])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[0xfU] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(0x10U) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(0xfU) 
                                     + (0x3fU & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xfU])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x20U] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[0xfU] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(0x10U) + (0x3fU 
                                                 & (((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                    >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(0xfU) + (0x3fU & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xfU])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[0x10U] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(0x11U) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(0x10U) 
                                     + (0x3fU & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0x10U])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out 
        = (0xfffffffffULL & ((0x47U >= (0x7fU & ((IData)(0x24U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((QData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                                  (((IData)(0x23U) 
                                                    + 
                                                    (0x7fU 
                                                     & ((IData)(0x24U) 
                                                        * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))) 
                                                   >> 5U)])) 
                                  << ((0U == (0x1fU 
                                              & ((IData)(0x24U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                       ? 0x20U : ((IData)(0x40U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x24U) 
                                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (((0U == (0x1fU 
                                             & ((IData)(0x24U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                      ? 0ULL : ((QData)((IData)(
                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                                                (((IData)(0x1fU) 
                                                                  + 
                                                                  (0x7fU 
                                                                   & ((IData)(0x24U) 
                                                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))) 
                                                                 >> 5U)])) 
                                                << 
                                                ((IData)(0x20U) 
                                                 - 
                                                 (0x1fU 
                                                  & ((IData)(0x24U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                    | ((QData)((IData)(
                                                       vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                                       (3U 
                                                        & (((IData)(0x24U) 
                                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                           >> 5U))])) 
                                       >> (0x1fU & 
                                           ((IData)(0x24U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h7c1d3623__0));
    __Vfunc_wis_to_wid__2__wis = (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                        >> 0x15U));
    __Vfunc_wis_to_wid__2__Vfuncout = __Vfunc_wis_to_wid__2__wis;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid 
        = __Vfunc_wis_to_wid__2__Vfuncout;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_valid_out 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
            << 3U) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
                       << 2U) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
                                  << 1U) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[0U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
            << 0x1eU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                         >> 2U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[1U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
            << 0x1eU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                         >> 2U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[2U] 
        = ((0xffffffc0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                           << 4U)) | (0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                                               >> 2U)));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[3U] 
        = (((0x30U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                      << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                                 >> 0x1cU)) | (0xffffffc0U 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                                                  << 4U)));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[4U] 
        = ((0xfffff000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                           << 0xaU)) | (((0x30U & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                                                   << 4U)) 
                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                                            >> 0x1cU)) 
                                        | (0xfc0U & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                                            << 4U))));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[5U] 
        = (((0xc00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                       << 0xaU)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                                    >> 0x16U)) | (0xfffff000U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                                                     << 0xaU)));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[6U] 
        = ((0xfffc0000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                           << 0x10U)) | (((0xc00U & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                                            << 0xaU)) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                                             >> 0x16U)) 
                                         | (0x3f000U 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                                               << 0xaU))));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[7U] 
        = (((0x30000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                         << 0x10U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                                       >> 0x10U)) | 
           (0xfffc0000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                           << 0x10U)));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[8U] 
        = (((0x30000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                         << 0x10U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                                       >> 0x10U)) | 
           (0xfc0000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                         << 0x10U)));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_tag_out 
        = ((0xc0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                     << 6U)) | ((0x30U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                                          << 4U)) | 
                                ((0xcU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                                          << 2U)) | 
                                 (3U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__push 
        = ((IData)(vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_execute_if.valid) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = (3U | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
                  & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
                 << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[4U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[5U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[6U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[7U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[8U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[9U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xaU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xbU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xcU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xdU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xeU] 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
            << 0x1bU) | ((0x4000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                        << 3U)) | (
                                                   ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid) 
                                                    << 0x18U) 
                                                   | (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                                                        & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU]) 
                                                       >> 0x1dU) 
                                                      | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xeU] 
                                                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU]) 
                                                         << 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = (3U | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
                  & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
                 << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[4U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[5U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[6U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[7U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[8U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[9U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xaU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xbU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xcU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xdU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xeU] 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
            << 0x1bU) | ((0x4000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                        << 3U)) | (
                                                   ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid) 
                                                    << 0x18U) 
                                                   | (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                                                        & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU]) 
                                                       >> 0x1dU) 
                                                      | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xeU] 
                                                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU]) 
                                                         << 3U)))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[1U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[1U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[2U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[2U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[3U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[3U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[4U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[4U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[5U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[5U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[6U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[6U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[7U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[7U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[8U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[8U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[9U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[9U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xaU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xaU];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xbU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xbU];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xcU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xcU];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xdU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xdU];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xeU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xeU];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xfU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xfU];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0x10U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x10U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0x11U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x11U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0x12U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x12U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0x13U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x13U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[0U] 
        = ((0xfffffff8U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[0U]) 
           | (3U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[0U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[1U] 
        = ((7U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[1U]) 
           | (0xfffffff8U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[1U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[2U] 
        = ((7U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[2U]) 
           | (0xfffffff8U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[2U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[3U] 
        = ((7U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[3U]) 
           | (0xfffffff8U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[3U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[4U] 
        = ((0xfffffe00U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[4U]) 
           | ((0x1f8U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[4U]) 
              | (7U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[4U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[5U] 
        = ((0xffff0000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[5U]) 
           | ((0xe000U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[5U]) 
              | ((0x1e00U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[5U]) 
                 | (0x1ffU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[5U]))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[0U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[0U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[1U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[1U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[2U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[2U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[3U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[3U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[4U] 
        = (((IData)((0x3fffffffffULL & (((QData)((IData)(
                                                         Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[5U])) 
                                         << 0x16U) 
                                        | ((QData)((IData)(
                                                           Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[4U])) 
                                           >> 0xaU)))) 
            << 0xaU) | ((0x200U & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[4U] 
                                   << 6U)) | ((0x1f8U 
                                               & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[4U] 
                                                  >> 1U)) 
                                              | (7U 
                                                 & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[4U]))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[5U] 
        = (((IData)((0x3fffffffffULL & (((QData)((IData)(
                                                         Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[5U])) 
                                         << 0x16U) 
                                        | ((QData)((IData)(
                                                           Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[4U])) 
                                           >> 0xaU)))) 
            >> 0x16U) | ((IData)(((0x3fffffffffULL 
                                   & (((QData)((IData)(
                                                       Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[5U])) 
                                       << 0x16U) | 
                                      ((QData)((IData)(
                                                       Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[4U])) 
                                       >> 0xaU))) >> 0x20U)) 
                         << 0xaU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__ibuf_pop 
        = ((~ (IData)((0U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__rsp_rem_mask_n)))) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__push));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_arb__ready_in 
        = ((2U & (((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
                   & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))) 
                  << 1U)) | (1U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0U] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[1U] 
            << 0x18U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0U] 
                         >> 8U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[1U] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[2U] 
            << 0x18U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[1U] 
                         >> 8U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[2U] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[3U] 
            << 0x18U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[2U] 
                         >> 8U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[3U] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[4U] 
            << 0x18U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[3U] 
                         >> 8U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[4U] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[5U] 
            << 0x18U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[4U] 
                         >> 8U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[5U] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[6U] 
            << 0x18U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[5U] 
                         >> 8U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[6U] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[7U] 
            << 0x18U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[6U] 
                         >> 8U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[7U] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[8U] 
            << 0x18U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[7U] 
                         >> 8U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[8U] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[9U] 
            << 0x18U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[8U] 
                         >> 8U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[9U] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xaU] 
            << 0x18U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[9U] 
                         >> 8U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0xaU] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xbU] 
            << 0x18U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xaU] 
                         >> 8U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0xbU] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xcU] 
            << 0x18U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xbU] 
                         >> 8U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0xcU] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xdU] 
            << 0x18U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xcU] 
                         >> 8U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0xdU] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xeU] 
            << 0x18U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xdU] 
                         >> 8U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0xeU] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xfU] 
            << 0x18U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xeU] 
                         >> 8U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0xfU] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0x10U] 
            << 0x18U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xfU] 
                         >> 8U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0x10U] 
        = (0x7fU & (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0U] 
                    >> 1U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__push 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r) 
           & ((~ vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0U]) 
              & (IData)(vlSelf->mem_rsp_valid)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__push 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r) 
           & (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0U] 
              & (IData)(vlSelf->mem_rsp_valid)));
    vlSelf->mem_rsp_ready = ((IData)(vlSelf->mem_rsp_valid) 
                             && ((IData)(vlSelf->mem_rsp_valid) 
                                 && (1U & ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r) 
                                             << 1U) 
                                            | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r)) 
                                           >> (1U & 
                                               vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0U])))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0U] 
        = ((0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0U] 
                            << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0U] 
                                      << 1U))) | ((0xfeU 
                                                   & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0U] 
                                                      << 1U)) 
                                                  | (1U 
                                                     & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x13U] 
                                                        >> 5U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[1U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[1U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[1U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[1U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[2U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[1U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[2U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[1U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[2U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[2U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[3U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[2U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[3U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[2U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[3U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[3U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[4U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[3U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[4U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[3U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[4U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[4U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[5U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[4U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[5U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[4U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[5U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[5U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[6U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[5U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[6U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[5U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[6U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[6U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[7U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[6U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[7U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[6U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[7U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[7U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[8U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[7U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[8U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[7U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[8U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[8U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[9U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[8U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[9U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[8U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[9U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[9U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xaU] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[9U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xaU] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[9U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0xaU] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xaU] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xbU] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0xaU] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xbU] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xaU] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0xbU] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xbU] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xcU] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0xbU] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xcU] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xbU] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0xcU] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xcU] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xdU] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0xcU] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xdU] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xcU] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0xdU] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xdU] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xeU] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0xdU] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xeU] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xdU] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0xeU] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xeU] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xfU] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0xeU] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xfU] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xeU] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0xfU] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xfU] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0x10U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0xfU] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x10U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xfU] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0x10U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x10U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0x11U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0x10U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x11U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x10U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0x11U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x11U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0x12U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0x11U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x12U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x11U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0x12U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x12U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0x13U] 
        = ((VVortex__ConstPool__CONST_hbb110ceb_0[0x12U] 
            >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x13U] 
                                   << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x12U] 
                                              >> 0x1fU)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_buf__data_in[0U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_buf__data_in[1U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_buf__data_in[2U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_buf__data_in[3U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[4U] 
        = (0x200U | (((IData)((0x3fffffffffULL & (((QData)((IData)(
                                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_buf__data_in[5U])) 
                                                   << 0x17U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_buf__data_in[4U])) 
                                                     >> 9U)))) 
                      << 0xaU) | (0x1ffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_buf__data_in[4U])));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[5U] 
        = (((IData)((0x3fffffffffULL & (((QData)((IData)(
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_buf__data_in[5U])) 
                                         << 0x17U) 
                                        | ((QData)((IData)(
                                                           vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_buf__data_in[4U])) 
                                           >> 9U)))) 
            >> 0x16U) | ((IData)(((0x3fffffffffULL 
                                   & (((QData)((IData)(
                                                       vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_buf__data_in[5U])) 
                                       << 0x17U) | 
                                      ((QData)((IData)(
                                                       vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_buf__data_in[4U])) 
                                       >> 9U))) >> 0x20U)) 
                         << 0xaU));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x10U] 
        = ((0x7fU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x10U]) 
           | (0xffffff80U & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x10U] 
                             << 2U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x11U] 
        = (((0x7cU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x11U] 
                      << 2U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x10U] 
                                 >> 0x1eU)) | (0xffffff80U 
                                               & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x11U] 
                                                  << 2U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x12U] 
        = (((0x7cU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x12U] 
                      << 2U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x11U] 
                                 >> 0x1eU)) | (0xffffff80U 
                                               & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x12U] 
                                                  << 2U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x13U] 
        = (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x12U] 
           >> 0x1eU);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0U] 
        = (VVortex__ConstPool__CONST_h00a54001_0[0U] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[1U] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[1U] 
        = (VVortex__ConstPool__CONST_h00a54001_0[1U] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[2U] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[1U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[2U] 
        = (VVortex__ConstPool__CONST_h00a54001_0[2U] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[3U] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[2U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[3U] 
        = (VVortex__ConstPool__CONST_h00a54001_0[3U] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[4U] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[3U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[4U] 
        = (VVortex__ConstPool__CONST_h00a54001_0[4U] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[5U] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[4U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[5U] 
        = (VVortex__ConstPool__CONST_h00a54001_0[5U] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[6U] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[5U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[6U] 
        = (VVortex__ConstPool__CONST_h00a54001_0[6U] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[7U] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[6U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[7U] 
        = (VVortex__ConstPool__CONST_h00a54001_0[7U] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[8U] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[7U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[8U] 
        = (VVortex__ConstPool__CONST_h00a54001_0[8U] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[9U] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[8U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[9U] 
        = (VVortex__ConstPool__CONST_h00a54001_0[9U] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xaU] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[9U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xaU] 
        = (VVortex__ConstPool__CONST_h00a54001_0[0xaU] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xbU] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xaU] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xbU] 
        = (VVortex__ConstPool__CONST_h00a54001_0[0xbU] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xcU] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xbU] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xcU] 
        = (VVortex__ConstPool__CONST_h00a54001_0[0xcU] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xdU] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xcU] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xdU] 
        = (VVortex__ConstPool__CONST_h00a54001_0[0xdU] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xeU] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xdU] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xeU] 
        = (VVortex__ConstPool__CONST_h00a54001_0[0xeU] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xfU] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xeU] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xfU] 
        = (VVortex__ConstPool__CONST_h00a54001_0[0xfU] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x10U] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xfU] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x10U] 
        = ((0xffffff80U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x10U]) 
           | ((((1U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0U])
                 ? 1U : 0U) << 4U) | (VVortex__ConstPool__CONST_h00a54001_0[0x10U] 
                                      & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x11U] 
                                          << 0x1fU) 
                                         | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x10U] 
                                            >> 1U)))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[4U] 
        = ((0x3ffU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[4U]) 
           | ((IData)((0x3fffffffffULL & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__no_rsp_buf__data_out 
                                          >> 3U))) 
              << 0xaU));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[5U] 
        = (0xffffU & (((IData)((0x3fffffffffULL & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__no_rsp_buf__data_out 
                                                   >> 3U))) 
                       >> 0x16U) | ((IData)(((0x3fffffffffULL 
                                              & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__no_rsp_buf__data_out 
                                                 >> 3U)) 
                                             >> 0x20U)) 
                                    << 0xaU)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[0U] 
        = ((0xfffffff8U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[0U]) 
           | (7U & (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__no_rsp_buf__data_out)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[1U] 
        = ((7U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[1U]) 
           | (0xfffffff8U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[1U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[2U] 
        = ((7U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[2U]) 
           | (0xfffffff8U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[2U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[3U] 
        = ((7U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[3U]) 
           | (0xfffffff8U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[3U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[4U] 
        = ((0xfffffc00U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[4U]) 
           | (7U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[4U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__0__KET____DOT__rsp_data8 
        = (0xffU & ((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__ram
                                   [(1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])] 
                                   >> 3U))) ? ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__0__KET____DOT__rsp_data16) 
                                               >> 8U)
                     : (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__0__KET____DOT__rsp_data16)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__1__KET____DOT__rsp_data8 
        = (0xffU & ((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__ram
                                   [(1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])] 
                                   >> 5U))) ? ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__1__KET____DOT__rsp_data16) 
                                               >> 8U)
                     : (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__1__KET____DOT__rsp_data16)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__2__KET____DOT__rsp_data8 
        = (0xffU & ((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__ram
                                   [(1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])] 
                                   >> 7U))) ? ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__2__KET____DOT__rsp_data16) 
                                               >> 8U)
                     : (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__2__KET____DOT__rsp_data16)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__3__KET____DOT__rsp_data8 
        = (0xffU & ((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__ram
                                   [(1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])] 
                                   >> 9U))) ? ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__3__KET____DOT__rsp_data16) 
                                               >> 8U)
                     : (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__3__KET____DOT__rsp_data16)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[0U] 
            << 3U) | (7U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[4U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[1U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[0U] 
            >> 0x1dU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[1U] 
                         << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[2U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[1U] 
            >> 0x1dU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[2U] 
                         << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[3U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[2U] 
            >> 0x1dU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[3U] 
                         << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[4U] 
        = (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[3U] 
           >> 0x1dU);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_write_data 
        = ((6U == (0xfU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                           >> 0x11U))) ? Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_data
            : ((7U == (0xfU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                               >> 0x11U))) ? (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_r 
                                              | Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_data)
                : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_r 
                   & (~ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_data))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0U] 
        = ((0xffffff00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                           << 7U)) | (0xffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[1U] 
        = (((0x80U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                      << 7U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                 >> 0x19U)) | (0xffffff00U 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                  << 7U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[2U] 
        = (((0x80U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                      << 7U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                 >> 0x19U)) | (0xffffff00U 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                  << 7U)));
    if (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__prev_write) 
         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__prev_waddr) 
            == (0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                         >> 8U))))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__prev_data[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__prev_data[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[5U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__prev_data[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[6U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__prev_data[3U];
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 8U))][0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 8U))][1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[5U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 8U))][2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[6U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 8U))][3U];
    }
    if (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__prev_write) 
         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__prev_waddr) 
            == (0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                         >> 0xeU))))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[7U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__prev_data[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[8U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__prev_data[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[9U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__prev_data[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xaU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__prev_data[3U];
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[7U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 0xeU))][0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[8U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 0xeU))][1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[9U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 0xeU))][2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xaU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 0xeU))][3U];
    }
    if (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__prev_write) 
         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__prev_waddr) 
            == (0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                         >> 0x14U))))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xbU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__prev_data[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xcU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__prev_data[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xdU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__prev_data[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xeU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__prev_data[3U];
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xbU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 0x14U))][0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xcU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 0x14U))][1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xdU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 0x14U))][2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xeU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 0x14U))][3U];
    }
    if (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__prev_write) 
         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__prev_waddr) 
            == (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                >> 0x1aU)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xfU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__prev_data[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x10U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__prev_data[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x11U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__prev_data[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x12U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__prev_data[3U];
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xfU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
            [(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
              >> 0x1aU)][0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x10U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
            [(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
              >> 0x1aU)][1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x11U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
            [(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
              >> 0x1aU)][2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x12U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
            [(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
              >> 0x1aU)][3U];
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x13U] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[0U]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[0U]) 
            << 4U) | (0xfU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                              >> 0x19U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x14U] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[0U]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[0U]) 
            >> 0x1cU) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                           ? VVortex__ConstPool__CONST_h997e551f_0[1U]
                           : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[1U]) 
                         << 4U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x15U] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[1U]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[1U]) 
            >> 0x1cU) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                           ? VVortex__ConstPool__CONST_h997e551f_0[2U]
                           : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[2U]) 
                         << 4U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x16U] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[2U]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[2U]) 
            >> 0x1cU) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                           ? VVortex__ConstPool__CONST_h997e551f_0[3U]
                           : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[3U]) 
                         << 4U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x17U] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[3U]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[3U]) 
            >> 0x1cU) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                           ? VVortex__ConstPool__CONST_h997e551f_0[4U]
                           : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[4U]) 
                         << 4U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x18U] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[4U]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[4U]) 
            >> 0x1cU) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                           ? VVortex__ConstPool__CONST_h997e551f_0[5U]
                           : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[5U]) 
                         << 4U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x19U] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[5U]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[5U]) 
            >> 0x1cU) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                           ? VVortex__ConstPool__CONST_h997e551f_0[6U]
                           : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[6U]) 
                         << 4U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x1aU] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[6U]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[6U]) 
            >> 0x1cU) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                           ? VVortex__ConstPool__CONST_h997e551f_0[7U]
                           : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[7U]) 
                         << 4U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x1bU] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[7U]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[7U]) 
            >> 0x1cU) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                           ? VVortex__ConstPool__CONST_h997e551f_0[8U]
                           : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[8U]) 
                         << 4U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x1cU] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[8U]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[8U]) 
            >> 0x1cU) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                           ? VVortex__ConstPool__CONST_h997e551f_0[9U]
                           : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[9U]) 
                         << 4U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x1dU] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[9U]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[9U]) 
            >> 0x1cU) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                           ? VVortex__ConstPool__CONST_h997e551f_0[0xaU]
                           : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[0xaU]) 
                         << 4U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x1eU] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[0xaU]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[0xaU]) 
            >> 0x1cU) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                           ? VVortex__ConstPool__CONST_h997e551f_0[0xbU]
                           : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[0xbU]) 
                         << 4U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x1fU] 
        = (((IData)((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                      >> 3U) & (~ vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U]))) 
            << 4U) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                        ? VVortex__ConstPool__CONST_h997e551f_0[0xbU]
                        : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[0xbU]) 
                      >> 0x1cU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_set[0U] 
        = (1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__d_set_n)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_data[0U] 
        = (0x7ffffffffULL & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__d_set_n)
                              ? (((QData)((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U])))
                              : (((QData)((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                  << 0x3dU) | (((QData)((IData)(
                                                                Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                                << 0x1dU) 
                                               | ((QData)((IData)(
                                                                  Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                                  >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_set[1U] 
        = (1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__d_set_n)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_data[1U] 
        = (0x7ffffffffULL & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__d_set_n)
                              ? (((QData)((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U])))
                              : (((QData)((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                  << 0x3dU) | (((QData)((IData)(
                                                                Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                                << 0x1dU) 
                                               | ((QData)((IData)(
                                                                  Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                                  >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_set[2U] 
        = (1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__d_set_n)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_data[2U] 
        = (0x7ffffffffULL & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__d_set_n)
                              ? (((QData)((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U])))
                              : (((QData)((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                  << 0x3dU) | (((QData)((IData)(
                                                                Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                                << 0x1dU) 
                                               | ((QData)((IData)(
                                                                  Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                                  >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_set[3U] 
        = (1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__d_set_n)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_data[3U] 
        = (0x7ffffffffULL & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__d_set_n)
                              ? (((QData)((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U])))
                              : (((QData)((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                  << 0x3dU) | (((QData)((IData)(
                                                                Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                                << 0x1dU) 
                                               | ((QData)((IData)(
                                                                  Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                                  >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bank_rsp_valid 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
           & ((~ (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                          >> 0x30U))) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT____VdfgRegularize_h7d125ddb_0_10)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bank_rsp_valid 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
           & ((~ (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                          >> 0x30U))) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT____VdfgRegularize_h7d125ddb_0_13)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bank_rsp_valid 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
           & ((~ (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                          >> 0x30U))) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT____VdfgRegularize_h7d125ddb_0_16)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bank_rsp_valid 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
           & ((~ (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                          >> 0x30U))) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT____VdfgRegularize_h7d125ddb_0_19)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_ready 
        = ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__ibuf_ready));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT____Vcellinp__req_buf__data_in 
        = (((QData)((IData)((0x3fffffffU & (IData)(
                                                   (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule_if.data 
                                                    >> 1U))))) 
            << 3U) | (QData)((IData)((7U & (IData)(
                                                   (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule_if.data 
                                                    >> 0x23U))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[3U];
    if (((IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn 
                  >> 0x23U)) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__is_single_warp))) {
        if ((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn 
                           >> 0x1fU)))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h673d201e__0 
                = (0x7fffffffU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn));
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[0U] 
                = ((0x80000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[0U]) 
                   | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h673d201e__0);
        }
        if ((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn 
                           >> 0x20U)))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h673d201e__0 
                = (0x7fffffffU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn));
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[0U] 
                = ((0x7fffffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[0U]) 
                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h673d201e__0 
                      << 0x1fU));
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[1U] 
                = ((0xc0000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[1U]) 
                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h673d201e__0 
                      >> 1U));
        }
        if ((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn 
                           >> 0x21U)))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h673d201e__0 
                = (0x7fffffffU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn));
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[1U] 
                = ((0x3fffffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[1U]) 
                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h673d201e__0 
                      << 0x1eU));
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[2U] 
                = ((0xe0000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[2U]) 
                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h673d201e__0 
                      >> 2U));
        }
        if ((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn 
                           >> 0x22U)))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h673d201e__0 
                = (0x7fffffffU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn));
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[2U] 
                = ((0x1fffffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[2U]) 
                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h673d201e__0 
                      << 0x1dU));
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[3U] 
                = (0xfffffffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h673d201e__0 
                                 >> 3U));
        }
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) {
        if ((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d 
                           >> 0x26U)))) {
            if ((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d 
                               >> 0x25U)))) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_hb6b93103__0 
                    = (0x7fffffffU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d));
                if ((0x7bU >= (0x7fU & ((IData)(0x1fU) 
                                        * (3U & (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d 
                                                         >> 0x23U))))))) {
                    VL_ASSIGNSEL_WI(124,31,(0x7fU & 
                                            ((IData)(0x1fU) 
                                             * (3U 
                                                & (IData)(
                                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d 
                                                           >> 0x23U))))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_hb6b93103__0);
                }
            }
        }
    }
    if ((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__branch_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value 
                       >> 0x22U)))) {
        if ((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__branch_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value 
                           >> 0x1fU)))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h86efb1cd__0 
                = (0x7fffffffU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__branch_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value));
            if ((0x7bU >= (0x7fU & ((IData)(0x1fU) 
                                    * (3U & (IData)(
                                                    (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__branch_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value 
                                                     >> 0x20U))))))) {
                VL_ASSIGNSEL_WI(124,31,(0x7fU & ((IData)(0x1fU) 
                                                 * 
                                                 (3U 
                                                  & (IData)(
                                                            (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__branch_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value 
                                                             >> 0x20U))))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h86efb1cd__0);
            }
        }
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__per_warp_incr = 0U;
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_if_fire) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_hec91588e__0 
            = (0x7fffffffU & ((IData)(2U) + (IData)(vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule_if.data)));
        if ((0x7bU >= (0x7fU & ((IData)(0x1fU) * (3U 
                                                  & (IData)(
                                                            (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule_if.data 
                                                             >> 0x23U))))))) {
            VL_ASSIGNSEL_WI(124,31,(0x7fU & ((IData)(0x1fU) 
                                             * (3U 
                                                & (IData)(
                                                          (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule_if.data 
                                                           >> 0x23U))))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_hec91588e__0);
        }
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__per_warp_incr 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__per_warp_incr) 
               | (0xfU & ((IData)(1U) << (3U & (IData)(
                                                       (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule_if.data 
                                                        >> 0x23U))))));
    }
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel 
        = ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_arb__valid_in) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_r));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_r));
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) {
        vlSelf->__VdfgRegularize_hd87f99a1_43_0[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_0[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_0[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_0[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_1[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_1[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_1[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_1[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_2[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_2[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_2[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_2[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
                             >> 1U));
    } else {
        vlSelf->__VdfgRegularize_hd87f99a1_43_0[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_0[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_0[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_0[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_1[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_1[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_1[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_1[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_2[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_2[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_2[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_2[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                             >> 1U));
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) {
        vlSelf->__VdfgRegularize_hd87f99a1_43_20[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_20[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_20[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_20[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_21[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_21[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_21[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_21[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_22[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_22[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_22[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_22[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
                             >> 1U));
    } else {
        vlSelf->__VdfgRegularize_hd87f99a1_43_20[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_20[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_20[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_20[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_21[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_21[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_21[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_21[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_22[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_22[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_22[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_22[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                             >> 1U));
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) {
        vlSelf->__VdfgRegularize_hd87f99a1_43_40[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_40[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_40[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_40[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_41[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_41[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_41[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_41[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_42[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_42[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_42[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_42[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
                             >> 1U));
    } else {
        vlSelf->__VdfgRegularize_hd87f99a1_43_40[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_40[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_40[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_40[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_41[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_41[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_41[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_41[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_42[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_42[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_42[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_42[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                             >> 1U));
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) {
        vlSelf->__VdfgRegularize_hd87f99a1_43_60[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_60[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_60[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_60[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_61[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_61[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_61[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_61[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_62[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_62[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_62[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_62[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
                             >> 1U));
    } else {
        vlSelf->__VdfgRegularize_hd87f99a1_43_60[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_60[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_60[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_60[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_61[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_61[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_61[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_61[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_62[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_62[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_62[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_43_62[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                             >> 1U));
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_valid 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
            & ((6U <= (0xfU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                               >> 0x11U))) & (8U >= 
                                              (0xfU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                                                  >> 0x11U))))) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__no_pending_instr));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__push 
        = ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__full_r)) 
           & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
              & (0U == (0x30000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xdU]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__push 
        = ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__full_r)) 
           & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
              & (0x10000U == (0x30000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xdU]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__push 
        = ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__full_r)) 
           & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
              & (0x20000U == (0x30000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xdU]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__push 
        = ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__full_r)) 
           & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
              & (0x30000U == (0x30000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xdU]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask 
        = ((0xeU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask)) 
           | ((0U < (7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rs1_data)) 
              & (0U != (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                              >> 0x18U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask 
        = ((0xdU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask)) 
           | (((1U < (7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rs1_data)) 
               & (1U != (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                               >> 0x18U)))) << 1U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask 
        = ((0xbU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask)) 
           | (((2U < (7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rs1_data)) 
               & (2U != (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                               >> 0x18U)))) << 2U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask 
        = ((7U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask)) 
           | (((3U < (7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rs1_data)) 
               & (3U != (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                               >> 0x18U)))) << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT____Vcellinp__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__ready_out 
        = (1U & ((~ ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                     >> 3U)) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_ready_st1)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__line_write 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_init_st0) 
           | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st0) 
              | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_flush_st0)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__line_write 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_init_st0) 
           | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st0) 
              | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_flush_st0)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__line_write 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_init_st0) 
           | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st0) 
              | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_flush_st0)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__line_write 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_init_st0) 
           | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st0) 
              | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_flush_st0)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__line_write 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_init_st0) 
           | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st0) 
              | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_flush_st0)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf_enable 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_skip) 
           | (0x2000000U == (0x2000800U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__push 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r) 
           & (0U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_valid_in)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__req_masked 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__pointer_reg) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_valid_in));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[0U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[0U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[1U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[1U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[2U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__rsp_valid_out 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_valid_out;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__else_tmask_n 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__else_tmask_r;
    if ((2U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__else_tmask_n = 0U;
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__else_tmask_n 
        = (((~ ((IData)(0xfU) << (3U & VL_SHIFTL_III(2,32,32, 
                                                     (1U 
                                                      & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                         >> 2U)), 2U)))) 
            & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__else_tmask_n)) 
           | (0xfU & ((0xfU & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__taken)) 
                               & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                   << 0xcU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                               >> 0x14U)))) 
                      << (3U & VL_SHIFTL_III(2,32,32, 
                                             (1U & 
                                              (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                               >> 2U)), 2U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__then_tmask_n 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__then_tmask_r;
    if ((2U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__then_tmask_n = 0U;
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__then_tmask_n 
        = (((~ ((IData)(0xfU) << (3U & VL_SHIFTL_III(2,32,32, 
                                                     (1U 
                                                      & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                         >> 2U)), 2U)))) 
            & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__then_tmask_n)) 
           | (0xfU & (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__taken) 
                       & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                           << 0xcU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                       >> 0x14U))) 
                      << (3U & VL_SHIFTL_III(2,32,32, 
                                             (1U & 
                                              (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                               >> 2U)), 2U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__valid_in 
        = ((0xeU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__valid_in)) 
           | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_valid));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__valid_in 
        = ((7U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__valid_in)) 
           | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_out_valid) 
              << 3U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_r) 
           & (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__per_bank_core_rsp_valid));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_atype 
        = ((((0x3fffc00U <= (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[3U] 
                             >> 6U)) & (0x3fffd00U 
                                        > (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[3U] 
                                           >> 6U))) 
            << 0xbU) | ((((1U <= (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[3U] 
                                  >> 6U)) & (0x400U 
                                             > (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[3U] 
                                                >> 6U))) 
                         << 0xaU) | (((3U == (3U & 
                                              (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                                               >> 0x13U))) 
                                      << 9U) | ((((0x3fffc00U 
                                                   <= 
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[2U] 
                                                    >> 6U)) 
                                                  & (0x3fffd00U 
                                                     > 
                                                     (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[2U] 
                                                      >> 6U))) 
                                                 << 8U) 
                                                | ((((1U 
                                                      <= 
                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[2U] 
                                                       >> 6U)) 
                                                     & (0x400U 
                                                        > 
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[2U] 
                                                         >> 6U))) 
                                                    << 7U) 
                                                   | (((3U 
                                                        == 
                                                        (3U 
                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                                                            >> 0x13U))) 
                                                       << 6U) 
                                                      | ((((0x3fffc00U 
                                                            <= 
                                                            (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[1U] 
                                                             >> 6U)) 
                                                           & (0x3fffd00U 
                                                              > 
                                                              (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[1U] 
                                                               >> 6U))) 
                                                          << 5U) 
                                                         | ((((1U 
                                                               <= 
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[1U] 
                                                                >> 6U)) 
                                                              & (0x400U 
                                                                 > 
                                                                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[1U] 
                                                                  >> 6U))) 
                                                             << 4U) 
                                                            | (((3U 
                                                                 == 
                                                                 (3U 
                                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                                                                     >> 0x13U))) 
                                                                << 3U) 
                                                               | ((((0x3fffc00U 
                                                                     <= 
                                                                     (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[0U] 
                                                                      >> 6U)) 
                                                                    & (0x3fffd00U 
                                                                       > 
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[0U] 
                                                                        >> 6U))) 
                                                                   << 2U) 
                                                                  | ((((1U 
                                                                        <= 
                                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[0U] 
                                                                         >> 6U)) 
                                                                       & (0x400U 
                                                                          > 
                                                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[0U] 
                                                                           >> 6U))) 
                                                                      << 1U) 
                                                                     | (3U 
                                                                        == 
                                                                        (3U 
                                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                                                                            >> 0x13U))))))))))))));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align 
        = ((0xc0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[3U] 
                     << 6U)) | ((0x30U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[2U] 
                                          << 4U)) | 
                                ((0xcU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[1U] 
                                          << 2U)) | 
                                 (3U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[0U]))));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_r) 
           & (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__per_bank_mem_req_valid));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_wr_enabled 
        = ((IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
           & (0U == (0xcU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_wr_enabled 
        = ((IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
           & (4U == (0xcU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_wr_enabled 
        = ((IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
           & (8U == (0xcU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_wr_enabled 
        = ((IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
           & (0xcU == (0xcU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren 
        = ((0xff00U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren)) 
           | ((0xf0U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                          >> 8U)))) 
                        << 4U)) | (0xfU & (- (IData)(
                                                     (1U 
                                                      & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                         >> 7U)))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren 
        = ((0xffU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren)) 
           | ((0xf000U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                            >> 0xaU)))) 
                          << 0xcU)) | (0xf00U & ((- (IData)(
                                                            (1U 
                                                             & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                                >> 9U)))) 
                                                 << 8U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren 
        = ((0xff00U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren)) 
           | ((0xf0U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                          >> 8U)))) 
                        << 4U)) | (0xfU & (- (IData)(
                                                     (1U 
                                                      & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                         >> 7U)))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren 
        = ((0xffU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren)) 
           | ((0xf000U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                            >> 0xaU)))) 
                          << 0xcU)) | (0xf00U & ((- (IData)(
                                                            (1U 
                                                             & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                                >> 9U)))) 
                                                 << 8U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren 
        = ((0xff00U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren)) 
           | ((0xf0U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                          >> 8U)))) 
                        << 4U)) | (0xfU & (- (IData)(
                                                     (1U 
                                                      & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                         >> 7U)))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren 
        = ((0xffU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren)) 
           | ((0xf000U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                            >> 0xaU)))) 
                          << 0xcU)) | (0xf00U & ((- (IData)(
                                                            (1U 
                                                             & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                                >> 9U)))) 
                                                 << 8U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren 
        = ((0xff00U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren)) 
           | ((0xf0U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                          >> 8U)))) 
                        << 4U)) | (0xfU & (- (IData)(
                                                     (1U 
                                                      & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                         >> 7U)))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren 
        = ((0xffU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren)) 
           | ((0xf000U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                            >> 0xaU)))) 
                          << 0xcU)) | (0xf00U & ((- (IData)(
                                                            (1U 
                                                             & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                                >> 9U)))) 
                                                 << 8U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk2__BRA__0__KET____DOT__writeback_fire 
        = (((IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
            & (0U == (0x1800U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U]))) 
           & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk2__BRA__1__KET____DOT__writeback_fire 
        = (((IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
            & (0x800U == (0x1800U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U]))) 
           & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk2__BRA__2__KET____DOT__writeback_fire 
        = (((IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
            & (0x1000U == (0x1800U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U]))) 
           & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk2__BRA__3__KET____DOT__writeback_fire 
        = (((IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
            & (0x1800U == (0x1800U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U]))) 
           & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr 
        = ((0x3cU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                     >> 2U)) | (3U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                      >> 0xbU)));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_r) 
           & (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT____Vcellinp__rsp_buf__valid_in));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__ibuf_push 
        = (IData)(((~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                       >> 0x1aU)) & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                     >> 5U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_rw_n 
        = (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                 >> 0x17U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_tag_n 
        = (7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__genblk4__BRA__0__KET____DOT__batch_mask 
        = (0xfU & ((~ ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                       >> 1U)) & ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                                   << 0xaU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                                               >> 0x16U))));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__batch_completed 
        = (1U & (~ (((~ ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                          >> 0x16U) | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                       >> 4U))) & (
                                                   vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                                                   >> 0x19U)) 
                    | (((~ ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                             >> 0x15U) | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                          >> 3U))) 
                        & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                           >> 0x18U)) | (((~ ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                                               >> 0x14U) 
                                              | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                                 >> 2U))) 
                                          & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                                             >> 0x17U)) 
                                         | ((~ ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                                                 >> 0x13U) 
                                                | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                                   >> 1U))) 
                                            & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                                               >> 0x16U)))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset 
        = ((0xc0U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[7U] 
                     >> 2U)) | ((0x30U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[6U] 
                                          >> 6U)) | 
                                ((0xcU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[5U] 
                                          >> 0xaU)) 
                                 | (3U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[4U] 
                                          >> 0xeU)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__current_pmask 
        = (0xfU & (((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                     << 0xaU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                                 >> 0x16U)) & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                                                << 0xdU) 
                                               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                                                  >> 0x13U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_valid_out 
        = ((8U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fncp__DOT__shift_reg__DOT__genblk1__DOT__entries[4U] 
                  >> 4U)) | ((4U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fcvt__DOT__shift_reg__DOT__genblk1__DOT__entries[4U] 
                                    >> 4U)) | (((IData)(
                                                        (0U 
                                                         != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT____Vcellinp__div_sqrt_arb__valid_in))) 
                                                << 1U) 
                                               | (1U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fma__DOT__shift_reg__DOT__genblk1__DOT__entries[4U] 
                                                     >> 6U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__req_masked 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__pointer_reg) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT____Vcellinp__div_sqrt_arb__valid_in));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__req_masked 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__pointer_reg) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_valid_in));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__fill_grant 
        = ((1U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__replay_enable)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__is_addr_local_mask 
        = ((8U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__is_addr_local_mask)) 
           | ((4U & (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[4U] 
                     >> 8U)) | ((2U & (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[4U] 
                                       >> 6U)) | (1U 
                                                  & (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[4U] 
                                                     >> 4U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__is_addr_local_mask 
        = ((7U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__is_addr_local_mask)) 
           | (8U & (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[4U] 
                    >> 0xaU)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__fill_grant 
        = ((1U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__replay_enable)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__fill_grant 
        = ((1U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__replay_enable)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__fill_grant 
        = ((1U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__replay_enable)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__fill_grant 
        = ((1U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__replay_enable)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_cache_wr_st1 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_creq_wr_st1) 
            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
               >> 2U)) | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_hae94a066_0_4) 
                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 0x11U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_push 
        = ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__rdw_hazard3_st1)) 
           & (((~ vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
               & ((~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                      >> 2U)) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_creq_rd_st1))) 
              | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_creq_wr_st1)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_cache_rd_st1 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_creq_rd_st1) 
            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
               >> 2U)) | ((~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                              >> 0x11U)) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_hae94a066_0_4)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellinp__store__wdata[0U] 
        = (IData)(((QData)((IData)((0xfU & (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                              << 0x12U) 
                                             | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                                >> 0xeU)) 
                                            | ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                                << 0x16U) 
                                               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                                  >> 0xaU)))))) 
                   << 0x1fU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellinp__store__wdata[1U] 
        = (((IData)((0x7ffffffffULL & (((QData)((IData)(
                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U])) 
                                        << 0x15U) | 
                                       ((QData)((IData)(
                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U])) 
                                        >> 0xbU)))) 
            << 3U) | (IData)((((QData)((IData)((0xfU 
                                                & (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                                     << 0x12U) 
                                                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                                       >> 0xeU)) 
                                                   | ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                                       << 0x16U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                                         >> 0xaU)))))) 
                               << 0x1fU) >> 0x20U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellinp__store__wdata[2U] 
        = (((IData)((0x7ffffffffULL & (((QData)((IData)(
                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U])) 
                                        << 0x15U) | 
                                       ((QData)((IData)(
                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U])) 
                                        >> 0xbU)))) 
            >> 0x1dU) | ((IData)(((0x7ffffffffULL & 
                                   (((QData)((IData)(
                                                     vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U])) 
                                     << 0x15U) | ((QData)((IData)(
                                                                  vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U])) 
                                                  >> 0xbU))) 
                                  >> 0x20U)) << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[4U] 
        = ((7U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[4U]) 
           | ((IData)(((0x1fffffffff80ULL & (((QData)((IData)(
                                                              vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[4U])) 
                                              << 0x20U) 
                                             | (0xffffffffffffff80ULL 
                                                & (QData)((IData)(
                                                                  vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U]))))) 
                       | (QData)((IData)(((0x40U & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
                                            << 6U)) 
                                          | (0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
                                                >> 1U))))))) 
              << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[5U] 
        = (0xffffU & (((IData)(((0x1fffffffff80ULL 
                                 & (((QData)((IData)(
                                                     vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[4U])) 
                                     << 0x20U) | (0xffffffffffffff80ULL 
                                                  & (QData)((IData)(
                                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U]))))) 
                                | (QData)((IData)((
                                                   (0x40U 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
                                                       << 6U)) 
                                                   | (0x3fU 
                                                      & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
                                                         >> 1U))))))) 
                       >> 0x1dU) | ((IData)((((0x1fffffffff80ULL 
                                               & (((QData)((IData)(
                                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[4U])) 
                                                   << 0x20U) 
                                                  | (0xffffffffffffff80ULL 
                                                     & (QData)((IData)(
                                                                       vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U]))))) 
                                              | (QData)((IData)(
                                                                ((0x40U 
                                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
                                                                     << 6U)) 
                                                                 | (0x3fU 
                                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
                                                                       >> 1U)))))) 
                                             >> 0x20U)) 
                                    << 3U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[0U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[0U]) 
           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
              >> 0x1dU));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[0U] 
        = ((7U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[0U]) 
           | (0x18U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                       << 3U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[1U] 
        = ((IData)((((QData)((IData)((3U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U]))) 
                     << 0x20U) | (QData)((IData)((3U 
                                                  & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U]))))) 
           << 3U);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[2U] 
        = (((IData)((((QData)((IData)((3U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U]))) 
                      << 0x20U) | (QData)((IData)((3U 
                                                   & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U]))))) 
            >> 0x1dU) | ((IData)(((((QData)((IData)(
                                                    (3U 
                                                     & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U]))) 
                                    << 0x20U) | (QData)((IData)(
                                                                (3U 
                                                                 & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U])))) 
                                  >> 0x20U)) << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[3U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[3U]) 
           | ((IData)(((((QData)((IData)((3U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U]))) 
                         << 0x20U) | (QData)((IData)(
                                                     (3U 
                                                      & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U])))) 
                       >> 0x20U)) >> 0x1dU));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[3U] 
        = ((7U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[3U]) 
           | (0x18U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                       << 3U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[4U] 
        = (0xfffffff8U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[4U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_cache_wr_st1 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_creq_wr_st1) 
            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
               >> 2U)) | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_h8ecff9fe_0_4) 
                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 0x19U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_cache_wr_st1 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_creq_wr_st1) 
            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
               >> 2U)) | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____VdfgRegularize_h0dbd6671_0_4) 
                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 0x19U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_cache_wr_st1 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_creq_wr_st1) 
            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
               >> 2U)) | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____VdfgRegularize_h62b89d93_0_4) 
                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 0x19U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_cache_wr_st1 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_creq_wr_st1) 
            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
               >> 2U)) | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____VdfgRegularize_h93a04614_0_4) 
                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 0x19U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_push 
        = ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__rdw_hazard3_st1)) 
           & (((~ vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
               & ((~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                      >> 2U)) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_creq_rd_st1))) 
              | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_creq_wr_st1)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_cache_rd_st1 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_creq_rd_st1) 
            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
               >> 2U)) | ((~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                              >> 0x19U)) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_h8ecff9fe_0_4)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mreq_queue_push 
        = ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__rdw_hazard3_st1)) 
           & (((~ vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
               & ((~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                      >> 2U)) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_creq_rd_st1))) 
              | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_creq_wr_st1)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_cache_rd_st1 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_creq_rd_st1) 
            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
               >> 2U)) | ((~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                              >> 0x19U)) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____VdfgRegularize_h0dbd6671_0_4)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mreq_queue_push 
        = ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__rdw_hazard3_st1)) 
           & (((~ vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
               & ((~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                      >> 2U)) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_creq_rd_st1))) 
              | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_creq_wr_st1)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_cache_rd_st1 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_creq_rd_st1) 
            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
               >> 2U)) | ((~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                              >> 0x19U)) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____VdfgRegularize_h62b89d93_0_4)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mreq_queue_push 
        = ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__rdw_hazard3_st1)) 
           & (((~ vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
               & ((~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                      >> 2U)) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_creq_rd_st1))) 
              | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_creq_wr_st1)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_cache_rd_st1 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_creq_rd_st1) 
            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
               >> 2U)) | ((~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                              >> 0x19U)) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____VdfgRegularize_h93a04614_0_4)));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[0U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[0U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[1U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[1U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[2U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[2U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[3U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[3U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[4U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[4U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[5U] 
        = ((0x40000U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[5U] 
                        >> 1U)) | (0x3ffffU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[5U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs 
        = ((0x3f000U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[0U] 
                        << 0xcU)) | ((0xfc0U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[0U]) 
                                     | (0x3fU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[0U] 
                                                 >> 0xcU))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__rsp_data_out[0U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[1U] 
            << 0x1eU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[0U] 
                         >> 2U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__rsp_data_out[1U] 
        = (IData)((((QData)((IData)(((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[3U] 
                                      << 0x1aU) | (
                                                   Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[2U] 
                                                   >> 6U)))) 
                    << 0x20U) | (QData)((IData)(((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[2U] 
                                                  << 0x1cU) 
                                                 | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[1U] 
                                                    >> 4U))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__rsp_data_out[2U] 
        = (IData)(((((QData)((IData)(((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[3U] 
                                       << 0x1aU) | 
                                      (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[2U] 
                                       >> 6U)))) << 0x20U) 
                    | (QData)((IData)(((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[2U] 
                                        << 0x1cU) | 
                                       (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[1U] 
                                        >> 4U))))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__rsp_data_out[3U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[4U] 
            << 0x18U) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[3U] 
                         >> 8U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__rsp_tag_out 
        = ((0xc0U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__rsp_tag_out)) 
           | ((0x30U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[2U]) 
              | ((0xcU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[1U]) 
                 | (3U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[0U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__rsp_tag_out 
        = ((0x3fU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__rsp_tag_out)) 
           | (0xc0U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[3U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0U] 
        = (3U | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
                  & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
                 << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[1U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[2U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[3U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[4U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[5U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[6U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[7U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[8U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xeU] 
        = ((0x4000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                          << 3U)) | (((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid) 
                                      << 0x18U) | (
                                                   ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                                                     & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU]) 
                                                    >> 0x1dU) 
                                                   | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xeU] 
                                                       & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU]) 
                                                      << 3U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[0U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[1U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[2U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[3U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[4U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[5U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[5U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[6U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[6U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[7U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[7U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[8U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[8U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[9U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[9U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[0xaU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xaU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[0xbU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xbU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[0xcU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xcU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[0xdU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xdU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[0xeU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xeU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[0xfU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xfU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[0x10U] 
        = (0xfU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x10U] 
                   >> 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0U] 
        = ((0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x10U]) 
           | (0x7fU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x20U] 
                       >> 7U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[1U] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x11U]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x11U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[2U] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x12U]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x12U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[3U] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x13U]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x13U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[4U] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x14U]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x14U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[5U] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x15U]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x15U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[6U] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x16U]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x16U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[7U] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x17U]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x17U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[8U] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x18U]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x18U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[9U] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x19U]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x19U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xaU] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1aU]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1aU]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xbU] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1bU]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1bU]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xcU] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1cU]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1cU]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xdU] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1dU]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1dU]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xeU] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1eU]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1eU]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xfU] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1fU]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1fU]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0x10U] 
        = (0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x20U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in 
        = (0x7ffffffffULL & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out 
                             >> 1U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0U] 
        = (3U | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
                  & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
                 << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[1U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[2U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[3U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[4U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[5U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[6U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[7U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[8U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xeU] 
        = ((0x4000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                          << 3U)) | (((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid) 
                                      << 0x18U) | (
                                                   ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                                                     & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU]) 
                                                    >> 0x1dU) 
                                                   | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xeU] 
                                                       & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU]) 
                                                      << 3U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_valid_in 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_valid_out;
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[0U] 
        = (((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[7U] 
             << 0x10U) | (0xfffcU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[6U] 
                                     >> 0x10U))) | 
           (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_tag_out) 
                  >> 6U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[1U] 
        = ((3U & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[7U] 
                  >> 0x10U)) | ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[8U] 
                                 << 0x10U) | (0xfffcU 
                                              & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[7U] 
                                                 >> 0x10U))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[2U] 
        = ((3U & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[8U] 
                  >> 0x10U)) | (0xfcU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[8U] 
                                         >> 0x10U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__0__KET__.req_data[0U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[0U] 
            << 2U) | (3U & (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_tag_out)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__0__KET__.req_data[1U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[0U] 
            >> 0x1eU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[1U] 
                         << 2U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__0__KET__.req_data[2U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[1U] 
            >> 0x1eU) | (0xfcU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[2U] 
                                  << 2U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[0U] 
        = (((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[3U] 
             << 0x1cU) | (0xffffffcU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[2U] 
                                        >> 4U))) | 
           (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_tag_out) 
                  >> 2U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[1U] 
        = ((3U & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[3U] 
                  >> 4U)) | ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[4U] 
                              << 0x1cU) | (0xffffffcU 
                                           & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[3U] 
                                              >> 4U))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[2U] 
        = ((3U & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[4U] 
                  >> 4U)) | (0xfcU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[4U] 
                                      >> 4U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__2__KET__.req_data[0U] 
        = (((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[5U] 
             << 0x16U) | (0x3ffffcU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[4U] 
                                       >> 0xaU))) | 
           (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_tag_out) 
                  >> 4U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__2__KET__.req_data[1U] 
        = ((3U & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[5U] 
                  >> 0xaU)) | ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[6U] 
                                << 0x16U) | (0x3ffffcU 
                                             & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[5U] 
                                                >> 0xaU))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__2__KET__.req_data[2U] 
        = ((3U & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[6U] 
                  >> 0xaU)) | (0xfcU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[6U] 
                                        >> 0xaU)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[1U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[1U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[2U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[2U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[3U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[3U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[4U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[4U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[5U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[5U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[6U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[6U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[7U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[7U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[8U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[8U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[9U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[9U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xaU] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xaU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xbU] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xbU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xcU] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xcU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xdU] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xdU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xeU] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xeU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xfU] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xfU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0x10U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0x10U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0x11U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0x11U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0x12U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0x12U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0x13U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0x13U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[5U] 
        = ((0xffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[5U]) 
           | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[0U] 
              << 0x10U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[6U] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[0U] 
            >> 0x10U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[1U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[7U] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[1U] 
            >> 0x10U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[2U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[8U] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[2U] 
            >> 0x10U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[3U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[9U] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[3U] 
            >> 0x10U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[4U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[0xaU] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[4U] 
            >> 0x10U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[5U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__pop 
        = ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_arb__ready_in) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__pop 
        = (((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_arb__ready_in) 
            >> 1U) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r));
    vlSelf->mem_req_rw = (1U & (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0x13U] 
                                >> 5U));
    vlSelf->mem_req_byteen = (((QData)((IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0x13U])) 
                               << 0x3bU) | (((QData)((IData)(
                                                             TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0x12U])) 
                                             << 0x1bU) 
                                            | ((QData)((IData)(
                                                               TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0x11U])) 
                                               >> 5U)));
    vlSelf->mem_req_addr = (0x3ffffffU & ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0x11U] 
                                           << 0x15U) 
                                          | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0x10U] 
                                             >> 0xbU)));
    vlSelf->mem_req_data[0U] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[1U] 
                                 << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0U] 
                                              >> 8U));
    vlSelf->mem_req_data[1U] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[2U] 
                                 << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[1U] 
                                              >> 8U));
    vlSelf->mem_req_data[2U] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[3U] 
                                 << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[2U] 
                                              >> 8U));
    vlSelf->mem_req_data[3U] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[4U] 
                                 << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[3U] 
                                              >> 8U));
    vlSelf->mem_req_data[4U] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[5U] 
                                 << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[4U] 
                                              >> 8U));
    vlSelf->mem_req_data[5U] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[6U] 
                                 << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[5U] 
                                              >> 8U));
    vlSelf->mem_req_data[6U] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[7U] 
                                 << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[6U] 
                                              >> 8U));
    vlSelf->mem_req_data[7U] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[8U] 
                                 << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[7U] 
                                              >> 8U));
    vlSelf->mem_req_data[8U] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[9U] 
                                 << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[8U] 
                                              >> 8U));
    vlSelf->mem_req_data[9U] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xaU] 
                                 << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[9U] 
                                              >> 8U));
    vlSelf->mem_req_data[0xaU] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xbU] 
                                   << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xaU] 
                                                >> 8U));
    vlSelf->mem_req_data[0xbU] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xcU] 
                                   << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xbU] 
                                                >> 8U));
    vlSelf->mem_req_data[0xcU] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xdU] 
                                   << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xcU] 
                                                >> 8U));
    vlSelf->mem_req_data[0xdU] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xeU] 
                                   << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xdU] 
                                                >> 8U));
    vlSelf->mem_req_data[0xeU] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xfU] 
                                   << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xeU] 
                                                >> 8U));
    vlSelf->mem_req_data[0xfU] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0x10U] 
                                   << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xfU] 
                                                >> 8U));
    vlSelf->mem_req_tag = (0xffU & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[0U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[1U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[2U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[3U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[4U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[5U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[5U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_out_data[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_out_data[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_out_data[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_out_data[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_out_data[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_out_data[5U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[5U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[1U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[1U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[2U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[2U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[3U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[3U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[4U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[4U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[5U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[5U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[6U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[6U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[7U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[7U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[8U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[8U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[9U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[9U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xaU] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xaU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xbU] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xbU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xcU] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xcU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xdU] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xdU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xeU] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xeU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xfU] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xfU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0x10U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x10U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0x11U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x11U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0x12U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x12U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0x13U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x13U];
    __Vtemp_242[0U] = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[0U];
    __Vtemp_242[1U] = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[1U];
    __Vtemp_242[2U] = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[2U];
    __Vtemp_242[3U] = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[3U];
    __Vtemp_242[4U] = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[4U];
    __Vtemp_242[5U] = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[0U] 
                        << 0x10U) | Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[5U]);
    __Vtemp_242[6U] = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[0U] 
                        >> 0x10U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[1U] 
                                     << 0x10U));
    __Vtemp_242[7U] = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[1U] 
                        >> 0x10U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[2U] 
                                     << 0x10U));
    __Vtemp_242[8U] = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[2U] 
                        >> 0x10U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[3U] 
                                     << 0x10U));
    __Vtemp_242[9U] = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[3U] 
                        >> 0x10U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[4U] 
                                     << 0x10U));
    __Vtemp_242[0xaU] = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[4U] 
                          >> 0x10U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[5U] 
                                       << 0x10U));
    if ((0x15fU >= (0x1ffU & ((IData)(0xb0U) * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))))))) {
        __Vtemp_245[0U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))))))
                             ? 0U : (__Vtemp_242[((IData)(1U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                           | (__Vtemp_242[(0xfU & (
                                                   ((IData)(0xb0U) 
                                                    * 
                                                    (1U 
                                                     & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                   >> 5U))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))));
        __Vtemp_245[1U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))))))
                             ? 0U : (__Vtemp_242[((IData)(2U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                           | (__Vtemp_242[((IData)(1U) 
                                           + (0xfU 
                                              & (((IData)(0xb0U) 
                                                  * 
                                                  (1U 
                                                   & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))));
        __Vtemp_245[2U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))))))
                             ? 0U : (__Vtemp_242[((IData)(3U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                           | (__Vtemp_242[((IData)(2U) 
                                           + (0xfU 
                                              & (((IData)(0xb0U) 
                                                  * 
                                                  (1U 
                                                   & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))));
        __Vtemp_245[3U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))))))
                             ? 0U : (__Vtemp_242[((IData)(4U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                           | (__Vtemp_242[((IData)(3U) 
                                           + (0xfU 
                                              & (((IData)(0xb0U) 
                                                  * 
                                                  (1U 
                                                   & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))));
        __Vtemp_245[4U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))))))
                             ? 0U : (__Vtemp_242[((IData)(5U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                           | (__Vtemp_242[((IData)(4U) 
                                           + (0xfU 
                                              & (((IData)(0xb0U) 
                                                  * 
                                                  (1U 
                                                   & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))));
        __Vtemp_245[5U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))))))
                             ? 0U : (__Vtemp_242[((IData)(6U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                           | (__Vtemp_242[((IData)(5U) 
                                           + (0xfU 
                                              & (((IData)(0xb0U) 
                                                  * 
                                                  (1U 
                                                   & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))));
    } else {
        __Vtemp_245[0U] = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[0U];
        __Vtemp_245[1U] = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[1U];
        __Vtemp_245[2U] = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[2U];
        __Vtemp_245[3U] = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[3U];
        __Vtemp_245[4U] = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[4U];
        __Vtemp_245[5U] = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[5U];
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[0U] 
        = __Vtemp_245[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[1U] 
        = __Vtemp_245[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[2U] 
        = __Vtemp_245[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[3U] 
        = __Vtemp_245[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[4U] 
        = __Vtemp_245[4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[5U] 
        = ((0x10000U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)) 
                        << 0x10U)) | (0xffffU & __Vtemp_245[5U]));
    if ((4U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_op_type))) {
        if ((2U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_op_type))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[0U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__0;
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[1U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__1;
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[2U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__2;
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[3U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__3;
        } else if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_op_type))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[0U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__0__KET____DOT__rsp_data16;
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[1U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__1__KET____DOT__rsp_data16;
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[2U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__2__KET____DOT__rsp_data16;
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[3U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__3__KET____DOT__rsp_data16;
        } else {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[0U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__0__KET____DOT__rsp_data8;
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[1U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__1__KET____DOT__rsp_data8;
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[2U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__2__KET____DOT__rsp_data8;
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[3U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__3__KET____DOT__rsp_data8;
        }
    } else if ((2U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_op_type))) {
        if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_op_type))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[0U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__0;
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[1U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__1;
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[2U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__2;
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[3U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__3;
        } else {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[0U] 
                = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                    << 0x1eU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                 >> 2U));
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[1U] 
                = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                    << 0x1eU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                 >> 2U));
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[2U] 
                = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                    << 0x1eU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                 >> 2U));
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[3U] 
                = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                    << 0x1eU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                 >> 2U));
        }
    } else if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_op_type))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[0U] 
            = VL_EXTENDS_II(32,16, (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__0__KET____DOT__rsp_data16));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[1U] 
            = VL_EXTENDS_II(32,16, (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__1__KET____DOT__rsp_data16));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[2U] 
            = VL_EXTENDS_II(32,16, (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__2__KET____DOT__rsp_data16));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[3U] 
            = VL_EXTENDS_II(32,16, (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__3__KET____DOT__rsp_data16));
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[0U] 
            = VL_EXTENDS_II(32,8, (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__0__KET____DOT__rsp_data8));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[1U] 
            = VL_EXTENDS_II(32,8, (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__1__KET____DOT__rsp_data8));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[2U] 
            = VL_EXTENDS_II(32,8, (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__2__KET____DOT__rsp_data8));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[3U] 
            = VL_EXTENDS_II(32,8, (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk13__BRA__3__KET____DOT__rsp_data8));
    }
    __Vtemp_247[0U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U];
    __Vtemp_247[1U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[1U];
    __Vtemp_247[2U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[2U];
    __Vtemp_247[3U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[3U];
    __Vtemp_247[4U] = (8U | vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[4U]);
    __Vtemp_248[0U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U];
    __Vtemp_248[1U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[1U];
    __Vtemp_248[2U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[2U];
    __Vtemp_248[3U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[3U];
    __Vtemp_248[4U] = (8U | vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[4U]);
    __Vtemp_249[0U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U];
    __Vtemp_249[1U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[1U];
    __Vtemp_249[2U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[2U];
    __Vtemp_249[3U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[3U];
    __Vtemp_249[4U] = (8U | vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[4U]);
    __Vtemp_250[0U] = (((0U == (0x1fU & ((IData)(3U) 
                                         + (0x7fU & 
                                            VL_SHIFTL_III(7,7,32, 
                                                          (3U 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                              [
                                                              (3U 
                                                               & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                              >> 2U)), 5U)))))
                         ? 0U : (__Vtemp_249[(((IData)(0x22U) 
                                               + (0x7fU 
                                                  & VL_SHIFTL_III(7,7,32, 
                                                                  (3U 
                                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                      [
                                                                      (3U 
                                                                       & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                      >> 2U)), 5U))) 
                                              >> 5U)] 
                                 << ((IData)(0x20U) 
                                     - (0x1fU & ((IData)(3U) 
                                                 + 
                                                 (0x7fU 
                                                  & VL_SHIFTL_III(7,7,32, 
                                                                  (3U 
                                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                      [
                                                                      (3U 
                                                                       & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                      >> 2U)), 5U))))))) 
                       | (__Vtemp_249[(((IData)(3U) 
                                        + (0x7fU & 
                                           VL_SHIFTL_III(7,7,32, 
                                                         (3U 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                             [
                                                             (3U 
                                                              & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                             >> 2U)), 5U))) 
                                       >> 5U)] >> (0x1fU 
                                                   & ((IData)(3U) 
                                                      + 
                                                      (0x7fU 
                                                       & VL_SHIFTL_III(7,7,32, 
                                                                       (3U 
                                                                        & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                           [
                                                                           (3U 
                                                                            & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                           >> 2U)), 5U))))));
    __Vtemp_250[1U] = (IData)((((QData)((IData)((((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(3U) 
                                                       + 
                                                       (0x7fU 
                                                        & VL_SHIFTL_III(7,7,32, 
                                                                        (3U 
                                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                            [
                                                                            (3U 
                                                                             & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                            >> 6U)), 5U)))))
                                                   ? 0U
                                                   : 
                                                  (__Vtemp_247[
                                                   (((IData)(0x22U) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,7,32, 
                                                                      (3U 
                                                                       & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                          [
                                                                          (3U 
                                                                           & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                          >> 6U)), 5U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(3U) 
                                                        + 
                                                        (0x7fU 
                                                         & VL_SHIFTL_III(7,7,32, 
                                                                         (3U 
                                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                             [
                                                                             (3U 
                                                                              & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                             >> 6U)), 5U))))))) 
                                                 | (__Vtemp_247[
                                                    (((IData)(3U) 
                                                      + 
                                                      (0x7fU 
                                                       & VL_SHIFTL_III(7,7,32, 
                                                                       (3U 
                                                                        & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                           [
                                                                           (3U 
                                                                            & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                           >> 6U)), 5U))) 
                                                     >> 5U)] 
                                                    >> 
                                                    (0x1fU 
                                                     & ((IData)(3U) 
                                                        + 
                                                        (0x7fU 
                                                         & VL_SHIFTL_III(7,7,32, 
                                                                         (3U 
                                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                             [
                                                                             (3U 
                                                                              & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                             >> 6U)), 5U)))))))) 
                                << 0x20U) | (QData)((IData)(
                                                            (((0U 
                                                               == 
                                                               (0x1fU 
                                                                & ((IData)(3U) 
                                                                   + 
                                                                   (0x7fU 
                                                                    & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U)))))
                                                               ? 0U
                                                               : 
                                                              (__Vtemp_248[
                                                               (((IData)(0x22U) 
                                                                 + 
                                                                 (0x7fU 
                                                                  & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))) 
                                                                >> 5U)] 
                                                               << 
                                                               ((IData)(0x20U) 
                                                                - 
                                                                (0x1fU 
                                                                 & ((IData)(3U) 
                                                                    + 
                                                                    (0x7fU 
                                                                     & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))))))) 
                                                             | (__Vtemp_248[
                                                                (((IData)(3U) 
                                                                  + 
                                                                  (0x7fU 
                                                                   & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))) 
                                                                 >> 5U)] 
                                                                >> 
                                                                (0x1fU 
                                                                 & ((IData)(3U) 
                                                                    + 
                                                                    (0x7fU 
                                                                     & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))))))))));
    __Vtemp_250[2U] = (IData)(((((QData)((IData)(((
                                                   (0U 
                                                    == 
                                                    (0x1fU 
                                                     & ((IData)(3U) 
                                                        + 
                                                        (0x7fU 
                                                         & VL_SHIFTL_III(7,7,32, 
                                                                         (3U 
                                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                             [
                                                                             (3U 
                                                                              & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                             >> 6U)), 5U)))))
                                                    ? 0U
                                                    : 
                                                   (__Vtemp_247[
                                                    (((IData)(0x22U) 
                                                      + 
                                                      (0x7fU 
                                                       & VL_SHIFTL_III(7,7,32, 
                                                                       (3U 
                                                                        & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                           [
                                                                           (3U 
                                                                            & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                           >> 6U)), 5U))) 
                                                     >> 5U)] 
                                                    << 
                                                    ((IData)(0x20U) 
                                                     - 
                                                     (0x1fU 
                                                      & ((IData)(3U) 
                                                         + 
                                                         (0x7fU 
                                                          & VL_SHIFTL_III(7,7,32, 
                                                                          (3U 
                                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                              [
                                                                              (3U 
                                                                               & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                              >> 6U)), 5U))))))) 
                                                  | (__Vtemp_247[
                                                     (((IData)(3U) 
                                                       + 
                                                       (0x7fU 
                                                        & VL_SHIFTL_III(7,7,32, 
                                                                        (3U 
                                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                            [
                                                                            (3U 
                                                                             & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                            >> 6U)), 5U))) 
                                                      >> 5U)] 
                                                     >> 
                                                     (0x1fU 
                                                      & ((IData)(3U) 
                                                         + 
                                                         (0x7fU 
                                                          & VL_SHIFTL_III(7,7,32, 
                                                                          (3U 
                                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                              [
                                                                              (3U 
                                                                               & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                              >> 6U)), 5U)))))))) 
                                 << 0x20U) | (QData)((IData)(
                                                             (((0U 
                                                                == 
                                                                (0x1fU 
                                                                 & ((IData)(3U) 
                                                                    + 
                                                                    (0x7fU 
                                                                     & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U)))))
                                                                ? 0U
                                                                : 
                                                               (__Vtemp_248[
                                                                (((IData)(0x22U) 
                                                                  + 
                                                                  (0x7fU 
                                                                   & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))) 
                                                                 >> 5U)] 
                                                                << 
                                                                ((IData)(0x20U) 
                                                                 - 
                                                                 (0x1fU 
                                                                  & ((IData)(3U) 
                                                                     + 
                                                                     (0x7fU 
                                                                      & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))))))) 
                                                              | (__Vtemp_248[
                                                                 (((IData)(3U) 
                                                                   + 
                                                                   (0x7fU 
                                                                    & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))) 
                                                                  >> 5U)] 
                                                                 >> 
                                                                 (0x1fU 
                                                                  & ((IData)(3U) 
                                                                     + 
                                                                     (0x7fU 
                                                                      & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))))))))) 
                               >> 0x20U));
    __Vtemp_251[0U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U];
    __Vtemp_251[1U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[1U];
    __Vtemp_251[2U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[2U];
    __Vtemp_251[3U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[3U];
    __Vtemp_251[4U] = (8U | vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[4U]);
    __Vtemp_252[0U] = (((0U == (0x1fU & ((IData)(3U) 
                                         + (0x7fU & 
                                            VL_SHIFTL_III(7,7,32, 
                                                          (3U 
                                                           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                           [
                                                           (3U 
                                                            & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])]), 5U)))))
                         ? 0U : (__Vtemp_251[(((IData)(0x22U) 
                                               + (0x7fU 
                                                  & VL_SHIFTL_III(7,7,32, 
                                                                  (3U 
                                                                   & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                   [
                                                                   (3U 
                                                                    & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])]), 5U))) 
                                              >> 5U)] 
                                 << ((IData)(0x20U) 
                                     - (0x1fU & ((IData)(3U) 
                                                 + 
                                                 (0x7fU 
                                                  & VL_SHIFTL_III(7,7,32, 
                                                                  (3U 
                                                                   & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                   [
                                                                   (3U 
                                                                    & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])]), 5U))))))) 
                       | (__Vtemp_251[(((IData)(3U) 
                                        + (0x7fU & 
                                           VL_SHIFTL_III(7,7,32, 
                                                         (3U 
                                                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                          [
                                                          (3U 
                                                           & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])]), 5U))) 
                                       >> 5U)] >> (0x1fU 
                                                   & ((IData)(3U) 
                                                      + 
                                                      (0x7fU 
                                                       & VL_SHIFTL_III(7,7,32, 
                                                                       (3U 
                                                                        & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                        [
                                                                        (3U 
                                                                         & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])]), 5U))))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.rsp_data[0U] 
        = ((__Vtemp_252[0U] << 2U) | ((2U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U] 
                                             >> 1U)) 
                                      | (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                               [(3U 
                                                 & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                               >> 0xcU))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.rsp_data[1U] 
        = ((__Vtemp_252[0U] >> 0x1eU) | (__Vtemp_250[0U] 
                                         << 2U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.rsp_data[2U] 
        = ((__Vtemp_250[0U] >> 0x1eU) | (__Vtemp_250[1U] 
                                         << 2U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.rsp_data[3U] 
        = ((__Vtemp_250[1U] >> 0x1eU) | (__Vtemp_250[2U] 
                                         << 2U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.rsp_data[4U] 
        = ((0x3cU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                     [(3U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                     >> 6U)) | (__Vtemp_250[2U] >> 0x1eU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in 
        = (((QData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bank_rsp_valid)) 
            << 0x24U) | (((QData)((IData)((3U & (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                         >> 0x31U))))) 
                          << 0x22U) | (((QData)((IData)(
                                                        (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__prev_write) 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__prev_waddr) 
                                                             == 
                                                             (0x3ffU 
                                                              & (IData)(
                                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                         >> 0x26U)))))
                                                          ? vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__prev_data
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3ffU 
                                                          & (IData)(
                                                                    (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                     >> 0x26U)))]))) 
                                        << 2U) | (QData)((IData)(
                                                                 (3U 
                                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r)))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in 
        = (((QData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bank_rsp_valid)) 
            << 0x24U) | (((QData)((IData)((3U & (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                         >> 0x31U))))) 
                          << 0x22U) | (((QData)((IData)(
                                                        (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__prev_write) 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__prev_waddr) 
                                                             == 
                                                             (0x3ffU 
                                                              & (IData)(
                                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                         >> 0x26U)))))
                                                          ? vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__prev_data
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3ffU 
                                                          & (IData)(
                                                                    (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                     >> 0x26U)))]))) 
                                        << 2U) | (QData)((IData)(
                                                                 (3U 
                                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r)))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in 
        = (((QData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bank_rsp_valid)) 
            << 0x24U) | (((QData)((IData)((3U & (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                         >> 0x31U))))) 
                          << 0x22U) | (((QData)((IData)(
                                                        (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__prev_write) 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__prev_waddr) 
                                                             == 
                                                             (0x3ffU 
                                                              & (IData)(
                                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                         >> 0x26U)))))
                                                          ? vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__prev_data
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3ffU 
                                                          & (IData)(
                                                                    (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                     >> 0x26U)))]))) 
                                        << 2U) | (QData)((IData)(
                                                                 (3U 
                                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r)))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in 
        = (((QData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bank_rsp_valid)) 
            << 0x24U) | (((QData)((IData)((3U & (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                         >> 0x31U))))) 
                          << 0x22U) | (((QData)((IData)(
                                                        (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__prev_write) 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__prev_waddr) 
                                                             == 
                                                             (0x3ffU 
                                                              & (IData)(
                                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                         >> 0x26U)))))
                                                          ? vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__prev_data
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3ffU 
                                                          & (IData)(
                                                                    (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                     >> 0x26U)))]))) 
                                        << 2U) | (QData)((IData)(
                                                                 (3U 
                                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r)))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__0__KET____DOT__counter__DOT__genblk3__DOT__used_n 
        = (0xfffU & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__0__KET____DOT__counter__DOT__genblk3__DOT__used_r) 
                     + VL_EXTENDS_II(12,2, (3U & ((1U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__per_warp_incr)) 
                                                  - 
                                                  (1U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value)))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__1__KET____DOT__counter__DOT__genblk3__DOT__used_n 
        = (0xfffU & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__1__KET____DOT__counter__DOT__genblk3__DOT__used_r) 
                     + VL_EXTENDS_II(12,2, (3U & ((1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__per_warp_incr) 
                                                      >> 1U)) 
                                                  - 
                                                  (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value) 
                                                      >> 1U)))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__2__KET____DOT__counter__DOT__genblk3__DOT__used_n 
        = (0xfffU & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__2__KET____DOT__counter__DOT__genblk3__DOT__used_r) 
                     + VL_EXTENDS_II(12,2, (3U & ((1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__per_warp_incr) 
                                                      >> 2U)) 
                                                  - 
                                                  (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value) 
                                                      >> 2U)))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__3__KET____DOT__counter__DOT__genblk3__DOT__used_n 
        = (0xfffU & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__3__KET____DOT__counter__DOT__genblk3__DOT__used_r) 
                     + VL_EXTENDS_II(12,2, (3U & ((1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__per_warp_incr) 
                                                      >> 3U)) 
                                                  - 
                                                  (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value) 
                                                      >> 3U)))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual 
        = ((0U != (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel))
            ? (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel)
            : (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_arb__valid_in));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual 
        = ((0U != (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel))
            ? (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel)
            : (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in));
    __Vtemp_254[0U] = (IData)((((QData)((IData)((0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 7U))))
                                                     ? 
                                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                      << 7U) 
                                                     | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                        >> 0x19U))
                                                     : 
                                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                      [
                                                      (0x3fU 
                                                       & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                          >> 1U))][1U] 
                                                      << 8U) 
                                                     | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                        [
                                                        (0x3fU 
                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                            >> 1U))][1U] 
                                                        >> 0x18U)))))) 
                                << 0x38U) | (((QData)((IData)(
                                                              (0xffU 
                                                               & ((1U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                      | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 6U))))
                                                                   ? 
                                                                  ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                    << 0xfU) 
                                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                      >> 0x11U))
                                                                   : 
                                                                  ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                    [
                                                                    (0x3fU 
                                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                        >> 1U))][1U] 
                                                                    << 0x10U) 
                                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                      [
                                                                      (0x3fU 
                                                                       & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                          >> 1U))][1U] 
                                                                      >> 0x10U)))))) 
                                              << 0x30U) 
                                             | (((QData)((IData)(
                                                                 (0xffU 
                                                                  & ((1U 
                                                                      & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                         | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 5U))))
                                                                      ? 
                                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                       << 0x17U) 
                                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                         >> 9U))
                                                                      : 
                                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                       [
                                                                       (0x3fU 
                                                                        & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                           >> 1U))][1U] 
                                                                       << 0x18U) 
                                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                         [
                                                                         (0x3fU 
                                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                             >> 1U))][1U] 
                                                                         >> 8U)))))) 
                                                 << 0x28U) 
                                                | (((QData)((IData)(
                                                                    (0xffU 
                                                                     & ((1U 
                                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                            | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 4U))))
                                                                         ? 
                                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                          << 0x1fU) 
                                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                            >> 1U))
                                                                         : 
                                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                        [
                                                                        (0x3fU 
                                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                            >> 1U))][1U])))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     ((((1U 
                                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                            | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 3U))))
                                                                         ? 
                                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                          << 7U) 
                                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                            >> 0x19U))
                                                                         : 
                                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                          [
                                                                          (0x3fU 
                                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                              >> 1U))][0U] 
                                                                          << 8U) 
                                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                            [
                                                                            (0x3fU 
                                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                            >> 0x18U))) 
                                                                       << 0x18U) 
                                                                      | ((0xff0000U 
                                                                          & (((1U 
                                                                               & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 2U))))
                                                                               ? 
                                                                              ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0xfU) 
                                                                               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 0x11U))
                                                                               : 
                                                                              ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x10U) 
                                                                               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 0x10U))) 
                                                                             << 0x10U)) 
                                                                         | ((0xff00U 
                                                                             & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 1U))))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0x17U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 9U))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                            | (0xffU 
                                                                               & ((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r)))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 1U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U]))))))))))));
    __Vtemp_254[1U] = (IData)(((((QData)((IData)((0xffU 
                                                  & ((1U 
                                                      & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                         | (IData)(
                                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                    >> 7U))))
                                                      ? 
                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                       << 7U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                         >> 0x19U))
                                                      : 
                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                       [
                                                       (0x3fU 
                                                        & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                           >> 1U))][1U] 
                                                       << 8U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][1U] 
                                                         >> 0x18U)))))) 
                                 << 0x38U) | (((QData)((IData)(
                                                               (0xffU 
                                                                & ((1U 
                                                                    & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                       | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 6U))))
                                                                    ? 
                                                                   ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                     << 0xfU) 
                                                                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                       >> 0x11U))
                                                                    : 
                                                                   ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                     [
                                                                     (0x3fU 
                                                                      & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                         >> 1U))][1U] 
                                                                     << 0x10U) 
                                                                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                       [
                                                                       (0x3fU 
                                                                        & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                           >> 1U))][1U] 
                                                                       >> 0x10U)))))) 
                                               << 0x30U) 
                                              | (((QData)((IData)(
                                                                  (0xffU 
                                                                   & ((1U 
                                                                       & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                          | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 5U))))
                                                                       ? 
                                                                      ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                        << 0x17U) 
                                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                          >> 9U))
                                                                       : 
                                                                      ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                        [
                                                                        (0x3fU 
                                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                            >> 1U))][1U] 
                                                                        << 0x18U) 
                                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                          [
                                                                          (0x3fU 
                                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                              >> 1U))][1U] 
                                                                          >> 8U)))))) 
                                                  << 0x28U) 
                                                 | (((QData)((IData)(
                                                                     (0xffU 
                                                                      & ((1U 
                                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                             | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 4U))))
                                                                          ? 
                                                                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                           << 0x1fU) 
                                                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                             >> 1U))
                                                                          : 
                                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                         [
                                                                         (0x3fU 
                                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                             >> 1U))][1U])))) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      ((((1U 
                                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                             | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 3U))))
                                                                          ? 
                                                                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                           << 7U) 
                                                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                             >> 0x19U))
                                                                          : 
                                                                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                           [
                                                                           (0x3fU 
                                                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                               >> 1U))][0U] 
                                                                           << 8U) 
                                                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                             [
                                                                             (0x3fU 
                                                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                             >> 0x18U))) 
                                                                        << 0x18U) 
                                                                       | ((0xff0000U 
                                                                           & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 2U))))
                                                                                ? 
                                                                               ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0xfU) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 0x11U))
                                                                                : 
                                                                               ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 0x10U))) 
                                                                              << 0x10U)) 
                                                                          | ((0xff00U 
                                                                              & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 1U))))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0x17U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 9U))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                             | (0xffU 
                                                                                & ((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r)))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 1U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U]))))))))))) 
                               >> 0x20U));
    __Vtemp_255[2U] = ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                           | (IData)(
                                                     (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                      >> 9U))))
                                     ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                         << 0x17U) 
                                        | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                           >> 9U)) : 
                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                      [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][2U] 
                                      << 0x18U) | (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       >> 1U))][2U] 
                                                   >> 8U))) 
                                   << 8U)) | (0xffU 
                                              & ((1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                     | (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                >> 8U))))
                                                  ? 
                                                 ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                   << 0x1fU) 
                                                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                     >> 1U))
                                                  : 
                                                 vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                      >> 1U))][2U])));
    __Vtemp_257[2U] = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                           >> 0xbU))))
                          ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                              << 7U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                        >> 0x19U)) : 
                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                           [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                      >> 1U))][2U] 
                           << 8U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                     [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][2U] 
                                     >> 0x18U))) << 0x18U) 
                       | ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                | (IData)(
                                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                           >> 0xaU))))
                                          ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                              << 0xfU) 
                                             | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                >> 0x11U))
                                          : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][2U] 
                                              << 0x10U) 
                                             | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                     >> 1U))][2U] 
                                                >> 0x10U))) 
                                        << 0x10U)) 
                          | __Vtemp_255[2U]));
    __Vtemp_259[3U] = ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                           | (IData)(
                                                     (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                      >> 0xdU))))
                                     ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                         << 0x17U) 
                                        | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                           >> 9U)) : 
                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                      [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][3U] 
                                      << 0x18U) | (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       >> 1U))][3U] 
                                                   >> 8U))) 
                                   << 8U)) | (0xffU 
                                              & ((1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                     | (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                >> 0xcU))))
                                                  ? 
                                                 ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                   << 0x1fU) 
                                                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                     >> 1U))
                                                  : 
                                                 vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                      >> 1U))][3U])));
    __Vtemp_261[3U] = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                           >> 0xfU))))
                          ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                              << 7U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                        >> 0x19U)) : 
                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                           [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                      >> 1U))][3U] 
                           << 8U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                     [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][3U] 
                                     >> 0x18U))) << 0x18U) 
                       | ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                | (IData)(
                                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                           >> 0xeU))))
                                          ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                              << 0xfU) 
                                             | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                >> 0x11U))
                                          : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][3U] 
                                              << 0x10U) 
                                             | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                     >> 1U))][3U] 
                                                >> 0x10U))) 
                                        << 0x10U)) 
                          | __Vtemp_259[3U]));
    __Vtemp_264[4U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x12U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_2[0U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_2[0U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][4U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][4U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x11U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_2[0U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_2[0U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][4U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][4U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x10U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_2[0U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][4U]))));
    __Vtemp_268[5U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x16U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_2[1U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_2[1U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][5U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][5U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x15U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_2[1U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_2[1U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][5U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][5U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x14U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_2[1U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][5U]))));
    __Vtemp_272[6U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x1aU))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_2[2U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_2[2U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][6U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][6U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x19U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_2[2U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_2[2U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][6U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][6U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x18U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_2[2U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][6U]))));
    __Vtemp_276[7U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x1eU))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_2[3U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_2[3U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][7U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][7U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x1dU))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_2[3U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_2[3U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][7U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][7U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x1cU))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_2[3U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][7U]))));
    __Vtemp_280[8U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x22U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_1[0U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_1[0U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][8U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][8U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x21U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_1[0U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_1[0U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][8U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][8U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x20U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_1[0U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][8U]))));
    __Vtemp_284[9U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x26U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_1[1U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_1[1U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][9U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][9U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x25U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_1[1U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_1[1U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][9U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][9U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x24U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_1[1U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][9U]))));
    __Vtemp_288[0xaU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x2aU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_1[2U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_1[2U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xaU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xaU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x29U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_1[2U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_1[2U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xaU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xaU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x28U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_1[2U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xaU]))));
    __Vtemp_292[0xbU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x2eU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_1[3U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_1[3U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xbU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xbU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x2dU))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_1[3U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_1[3U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xbU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xbU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x2cU))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_1[3U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xbU]))));
    __Vtemp_296[0xcU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x32U))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_0[0U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_0[0U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xcU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xcU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x31U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_0[0U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_0[0U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xcU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xcU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x30U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_0[0U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xcU]))));
    __Vtemp_300[0xdU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x36U))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_0[1U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_0[1U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xdU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xdU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x35U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_0[1U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_0[1U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xdU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xdU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x34U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_0[1U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xdU]))));
    __Vtemp_304[0xeU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x3aU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_0[2U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_0[2U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xeU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xeU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x39U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_0[2U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_0[2U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xeU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xeU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x38U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_0[2U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xeU]))));
    __Vtemp_308[0xfU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x3eU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_0[3U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_0[3U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xfU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xfU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x3dU))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_0[3U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_0[3U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xfU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xfU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x3cU))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_0[3U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xfU]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = __Vtemp_254[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = __Vtemp_254[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = __Vtemp_257[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = __Vtemp_261[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x13U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_2[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_2[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][4U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][4U] >> 0x18U))) 
            << 0x18U) | __Vtemp_264[4U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x17U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_2[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_2[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][5U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][5U] >> 0x18U))) 
            << 0x18U) | __Vtemp_268[5U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x1bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_2[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_2[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][6U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][6U] >> 0x18U))) 
            << 0x18U) | __Vtemp_272[6U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x1fU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_2[3U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_2[3U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][7U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][7U] >> 0x18U))) 
            << 0x18U) | __Vtemp_276[7U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x23U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_1[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_1[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][8U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][8U] >> 0x18U))) 
            << 0x18U) | __Vtemp_280[8U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x27U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_1[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_1[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][9U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][9U] >> 0x18U))) 
            << 0x18U) | __Vtemp_284[9U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x2bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_1[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_1[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xaU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xaU] >> 0x18U))) 
            << 0x18U) | __Vtemp_288[0xaU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x2fU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_1[3U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_1[3U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xbU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xbU] >> 0x18U))) 
            << 0x18U) | __Vtemp_292[0xbU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x33U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_0[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_0[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xcU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xcU] >> 0x18U))) 
            << 0x18U) | __Vtemp_296[0xcU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x37U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_0[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_0[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xdU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xdU] >> 0x18U))) 
            << 0x18U) | __Vtemp_300[0xdU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x3bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_0[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_0[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xeU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xeU] >> 0x18U))) 
            << 0x18U) | __Vtemp_304[0xeU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = (((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
              | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                 >> 0x3fU)) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_0[3U] 
                                << 8U) | (vlSelf->__VdfgRegularize_hd87f99a1_43_0[3U] 
                                          >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xfU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xfU] >> 0x18U))) 
            << 0x18U) | __Vtemp_308[0xfU]);
    __Vtemp_309[0U] = (IData)((((QData)((IData)((0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 7U))))
                                                     ? 
                                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                      << 7U) 
                                                     | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                        >> 0x19U))
                                                     : 
                                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                      [
                                                      (0x3fU 
                                                       & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                          >> 1U))][1U] 
                                                      << 8U) 
                                                     | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                        [
                                                        (0x3fU 
                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                            >> 1U))][1U] 
                                                        >> 0x18U)))))) 
                                << 0x38U) | (((QData)((IData)(
                                                              (0xffU 
                                                               & ((1U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                      | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 6U))))
                                                                   ? 
                                                                  ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                    << 0xfU) 
                                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                      >> 0x11U))
                                                                   : 
                                                                  ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                    [
                                                                    (0x3fU 
                                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                        >> 1U))][1U] 
                                                                    << 0x10U) 
                                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                      [
                                                                      (0x3fU 
                                                                       & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                          >> 1U))][1U] 
                                                                      >> 0x10U)))))) 
                                              << 0x30U) 
                                             | (((QData)((IData)(
                                                                 (0xffU 
                                                                  & ((1U 
                                                                      & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                         | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 5U))))
                                                                      ? 
                                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                       << 0x17U) 
                                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                         >> 9U))
                                                                      : 
                                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                       [
                                                                       (0x3fU 
                                                                        & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                           >> 1U))][1U] 
                                                                       << 0x18U) 
                                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                         [
                                                                         (0x3fU 
                                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                             >> 1U))][1U] 
                                                                         >> 8U)))))) 
                                                 << 0x28U) 
                                                | (((QData)((IData)(
                                                                    (0xffU 
                                                                     & ((1U 
                                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                            | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 4U))))
                                                                         ? 
                                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                          << 0x1fU) 
                                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                            >> 1U))
                                                                         : 
                                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                        [
                                                                        (0x3fU 
                                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                            >> 1U))][1U])))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     ((((1U 
                                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                            | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 3U))))
                                                                         ? 
                                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                          << 7U) 
                                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                            >> 0x19U))
                                                                         : 
                                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                          [
                                                                          (0x3fU 
                                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                              >> 1U))][0U] 
                                                                          << 8U) 
                                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                            [
                                                                            (0x3fU 
                                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                            >> 0x18U))) 
                                                                       << 0x18U) 
                                                                      | ((0xff0000U 
                                                                          & (((1U 
                                                                               & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 2U))))
                                                                               ? 
                                                                              ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0xfU) 
                                                                               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 0x11U))
                                                                               : 
                                                                              ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x10U) 
                                                                               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 0x10U))) 
                                                                             << 0x10U)) 
                                                                         | ((0xff00U 
                                                                             & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 1U))))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0x17U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 9U))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                            | (0xffU 
                                                                               & ((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r)))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 1U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U]))))))))))));
    __Vtemp_309[1U] = (IData)(((((QData)((IData)((0xffU 
                                                  & ((1U 
                                                      & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                         | (IData)(
                                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                    >> 7U))))
                                                      ? 
                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                       << 7U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                         >> 0x19U))
                                                      : 
                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                       [
                                                       (0x3fU 
                                                        & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                           >> 1U))][1U] 
                                                       << 8U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][1U] 
                                                         >> 0x18U)))))) 
                                 << 0x38U) | (((QData)((IData)(
                                                               (0xffU 
                                                                & ((1U 
                                                                    & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                       | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 6U))))
                                                                    ? 
                                                                   ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                     << 0xfU) 
                                                                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                       >> 0x11U))
                                                                    : 
                                                                   ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                     [
                                                                     (0x3fU 
                                                                      & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                         >> 1U))][1U] 
                                                                     << 0x10U) 
                                                                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                       [
                                                                       (0x3fU 
                                                                        & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                           >> 1U))][1U] 
                                                                       >> 0x10U)))))) 
                                               << 0x30U) 
                                              | (((QData)((IData)(
                                                                  (0xffU 
                                                                   & ((1U 
                                                                       & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                          | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 5U))))
                                                                       ? 
                                                                      ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                        << 0x17U) 
                                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                          >> 9U))
                                                                       : 
                                                                      ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                        [
                                                                        (0x3fU 
                                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                            >> 1U))][1U] 
                                                                        << 0x18U) 
                                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                          [
                                                                          (0x3fU 
                                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                              >> 1U))][1U] 
                                                                          >> 8U)))))) 
                                                  << 0x28U) 
                                                 | (((QData)((IData)(
                                                                     (0xffU 
                                                                      & ((1U 
                                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                             | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 4U))))
                                                                          ? 
                                                                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                           << 0x1fU) 
                                                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                             >> 1U))
                                                                          : 
                                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                         [
                                                                         (0x3fU 
                                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                             >> 1U))][1U])))) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      ((((1U 
                                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                             | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 3U))))
                                                                          ? 
                                                                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                           << 7U) 
                                                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                             >> 0x19U))
                                                                          : 
                                                                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                           [
                                                                           (0x3fU 
                                                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                               >> 1U))][0U] 
                                                                           << 8U) 
                                                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                             [
                                                                             (0x3fU 
                                                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                             >> 0x18U))) 
                                                                        << 0x18U) 
                                                                       | ((0xff0000U 
                                                                           & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 2U))))
                                                                                ? 
                                                                               ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0xfU) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 0x11U))
                                                                                : 
                                                                               ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 0x10U))) 
                                                                              << 0x10U)) 
                                                                          | ((0xff00U 
                                                                              & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 1U))))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0x17U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 9U))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                             | (0xffU 
                                                                                & ((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r)))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 1U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U]))))))))))) 
                               >> 0x20U));
    __Vtemp_310[2U] = ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                           | (IData)(
                                                     (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                      >> 9U))))
                                     ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                         << 0x17U) 
                                        | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                           >> 9U)) : 
                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                      [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][2U] 
                                      << 0x18U) | (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       >> 1U))][2U] 
                                                   >> 8U))) 
                                   << 8U)) | (0xffU 
                                              & ((1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                     | (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                >> 8U))))
                                                  ? 
                                                 ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                   << 0x1fU) 
                                                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                     >> 1U))
                                                  : 
                                                 vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                      >> 1U))][2U])));
    __Vtemp_312[2U] = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                           >> 0xbU))))
                          ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                              << 7U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                        >> 0x19U)) : 
                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                           [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                      >> 1U))][2U] 
                           << 8U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                     [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][2U] 
                                     >> 0x18U))) << 0x18U) 
                       | ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                | (IData)(
                                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                           >> 0xaU))))
                                          ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                              << 0xfU) 
                                             | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                >> 0x11U))
                                          : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][2U] 
                                              << 0x10U) 
                                             | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                     >> 1U))][2U] 
                                                >> 0x10U))) 
                                        << 0x10U)) 
                          | __Vtemp_310[2U]));
    __Vtemp_314[3U] = ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                           | (IData)(
                                                     (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                      >> 0xdU))))
                                     ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                         << 0x17U) 
                                        | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                           >> 9U)) : 
                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                      [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][3U] 
                                      << 0x18U) | (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       >> 1U))][3U] 
                                                   >> 8U))) 
                                   << 8U)) | (0xffU 
                                              & ((1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                     | (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                >> 0xcU))))
                                                  ? 
                                                 ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                   << 0x1fU) 
                                                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                     >> 1U))
                                                  : 
                                                 vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                      >> 1U))][3U])));
    __Vtemp_316[3U] = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                           >> 0xfU))))
                          ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                              << 7U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                        >> 0x19U)) : 
                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                           [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                      >> 1U))][3U] 
                           << 8U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                     [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][3U] 
                                     >> 0x18U))) << 0x18U) 
                       | ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                | (IData)(
                                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                           >> 0xeU))))
                                          ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                              << 0xfU) 
                                             | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                >> 0x11U))
                                          : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][3U] 
                                              << 0x10U) 
                                             | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                     >> 1U))][3U] 
                                                >> 0x10U))) 
                                        << 0x10U)) 
                          | __Vtemp_314[3U]));
    __Vtemp_319[4U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x12U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_22[0U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_22[0U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][4U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][4U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x11U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_22[0U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_22[0U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][4U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][4U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x10U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_22[0U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][4U]))));
    __Vtemp_323[5U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x16U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_22[1U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_22[1U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][5U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][5U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x15U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_22[1U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_22[1U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][5U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][5U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x14U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_22[1U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][5U]))));
    __Vtemp_327[6U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x1aU))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_22[2U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_22[2U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][6U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][6U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x19U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_22[2U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_22[2U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][6U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][6U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x18U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_22[2U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][6U]))));
    __Vtemp_331[7U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x1eU))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_22[3U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_22[3U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][7U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][7U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x1dU))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_22[3U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_22[3U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][7U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][7U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x1cU))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_22[3U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][7U]))));
    __Vtemp_335[8U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x22U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_21[0U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_21[0U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][8U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][8U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x21U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_21[0U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_21[0U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][8U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][8U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x20U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_21[0U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][8U]))));
    __Vtemp_339[9U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x26U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_21[1U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_21[1U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][9U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][9U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x25U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_21[1U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_21[1U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][9U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][9U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x24U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_21[1U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][9U]))));
    __Vtemp_343[0xaU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x2aU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_21[2U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_21[2U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xaU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xaU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x29U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_21[2U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_21[2U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xaU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xaU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x28U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_21[2U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xaU]))));
    __Vtemp_347[0xbU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x2eU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_21[3U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_21[3U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xbU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xbU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x2dU))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_21[3U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_21[3U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xbU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xbU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x2cU))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_21[3U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xbU]))));
    __Vtemp_351[0xcU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x32U))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_20[0U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_20[0U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xcU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xcU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x31U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_20[0U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_20[0U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xcU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xcU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x30U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_20[0U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xcU]))));
    __Vtemp_355[0xdU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x36U))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_20[1U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_20[1U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xdU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xdU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x35U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_20[1U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_20[1U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xdU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xdU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x34U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_20[1U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xdU]))));
    __Vtemp_359[0xeU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x3aU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_20[2U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_20[2U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xeU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xeU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x39U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_20[2U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_20[2U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xeU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xeU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x38U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_20[2U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xeU]))));
    __Vtemp_363[0xfU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x3eU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_20[3U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_20[3U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xfU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xfU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x3dU))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_20[3U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_20[3U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xfU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xfU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x3cU))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_20[3U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xfU]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = __Vtemp_309[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = __Vtemp_309[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = __Vtemp_312[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = __Vtemp_316[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x13U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_22[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_22[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][4U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][4U] >> 0x18U))) 
            << 0x18U) | __Vtemp_319[4U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x17U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_22[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_22[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][5U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][5U] >> 0x18U))) 
            << 0x18U) | __Vtemp_323[5U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x1bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_22[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_22[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][6U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][6U] >> 0x18U))) 
            << 0x18U) | __Vtemp_327[6U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x1fU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_22[3U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_22[3U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][7U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][7U] >> 0x18U))) 
            << 0x18U) | __Vtemp_331[7U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x23U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_21[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_21[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][8U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][8U] >> 0x18U))) 
            << 0x18U) | __Vtemp_335[8U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x27U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_21[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_21[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][9U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][9U] >> 0x18U))) 
            << 0x18U) | __Vtemp_339[9U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x2bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_21[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_21[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xaU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xaU] >> 0x18U))) 
            << 0x18U) | __Vtemp_343[0xaU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x2fU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_21[3U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_21[3U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xbU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xbU] >> 0x18U))) 
            << 0x18U) | __Vtemp_347[0xbU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x33U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_20[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_20[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xcU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xcU] >> 0x18U))) 
            << 0x18U) | __Vtemp_351[0xcU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x37U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_20[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_20[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xdU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xdU] >> 0x18U))) 
            << 0x18U) | __Vtemp_355[0xdU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x3bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_20[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_20[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xeU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xeU] >> 0x18U))) 
            << 0x18U) | __Vtemp_359[0xeU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = (((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
              | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                 >> 0x3fU)) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_20[3U] 
                                << 8U) | (vlSelf->__VdfgRegularize_hd87f99a1_43_20[3U] 
                                          >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xfU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xfU] >> 0x18U))) 
            << 0x18U) | __Vtemp_363[0xfU]);
    __Vtemp_364[0U] = (IData)((((QData)((IData)((0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 7U))))
                                                     ? 
                                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                      << 7U) 
                                                     | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                        >> 0x19U))
                                                     : 
                                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                      [
                                                      (0x3fU 
                                                       & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                          >> 1U))][1U] 
                                                      << 8U) 
                                                     | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                        [
                                                        (0x3fU 
                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                            >> 1U))][1U] 
                                                        >> 0x18U)))))) 
                                << 0x38U) | (((QData)((IData)(
                                                              (0xffU 
                                                               & ((1U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                      | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 6U))))
                                                                   ? 
                                                                  ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                    << 0xfU) 
                                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                      >> 0x11U))
                                                                   : 
                                                                  ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                    [
                                                                    (0x3fU 
                                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                        >> 1U))][1U] 
                                                                    << 0x10U) 
                                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                      [
                                                                      (0x3fU 
                                                                       & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                          >> 1U))][1U] 
                                                                      >> 0x10U)))))) 
                                              << 0x30U) 
                                             | (((QData)((IData)(
                                                                 (0xffU 
                                                                  & ((1U 
                                                                      & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                         | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 5U))))
                                                                      ? 
                                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                       << 0x17U) 
                                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                         >> 9U))
                                                                      : 
                                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                       [
                                                                       (0x3fU 
                                                                        & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                           >> 1U))][1U] 
                                                                       << 0x18U) 
                                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                         [
                                                                         (0x3fU 
                                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                             >> 1U))][1U] 
                                                                         >> 8U)))))) 
                                                 << 0x28U) 
                                                | (((QData)((IData)(
                                                                    (0xffU 
                                                                     & ((1U 
                                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                            | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 4U))))
                                                                         ? 
                                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                          << 0x1fU) 
                                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                            >> 1U))
                                                                         : 
                                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                        [
                                                                        (0x3fU 
                                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                            >> 1U))][1U])))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     ((((1U 
                                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                            | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 3U))))
                                                                         ? 
                                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                          << 7U) 
                                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                            >> 0x19U))
                                                                         : 
                                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                          [
                                                                          (0x3fU 
                                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                              >> 1U))][0U] 
                                                                          << 8U) 
                                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                            [
                                                                            (0x3fU 
                                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                            >> 0x18U))) 
                                                                       << 0x18U) 
                                                                      | ((0xff0000U 
                                                                          & (((1U 
                                                                               & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 2U))))
                                                                               ? 
                                                                              ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0xfU) 
                                                                               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 0x11U))
                                                                               : 
                                                                              ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x10U) 
                                                                               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 0x10U))) 
                                                                             << 0x10U)) 
                                                                         | ((0xff00U 
                                                                             & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 1U))))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0x17U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 9U))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                            | (0xffU 
                                                                               & ((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r)))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 1U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U]))))))))))));
    __Vtemp_364[1U] = (IData)(((((QData)((IData)((0xffU 
                                                  & ((1U 
                                                      & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                         | (IData)(
                                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                    >> 7U))))
                                                      ? 
                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                       << 7U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                         >> 0x19U))
                                                      : 
                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                       [
                                                       (0x3fU 
                                                        & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                           >> 1U))][1U] 
                                                       << 8U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][1U] 
                                                         >> 0x18U)))))) 
                                 << 0x38U) | (((QData)((IData)(
                                                               (0xffU 
                                                                & ((1U 
                                                                    & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                       | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 6U))))
                                                                    ? 
                                                                   ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                     << 0xfU) 
                                                                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                       >> 0x11U))
                                                                    : 
                                                                   ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                     [
                                                                     (0x3fU 
                                                                      & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                         >> 1U))][1U] 
                                                                     << 0x10U) 
                                                                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                       [
                                                                       (0x3fU 
                                                                        & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                           >> 1U))][1U] 
                                                                       >> 0x10U)))))) 
                                               << 0x30U) 
                                              | (((QData)((IData)(
                                                                  (0xffU 
                                                                   & ((1U 
                                                                       & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                          | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 5U))))
                                                                       ? 
                                                                      ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                        << 0x17U) 
                                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                          >> 9U))
                                                                       : 
                                                                      ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                        [
                                                                        (0x3fU 
                                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                            >> 1U))][1U] 
                                                                        << 0x18U) 
                                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                          [
                                                                          (0x3fU 
                                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                              >> 1U))][1U] 
                                                                          >> 8U)))))) 
                                                  << 0x28U) 
                                                 | (((QData)((IData)(
                                                                     (0xffU 
                                                                      & ((1U 
                                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                             | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 4U))))
                                                                          ? 
                                                                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                           << 0x1fU) 
                                                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                             >> 1U))
                                                                          : 
                                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                         [
                                                                         (0x3fU 
                                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                             >> 1U))][1U])))) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      ((((1U 
                                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                             | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 3U))))
                                                                          ? 
                                                                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                           << 7U) 
                                                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                             >> 0x19U))
                                                                          : 
                                                                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                           [
                                                                           (0x3fU 
                                                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                               >> 1U))][0U] 
                                                                           << 8U) 
                                                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                             [
                                                                             (0x3fU 
                                                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                             >> 0x18U))) 
                                                                        << 0x18U) 
                                                                       | ((0xff0000U 
                                                                           & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 2U))))
                                                                                ? 
                                                                               ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0xfU) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 0x11U))
                                                                                : 
                                                                               ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 0x10U))) 
                                                                              << 0x10U)) 
                                                                          | ((0xff00U 
                                                                              & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 1U))))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0x17U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 9U))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                             | (0xffU 
                                                                                & ((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r)))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 1U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U]))))))))))) 
                               >> 0x20U));
    __Vtemp_365[2U] = ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                           | (IData)(
                                                     (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                      >> 9U))))
                                     ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                         << 0x17U) 
                                        | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                           >> 9U)) : 
                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                      [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][2U] 
                                      << 0x18U) | (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       >> 1U))][2U] 
                                                   >> 8U))) 
                                   << 8U)) | (0xffU 
                                              & ((1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                     | (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                >> 8U))))
                                                  ? 
                                                 ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                   << 0x1fU) 
                                                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                     >> 1U))
                                                  : 
                                                 vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                      >> 1U))][2U])));
    __Vtemp_367[2U] = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                           >> 0xbU))))
                          ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                              << 7U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                        >> 0x19U)) : 
                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                           [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                      >> 1U))][2U] 
                           << 8U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                     [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][2U] 
                                     >> 0x18U))) << 0x18U) 
                       | ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                | (IData)(
                                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                           >> 0xaU))))
                                          ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                              << 0xfU) 
                                             | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                >> 0x11U))
                                          : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][2U] 
                                              << 0x10U) 
                                             | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                     >> 1U))][2U] 
                                                >> 0x10U))) 
                                        << 0x10U)) 
                          | __Vtemp_365[2U]));
    __Vtemp_369[3U] = ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                           | (IData)(
                                                     (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                      >> 0xdU))))
                                     ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                         << 0x17U) 
                                        | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                           >> 9U)) : 
                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                      [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][3U] 
                                      << 0x18U) | (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       >> 1U))][3U] 
                                                   >> 8U))) 
                                   << 8U)) | (0xffU 
                                              & ((1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                     | (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                >> 0xcU))))
                                                  ? 
                                                 ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                   << 0x1fU) 
                                                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                     >> 1U))
                                                  : 
                                                 vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                      >> 1U))][3U])));
    __Vtemp_371[3U] = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                           >> 0xfU))))
                          ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                              << 7U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                        >> 0x19U)) : 
                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                           [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                      >> 1U))][3U] 
                           << 8U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                     [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][3U] 
                                     >> 0x18U))) << 0x18U) 
                       | ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                | (IData)(
                                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                           >> 0xeU))))
                                          ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                              << 0xfU) 
                                             | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                >> 0x11U))
                                          : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][3U] 
                                              << 0x10U) 
                                             | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                     >> 1U))][3U] 
                                                >> 0x10U))) 
                                        << 0x10U)) 
                          | __Vtemp_369[3U]));
    __Vtemp_374[4U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x12U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_42[0U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_42[0U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][4U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][4U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x11U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_42[0U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_42[0U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][4U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][4U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x10U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_42[0U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][4U]))));
    __Vtemp_378[5U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x16U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_42[1U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_42[1U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][5U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][5U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x15U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_42[1U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_42[1U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][5U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][5U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x14U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_42[1U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][5U]))));
    __Vtemp_382[6U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x1aU))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_42[2U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_42[2U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][6U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][6U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x19U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_42[2U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_42[2U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][6U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][6U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x18U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_42[2U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][6U]))));
    __Vtemp_386[7U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x1eU))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_42[3U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_42[3U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][7U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][7U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x1dU))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_42[3U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_42[3U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][7U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][7U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x1cU))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_42[3U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][7U]))));
    __Vtemp_390[8U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x22U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_41[0U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_41[0U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][8U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][8U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x21U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_41[0U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_41[0U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][8U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][8U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x20U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_41[0U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][8U]))));
    __Vtemp_394[9U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x26U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_41[1U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_41[1U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][9U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][9U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x25U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_41[1U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_41[1U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][9U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][9U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x24U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_41[1U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][9U]))));
    __Vtemp_398[0xaU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x2aU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_41[2U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_41[2U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xaU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xaU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x29U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_41[2U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_41[2U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xaU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xaU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x28U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_41[2U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xaU]))));
    __Vtemp_402[0xbU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x2eU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_41[3U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_41[3U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xbU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xbU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x2dU))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_41[3U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_41[3U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xbU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xbU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x2cU))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_41[3U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xbU]))));
    __Vtemp_406[0xcU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x32U))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_40[0U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_40[0U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xcU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xcU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x31U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_40[0U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_40[0U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xcU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xcU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x30U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_40[0U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xcU]))));
    __Vtemp_410[0xdU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x36U))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_40[1U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_40[1U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xdU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xdU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x35U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_40[1U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_40[1U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xdU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xdU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x34U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_40[1U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xdU]))));
    __Vtemp_414[0xeU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x3aU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_40[2U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_40[2U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xeU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xeU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x39U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_40[2U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_40[2U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xeU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xeU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x38U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_40[2U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xeU]))));
    __Vtemp_418[0xfU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x3eU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_40[3U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_40[3U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xfU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xfU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x3dU))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_40[3U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_40[3U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xfU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xfU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x3cU))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_40[3U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xfU]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = __Vtemp_364[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = __Vtemp_364[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = __Vtemp_367[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = __Vtemp_371[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x13U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_42[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_42[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][4U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][4U] >> 0x18U))) 
            << 0x18U) | __Vtemp_374[4U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x17U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_42[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_42[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][5U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][5U] >> 0x18U))) 
            << 0x18U) | __Vtemp_378[5U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x1bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_42[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_42[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][6U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][6U] >> 0x18U))) 
            << 0x18U) | __Vtemp_382[6U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x1fU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_42[3U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_42[3U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][7U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][7U] >> 0x18U))) 
            << 0x18U) | __Vtemp_386[7U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x23U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_41[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_41[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][8U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][8U] >> 0x18U))) 
            << 0x18U) | __Vtemp_390[8U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x27U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_41[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_41[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][9U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][9U] >> 0x18U))) 
            << 0x18U) | __Vtemp_394[9U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x2bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_41[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_41[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xaU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xaU] >> 0x18U))) 
            << 0x18U) | __Vtemp_398[0xaU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x2fU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_41[3U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_41[3U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xbU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xbU] >> 0x18U))) 
            << 0x18U) | __Vtemp_402[0xbU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x33U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_40[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_40[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xcU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xcU] >> 0x18U))) 
            << 0x18U) | __Vtemp_406[0xcU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x37U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_40[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_40[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xdU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xdU] >> 0x18U))) 
            << 0x18U) | __Vtemp_410[0xdU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x3bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_40[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_40[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xeU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xeU] >> 0x18U))) 
            << 0x18U) | __Vtemp_414[0xeU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = (((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
              | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                 >> 0x3fU)) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_40[3U] 
                                << 8U) | (vlSelf->__VdfgRegularize_hd87f99a1_43_40[3U] 
                                          >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xfU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xfU] >> 0x18U))) 
            << 0x18U) | __Vtemp_418[0xfU]);
    __Vtemp_419[0U] = (IData)((((QData)((IData)((0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 7U))))
                                                     ? 
                                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                      << 7U) 
                                                     | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                        >> 0x19U))
                                                     : 
                                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                      [
                                                      (0x3fU 
                                                       & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                          >> 1U))][1U] 
                                                      << 8U) 
                                                     | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                        [
                                                        (0x3fU 
                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                            >> 1U))][1U] 
                                                        >> 0x18U)))))) 
                                << 0x38U) | (((QData)((IData)(
                                                              (0xffU 
                                                               & ((1U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                      | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 6U))))
                                                                   ? 
                                                                  ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                    << 0xfU) 
                                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                      >> 0x11U))
                                                                   : 
                                                                  ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                    [
                                                                    (0x3fU 
                                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                        >> 1U))][1U] 
                                                                    << 0x10U) 
                                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                      [
                                                                      (0x3fU 
                                                                       & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                          >> 1U))][1U] 
                                                                      >> 0x10U)))))) 
                                              << 0x30U) 
                                             | (((QData)((IData)(
                                                                 (0xffU 
                                                                  & ((1U 
                                                                      & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                         | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 5U))))
                                                                      ? 
                                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                       << 0x17U) 
                                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                         >> 9U))
                                                                      : 
                                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                       [
                                                                       (0x3fU 
                                                                        & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                           >> 1U))][1U] 
                                                                       << 0x18U) 
                                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                         [
                                                                         (0x3fU 
                                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                             >> 1U))][1U] 
                                                                         >> 8U)))))) 
                                                 << 0x28U) 
                                                | (((QData)((IData)(
                                                                    (0xffU 
                                                                     & ((1U 
                                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                            | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 4U))))
                                                                         ? 
                                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                          << 0x1fU) 
                                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                            >> 1U))
                                                                         : 
                                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                        [
                                                                        (0x3fU 
                                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                            >> 1U))][1U])))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     ((((1U 
                                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                            | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 3U))))
                                                                         ? 
                                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                          << 7U) 
                                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                            >> 0x19U))
                                                                         : 
                                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                          [
                                                                          (0x3fU 
                                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                              >> 1U))][0U] 
                                                                          << 8U) 
                                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                            [
                                                                            (0x3fU 
                                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                            >> 0x18U))) 
                                                                       << 0x18U) 
                                                                      | ((0xff0000U 
                                                                          & (((1U 
                                                                               & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 2U))))
                                                                               ? 
                                                                              ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0xfU) 
                                                                               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 0x11U))
                                                                               : 
                                                                              ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x10U) 
                                                                               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 0x10U))) 
                                                                             << 0x10U)) 
                                                                         | ((0xff00U 
                                                                             & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 1U))))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0x17U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 9U))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                            | (0xffU 
                                                                               & ((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r)))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 1U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U]))))))))))));
    __Vtemp_419[1U] = (IData)(((((QData)((IData)((0xffU 
                                                  & ((1U 
                                                      & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                         | (IData)(
                                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                    >> 7U))))
                                                      ? 
                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                       << 7U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                         >> 0x19U))
                                                      : 
                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                       [
                                                       (0x3fU 
                                                        & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                           >> 1U))][1U] 
                                                       << 8U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][1U] 
                                                         >> 0x18U)))))) 
                                 << 0x38U) | (((QData)((IData)(
                                                               (0xffU 
                                                                & ((1U 
                                                                    & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                       | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 6U))))
                                                                    ? 
                                                                   ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                     << 0xfU) 
                                                                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                       >> 0x11U))
                                                                    : 
                                                                   ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                     [
                                                                     (0x3fU 
                                                                      & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                         >> 1U))][1U] 
                                                                     << 0x10U) 
                                                                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                       [
                                                                       (0x3fU 
                                                                        & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                           >> 1U))][1U] 
                                                                       >> 0x10U)))))) 
                                               << 0x30U) 
                                              | (((QData)((IData)(
                                                                  (0xffU 
                                                                   & ((1U 
                                                                       & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                          | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 5U))))
                                                                       ? 
                                                                      ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                        << 0x17U) 
                                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                          >> 9U))
                                                                       : 
                                                                      ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                        [
                                                                        (0x3fU 
                                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                            >> 1U))][1U] 
                                                                        << 0x18U) 
                                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                          [
                                                                          (0x3fU 
                                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                              >> 1U))][1U] 
                                                                          >> 8U)))))) 
                                                  << 0x28U) 
                                                 | (((QData)((IData)(
                                                                     (0xffU 
                                                                      & ((1U 
                                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                             | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 4U))))
                                                                          ? 
                                                                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                           << 0x1fU) 
                                                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                             >> 1U))
                                                                          : 
                                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                         [
                                                                         (0x3fU 
                                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                             >> 1U))][1U])))) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      ((((1U 
                                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                             | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 3U))))
                                                                          ? 
                                                                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                                           << 7U) 
                                                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                             >> 0x19U))
                                                                          : 
                                                                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                           [
                                                                           (0x3fU 
                                                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                               >> 1U))][0U] 
                                                                           << 8U) 
                                                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                             [
                                                                             (0x3fU 
                                                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                             >> 0x18U))) 
                                                                        << 0x18U) 
                                                                       | ((0xff0000U 
                                                                           & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 2U))))
                                                                                ? 
                                                                               ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0xfU) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 0x11U))
                                                                                : 
                                                                               ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 0x10U))) 
                                                                              << 0x10U)) 
                                                                          | ((0xff00U 
                                                                              & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                                >> 1U))))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0x17U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 9U))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                             | (0xffU 
                                                                                & ((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r)))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                                                >> 1U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U]))))))))))) 
                               >> 0x20U));
    __Vtemp_420[2U] = ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                           | (IData)(
                                                     (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                      >> 9U))))
                                     ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                         << 0x17U) 
                                        | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                           >> 9U)) : 
                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                      [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][2U] 
                                      << 0x18U) | (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       >> 1U))][2U] 
                                                   >> 8U))) 
                                   << 8U)) | (0xffU 
                                              & ((1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                     | (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                >> 8U))))
                                                  ? 
                                                 ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                   << 0x1fU) 
                                                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                     >> 1U))
                                                  : 
                                                 vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                      >> 1U))][2U])));
    __Vtemp_422[2U] = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                           >> 0xbU))))
                          ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                              << 7U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                        >> 0x19U)) : 
                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                           [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                      >> 1U))][2U] 
                           << 8U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                     [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][2U] 
                                     >> 0x18U))) << 0x18U) 
                       | ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                | (IData)(
                                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                           >> 0xaU))))
                                          ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                              << 0xfU) 
                                             | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                >> 0x11U))
                                          : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][2U] 
                                              << 0x10U) 
                                             | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                     >> 1U))][2U] 
                                                >> 0x10U))) 
                                        << 0x10U)) 
                          | __Vtemp_420[2U]));
    __Vtemp_424[3U] = ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                           | (IData)(
                                                     (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                      >> 0xdU))))
                                     ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                         << 0x17U) 
                                        | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                           >> 9U)) : 
                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                      [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][3U] 
                                      << 0x18U) | (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       >> 1U))][3U] 
                                                   >> 8U))) 
                                   << 8U)) | (0xffU 
                                              & ((1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                     | (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                >> 0xcU))))
                                                  ? 
                                                 ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                   << 0x1fU) 
                                                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                     >> 1U))
                                                  : 
                                                 vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                      >> 1U))][3U])));
    __Vtemp_426[3U] = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                           >> 0xfU))))
                          ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                              << 7U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                        >> 0x19U)) : 
                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                           [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                      >> 1U))][3U] 
                           << 8U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                     [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][3U] 
                                     >> 0x18U))) << 0x18U) 
                       | ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                | (IData)(
                                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                           >> 0xeU))))
                                          ? ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                              << 0xfU) 
                                             | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                >> 0x11U))
                                          : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][3U] 
                                              << 0x10U) 
                                             | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                     >> 1U))][3U] 
                                                >> 0x10U))) 
                                        << 0x10U)) 
                          | __Vtemp_424[3U]));
    __Vtemp_429[4U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x12U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_62[0U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_62[0U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][4U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][4U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x11U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_62[0U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_62[0U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][4U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][4U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x10U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_62[0U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][4U]))));
    __Vtemp_433[5U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x16U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_62[1U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_62[1U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][5U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][5U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x15U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_62[1U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_62[1U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][5U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][5U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x14U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_62[1U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][5U]))));
    __Vtemp_437[6U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x1aU))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_62[2U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_62[2U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][6U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][6U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x19U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_62[2U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_62[2U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][6U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][6U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x18U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_62[2U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][6U]))));
    __Vtemp_441[7U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x1eU))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_62[3U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_62[3U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][7U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][7U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x1dU))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_62[3U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_62[3U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][7U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][7U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x1cU))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_62[3U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][7U]))));
    __Vtemp_445[8U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x22U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_61[0U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_61[0U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][8U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][8U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x21U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_61[0U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_61[0U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][8U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][8U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x20U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_61[0U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][8U]))));
    __Vtemp_449[9U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                        >> 0x26U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_61[1U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_43_61[1U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                >> 1U))][9U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][9U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                       >> 0x25U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_43_61[1U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_43_61[1U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                              >> 1U))][9U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                                >> 1U))][9U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                        >> 0x24U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_43_61[1U]
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                             >> 1U))][9U]))));
    __Vtemp_453[0xaU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x2aU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_61[2U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_61[2U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xaU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xaU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x29U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_61[2U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_61[2U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xaU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xaU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x28U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_61[2U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xaU]))));
    __Vtemp_457[0xbU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x2eU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_61[3U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_61[3U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xbU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xbU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x2dU))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_61[3U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_61[3U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xbU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xbU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x2cU))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_61[3U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xbU]))));
    __Vtemp_461[0xcU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x32U))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_60[0U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_60[0U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xcU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xcU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x31U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_60[0U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_60[0U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xcU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xcU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x30U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_60[0U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xcU]))));
    __Vtemp_465[0xdU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x36U))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_60[1U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_60[1U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xdU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xdU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x35U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_60[1U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_60[1U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xdU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xdU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x34U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_60[1U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xdU]))));
    __Vtemp_469[0xeU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x3aU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_60[2U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_60[2U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xeU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xeU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x39U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_60[2U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_60[2U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xeU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xeU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x38U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_60[2U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xeU]))));
    __Vtemp_473[0xfU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                          >> 0x3eU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_60[3U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_43_60[3U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                  >> 1U))][0xfU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                    >> 1U))][0xfU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                         >> 0x3dU))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_60[3U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_43_60[3U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                 >> 1U))][0xfU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   >> 1U))][0xfU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                                                                   >> 0x3cU))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_43_60[3U]
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        >> 1U))][0xfU]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = __Vtemp_419[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = __Vtemp_419[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = __Vtemp_422[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = __Vtemp_426[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x13U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_62[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_62[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][4U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][4U] >> 0x18U))) 
            << 0x18U) | __Vtemp_429[4U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x17U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_62[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_62[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][5U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][5U] >> 0x18U))) 
            << 0x18U) | __Vtemp_433[5U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x1bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_62[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_62[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][6U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][6U] >> 0x18U))) 
            << 0x18U) | __Vtemp_437[6U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x1fU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_62[3U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_62[3U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][7U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][7U] >> 0x18U))) 
            << 0x18U) | __Vtemp_441[7U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x23U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_61[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_61[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][8U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][8U] >> 0x18U))) 
            << 0x18U) | __Vtemp_445[8U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x27U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_61[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_61[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][9U] << 8U) | 
                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][9U] >> 0x18U))) 
            << 0x18U) | __Vtemp_449[9U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x2bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_61[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_61[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xaU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xaU] >> 0x18U))) 
            << 0x18U) | __Vtemp_453[0xaU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x2fU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_61[3U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_61[3U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xbU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xbU] >> 0x18U))) 
            << 0x18U) | __Vtemp_457[0xbU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x33U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_60[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_60[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xcU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xcU] >> 0x18U))) 
            << 0x18U) | __Vtemp_461[0xcU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x37U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_60[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_60[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xdU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xdU] >> 0x18U))) 
            << 0x18U) | __Vtemp_465[0xdU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                               >> 0x3bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_60[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_43_60[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xeU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xeU] >> 0x18U))) 
            << 0x18U) | __Vtemp_469[0xeU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = (((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
              | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
                 >> 0x3fU)) ? ((vlSelf->__VdfgRegularize_hd87f99a1_43_60[3U] 
                                << 8U) | (vlSelf->__VdfgRegularize_hd87f99a1_43_60[3U] 
                                          >> 0x18U))
              : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             >> 1U))][0xfU] << 8U) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 1U))][0xfU] >> 0x18U))) 
            << 0x18U) | __Vtemp_473[0xfU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__push 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_valid) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellinp__csr_data__write_enable 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_valid) 
           & ((6U == (0xfU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                              >> 0x11U))) | (0U != Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_data)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__push 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r) 
           & ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf_enable)) 
               & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_skip) 
                  | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_ready))) 
              & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__fence_lock))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__per_block_execute_if__BRA__0__KET__.ready 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_ready) 
             | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_skip)) 
            & (~ ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf_enable) 
                  & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r))))) 
           & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__fence_lock)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_valid 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
             & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_skip))) 
            & (~ ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf_enable) 
                  & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r))))) 
           & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__fence_lock)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__flush_unit__DOT__flush_req_mask 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
           & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[1U] 
              >> 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__then_first 
        = ((7U & VL_COUNTONES_I((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__then_tmask_n))) 
           >= (7U & VL_COUNTONES_I((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__else_tmask_n))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__req_masked 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__pointer_reg) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__valid_in));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual 
        = ((0U != (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel))
            ? (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel)
            : (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__per_bank_core_rsp_valid));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__0__KET____DOT__mem_req_byteen_r = 0U;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__1__KET____DOT__mem_req_byteen_r = 0U;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__2__KET____DOT__mem_req_byteen_r = 0U;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__3__KET____DOT__mem_req_byteen_r = 0U;
    if ((0U == (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                      >> 0x11U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__0__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__0__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (3U & (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__1__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__1__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                                                >> 2U)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__2__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__2__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                                                >> 4U)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__3__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__3__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                                                >> 6U)))));
    } else if ((1U == (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                             >> 0x11U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__0__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__0__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (2U & (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__0__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__0__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (1U | (2U 
                                                & (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__1__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__1__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (2U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                                                >> 2U)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__1__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__1__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (1U | (2U 
                                                & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                                                   >> 2U))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__2__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__2__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (2U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                                                >> 4U)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__2__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__2__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (1U | (2U 
                                                & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                                                   >> 4U))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__3__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__3__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (2U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                                                >> 6U)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__3__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__3__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (1U | (2U 
                                                & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                                                   >> 6U))))));
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__0__KET____DOT__mem_req_byteen_r = 0xfU;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__1__KET____DOT__mem_req_byteen_r = 0xfU;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__2__KET____DOT__mem_req_byteen_r = 0xfU;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__3__KET____DOT__mem_req_byteen_r = 0xfU;
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_tag 
        = (((QData)((IData)((7U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                   >> 0x18U)))) << 0x35U) 
           | (((QData)((IData)(((0xfffffffeU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                                 << 0xcU) 
                                                | (0xffeU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                                                      >> 0x14U)))) 
                                | (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                         >> 0xbU))))) 
               << 0x15U) | (QData)((IData)(((0x1f8000U 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                << 0xaU)) 
                                            | ((0x7800U 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                                                   >> 6U)) 
                                               | (((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                                                   << 3U) 
                                                  | ((4U 
                                                      & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
                                                     | (3U 
                                                        == 
                                                        (3U 
                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                                                            >> 0x13U)))))))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[0U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
            << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                         >> 3U));
    if ((1U == (3U & (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[0U] 
            = ((0xffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[0U]) 
               | (0xffffff00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                 << 5U)));
    } else if ((2U == (3U & (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[0U] 
            = ((0xffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[0U]) 
               | (0xffff0000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                 << 0xdU)));
    } else if ((3U == (3U & (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[0U] 
            = ((0xffffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[0U]) 
               | (0xff000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                 << 0x15U)));
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[1U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
            << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                         >> 3U));
    if ((1U == (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                      >> 2U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[1U] 
            = ((0xffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[1U]) 
               | (0xffffff00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                                 << 5U)));
    } else if ((2U == (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                             >> 2U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[1U] 
            = ((0xffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[1U]) 
               | (0xffff0000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                                 << 0xdU)));
    } else if ((3U == (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                             >> 2U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[1U] 
            = ((0xffffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[1U]) 
               | (0xff000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                                 << 0x15U)));
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[2U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
            << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                         >> 3U));
    if ((1U == (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                      >> 4U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[2U] 
            = ((0xffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[2U]) 
               | (0xffffff00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                                 << 5U)));
    } else if ((2U == (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                             >> 4U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[2U] 
            = ((0xffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[2U]) 
               | (0xffff0000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                                 << 0xdU)));
    } else if ((3U == (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                             >> 4U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[2U] 
            = ((0xffffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[2U]) 
               | (0xff000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                                 << 0x15U)));
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[3U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
            << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
                         >> 3U));
    if ((1U == (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                      >> 6U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[3U] 
            = ((0xffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[3U]) 
               | (0xffffff00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
                                 << 5U)));
    } else if ((2U == (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                             >> 6U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[3U] 
            = ((0xffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[3U]) 
               | (0xffff0000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
                                 << 0xdU)));
    } else if ((3U == (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                             >> 6U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[3U] 
            = ((0xffffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[3U]) 
               | (0xff000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
                                 << 0x15U)));
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual 
        = ((0U != (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel))
            ? (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel)
            : (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__per_bank_mem_req_valid));
    __Vtemp_474[0U] = (IData)((((QData)((IData)((0xffU 
                                                 & ((0x80U 
                                                     & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                     ? 
                                                    ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                      << 6U) 
                                                     | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                        >> 0x1aU))
                                                     : 
                                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                      << 8U) 
                                                     | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                        >> 0x18U)))))) 
                                << 0x38U) | (((QData)((IData)(
                                                              (0xffU 
                                                               & ((0x40U 
                                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                   ? 
                                                                  ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                    << 0xeU) 
                                                                   | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                      >> 0x12U))
                                                                   : 
                                                                  ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                    << 0x10U) 
                                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                      >> 0x10U)))))) 
                                              << 0x30U) 
                                             | (((QData)((IData)(
                                                                 (0xffU 
                                                                  & ((0x20U 
                                                                      & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                      ? 
                                                                     ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       << 0x16U) 
                                                                      | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                         >> 0xaU))
                                                                      : 
                                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       << 0x18U) 
                                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                         >> 8U)))))) 
                                                 << 0x28U) 
                                                | (((QData)((IData)(
                                                                    (0xffU 
                                                                     & ((0x10U 
                                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 0x1eU) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                            >> 2U))
                                                                         : 
                                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     ((((8U 
                                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 6U) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                            >> 0x1aU))
                                                                         : 
                                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                          << 8U) 
                                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                            >> 0x18U))) 
                                                                       << 0x18U) 
                                                                      | ((0xff0000U 
                                                                          & (((4U 
                                                                               & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                               ? 
                                                                              ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                               | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                               : 
                                                                              ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                             << 0x10U)) 
                                                                         | ((0xff00U 
                                                                             & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                            | (0xffU 
                                                                               & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))));
    __Vtemp_474[1U] = (IData)(((((QData)((IData)((0xffU 
                                                  & ((0x80U 
                                                      & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                      ? 
                                                     ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                       << 6U) 
                                                      | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                         >> 0x1aU))
                                                      : 
                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                       << 8U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                         >> 0x18U)))))) 
                                 << 0x38U) | (((QData)((IData)(
                                                               (0xffU 
                                                                & ((0x40U 
                                                                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                    ? 
                                                                   ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                     << 0xeU) 
                                                                    | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       >> 0x12U))
                                                                    : 
                                                                   ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                     [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                     << 0x10U) 
                                                                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       >> 0x10U)))))) 
                                               << 0x30U) 
                                              | (((QData)((IData)(
                                                                  (0xffU 
                                                                   & ((0x20U 
                                                                       & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                       ? 
                                                                      ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                        << 0x16U) 
                                                                       | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          >> 0xaU))
                                                                       : 
                                                                      ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                        << 0x18U) 
                                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                          >> 8U)))))) 
                                                  << 0x28U) 
                                                 | (((QData)((IData)(
                                                                     (0xffU 
                                                                      & ((0x10U 
                                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 0x1eU) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                             >> 2U))
                                                                          : 
                                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      ((((8U 
                                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 6U) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                             >> 0x1aU))
                                                                          : 
                                                                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                           << 8U) 
                                                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                             >> 0x18U))) 
                                                                        << 0x18U) 
                                                                       | ((0xff0000U 
                                                                           & (((4U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                                ? 
                                                                               ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                                : 
                                                                               ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                              << 0x10U)) 
                                                                          | ((0xff00U 
                                                                              & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                             | (0xffU 
                                                                                & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))) 
                               >> 0x20U));
    __Vtemp_476[2U] = ((0xff0000U & (((0x400U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x200U 
                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x100U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U]))));
    __Vtemp_480[3U] = ((0xff0000U & (((0x4000U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x2000U 
                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x1000U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram_n[0U] 
        = __Vtemp_474[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram_n[1U] 
        = __Vtemp_474[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram_n[2U] 
        = ((((0x800U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_476[2U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram_n[3U] 
        = ((((0x8000U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_480[3U]);
    __Vtemp_481[0U] = (IData)((((QData)((IData)((0xffU 
                                                 & ((0x80U 
                                                     & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                     ? 
                                                    ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                      << 6U) 
                                                     | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                        >> 0x1aU))
                                                     : 
                                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                      << 8U) 
                                                     | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                        >> 0x18U)))))) 
                                << 0x38U) | (((QData)((IData)(
                                                              (0xffU 
                                                               & ((0x40U 
                                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                   ? 
                                                                  ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                    << 0xeU) 
                                                                   | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                      >> 0x12U))
                                                                   : 
                                                                  ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                    << 0x10U) 
                                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                      >> 0x10U)))))) 
                                              << 0x30U) 
                                             | (((QData)((IData)(
                                                                 (0xffU 
                                                                  & ((0x20U 
                                                                      & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                      ? 
                                                                     ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       << 0x16U) 
                                                                      | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                         >> 0xaU))
                                                                      : 
                                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       << 0x18U) 
                                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                         >> 8U)))))) 
                                                 << 0x28U) 
                                                | (((QData)((IData)(
                                                                    (0xffU 
                                                                     & ((0x10U 
                                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 0x1eU) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                            >> 2U))
                                                                         : 
                                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     ((((8U 
                                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 6U) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                            >> 0x1aU))
                                                                         : 
                                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                          << 8U) 
                                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                            >> 0x18U))) 
                                                                       << 0x18U) 
                                                                      | ((0xff0000U 
                                                                          & (((4U 
                                                                               & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                               ? 
                                                                              ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                               | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                               : 
                                                                              ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                             << 0x10U)) 
                                                                         | ((0xff00U 
                                                                             & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                            | (0xffU 
                                                                               & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))));
    __Vtemp_481[1U] = (IData)(((((QData)((IData)((0xffU 
                                                  & ((0x80U 
                                                      & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                      ? 
                                                     ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                       << 6U) 
                                                      | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                         >> 0x1aU))
                                                      : 
                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                       << 8U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                         >> 0x18U)))))) 
                                 << 0x38U) | (((QData)((IData)(
                                                               (0xffU 
                                                                & ((0x40U 
                                                                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                    ? 
                                                                   ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                     << 0xeU) 
                                                                    | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       >> 0x12U))
                                                                    : 
                                                                   ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                     [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                     << 0x10U) 
                                                                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       >> 0x10U)))))) 
                                               << 0x30U) 
                                              | (((QData)((IData)(
                                                                  (0xffU 
                                                                   & ((0x20U 
                                                                       & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                       ? 
                                                                      ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                        << 0x16U) 
                                                                       | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          >> 0xaU))
                                                                       : 
                                                                      ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                        << 0x18U) 
                                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                          >> 8U)))))) 
                                                  << 0x28U) 
                                                 | (((QData)((IData)(
                                                                     (0xffU 
                                                                      & ((0x10U 
                                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 0x1eU) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                             >> 2U))
                                                                          : 
                                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      ((((8U 
                                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 6U) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                             >> 0x1aU))
                                                                          : 
                                                                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                           << 8U) 
                                                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                             >> 0x18U))) 
                                                                        << 0x18U) 
                                                                       | ((0xff0000U 
                                                                           & (((4U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                                ? 
                                                                               ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                                : 
                                                                               ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                              << 0x10U)) 
                                                                          | ((0xff00U 
                                                                              & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                             | (0xffU 
                                                                                & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))) 
                               >> 0x20U));
    __Vtemp_483[2U] = ((0xff0000U & (((0x400U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x200U 
                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x100U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U]))));
    __Vtemp_487[3U] = ((0xff0000U & (((0x4000U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x2000U 
                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x1000U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram_n[0U] 
        = __Vtemp_481[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram_n[1U] 
        = __Vtemp_481[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram_n[2U] 
        = ((((0x800U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_483[2U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram_n[3U] 
        = ((((0x8000U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_487[3U]);
    __Vtemp_488[0U] = (IData)((((QData)((IData)((0xffU 
                                                 & ((0x80U 
                                                     & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                     ? 
                                                    ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                      << 6U) 
                                                     | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                        >> 0x1aU))
                                                     : 
                                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                      << 8U) 
                                                     | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                        >> 0x18U)))))) 
                                << 0x38U) | (((QData)((IData)(
                                                              (0xffU 
                                                               & ((0x40U 
                                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                   ? 
                                                                  ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                    << 0xeU) 
                                                                   | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                      >> 0x12U))
                                                                   : 
                                                                  ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                    << 0x10U) 
                                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                      >> 0x10U)))))) 
                                              << 0x30U) 
                                             | (((QData)((IData)(
                                                                 (0xffU 
                                                                  & ((0x20U 
                                                                      & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                      ? 
                                                                     ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       << 0x16U) 
                                                                      | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                         >> 0xaU))
                                                                      : 
                                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       << 0x18U) 
                                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                         >> 8U)))))) 
                                                 << 0x28U) 
                                                | (((QData)((IData)(
                                                                    (0xffU 
                                                                     & ((0x10U 
                                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 0x1eU) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                            >> 2U))
                                                                         : 
                                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     ((((8U 
                                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 6U) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                            >> 0x1aU))
                                                                         : 
                                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                          << 8U) 
                                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                            >> 0x18U))) 
                                                                       << 0x18U) 
                                                                      | ((0xff0000U 
                                                                          & (((4U 
                                                                               & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                               ? 
                                                                              ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                               | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                               : 
                                                                              ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                             << 0x10U)) 
                                                                         | ((0xff00U 
                                                                             & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                            | (0xffU 
                                                                               & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))));
    __Vtemp_488[1U] = (IData)(((((QData)((IData)((0xffU 
                                                  & ((0x80U 
                                                      & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                      ? 
                                                     ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                       << 6U) 
                                                      | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                         >> 0x1aU))
                                                      : 
                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                       << 8U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                         >> 0x18U)))))) 
                                 << 0x38U) | (((QData)((IData)(
                                                               (0xffU 
                                                                & ((0x40U 
                                                                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                    ? 
                                                                   ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                     << 0xeU) 
                                                                    | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       >> 0x12U))
                                                                    : 
                                                                   ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                     [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                     << 0x10U) 
                                                                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       >> 0x10U)))))) 
                                               << 0x30U) 
                                              | (((QData)((IData)(
                                                                  (0xffU 
                                                                   & ((0x20U 
                                                                       & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                       ? 
                                                                      ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                        << 0x16U) 
                                                                       | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          >> 0xaU))
                                                                       : 
                                                                      ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                        << 0x18U) 
                                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                          >> 8U)))))) 
                                                  << 0x28U) 
                                                 | (((QData)((IData)(
                                                                     (0xffU 
                                                                      & ((0x10U 
                                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 0x1eU) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                             >> 2U))
                                                                          : 
                                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      ((((8U 
                                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 6U) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                             >> 0x1aU))
                                                                          : 
                                                                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                           << 8U) 
                                                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                             >> 0x18U))) 
                                                                        << 0x18U) 
                                                                       | ((0xff0000U 
                                                                           & (((4U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                                ? 
                                                                               ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                                : 
                                                                               ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                              << 0x10U)) 
                                                                          | ((0xff00U 
                                                                              & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                             | (0xffU 
                                                                                & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))) 
                               >> 0x20U));
    __Vtemp_490[2U] = ((0xff0000U & (((0x400U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x200U 
                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x100U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U]))));
    __Vtemp_494[3U] = ((0xff0000U & (((0x4000U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x2000U 
                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x1000U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram_n[0U] 
        = __Vtemp_488[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram_n[1U] 
        = __Vtemp_488[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram_n[2U] 
        = ((((0x800U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_490[2U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram_n[3U] 
        = ((((0x8000U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_494[3U]);
    __Vtemp_495[0U] = (IData)((((QData)((IData)((0xffU 
                                                 & ((0x80U 
                                                     & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                     ? 
                                                    ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                      << 6U) 
                                                     | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                        >> 0x1aU))
                                                     : 
                                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                      << 8U) 
                                                     | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                        >> 0x18U)))))) 
                                << 0x38U) | (((QData)((IData)(
                                                              (0xffU 
                                                               & ((0x40U 
                                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                   ? 
                                                                  ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                    << 0xeU) 
                                                                   | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                      >> 0x12U))
                                                                   : 
                                                                  ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                    << 0x10U) 
                                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                      >> 0x10U)))))) 
                                              << 0x30U) 
                                             | (((QData)((IData)(
                                                                 (0xffU 
                                                                  & ((0x20U 
                                                                      & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                      ? 
                                                                     ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       << 0x16U) 
                                                                      | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                         >> 0xaU))
                                                                      : 
                                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       << 0x18U) 
                                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                         >> 8U)))))) 
                                                 << 0x28U) 
                                                | (((QData)((IData)(
                                                                    (0xffU 
                                                                     & ((0x10U 
                                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 0x1eU) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                            >> 2U))
                                                                         : 
                                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     ((((8U 
                                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 6U) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                            >> 0x1aU))
                                                                         : 
                                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                          << 8U) 
                                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                            >> 0x18U))) 
                                                                       << 0x18U) 
                                                                      | ((0xff0000U 
                                                                          & (((4U 
                                                                               & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                               ? 
                                                                              ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                               | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                               : 
                                                                              ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                             << 0x10U)) 
                                                                         | ((0xff00U 
                                                                             & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                            | (0xffU 
                                                                               & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))));
    __Vtemp_495[1U] = (IData)(((((QData)((IData)((0xffU 
                                                  & ((0x80U 
                                                      & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                      ? 
                                                     ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                       << 6U) 
                                                      | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                         >> 0x1aU))
                                                      : 
                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                       << 8U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                         >> 0x18U)))))) 
                                 << 0x38U) | (((QData)((IData)(
                                                               (0xffU 
                                                                & ((0x40U 
                                                                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                    ? 
                                                                   ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                     << 0xeU) 
                                                                    | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       >> 0x12U))
                                                                    : 
                                                                   ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                     [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                     << 0x10U) 
                                                                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       >> 0x10U)))))) 
                                               << 0x30U) 
                                              | (((QData)((IData)(
                                                                  (0xffU 
                                                                   & ((0x20U 
                                                                       & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                       ? 
                                                                      ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                        << 0x16U) 
                                                                       | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          >> 0xaU))
                                                                       : 
                                                                      ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                        << 0x18U) 
                                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                          >> 8U)))))) 
                                                  << 0x28U) 
                                                 | (((QData)((IData)(
                                                                     (0xffU 
                                                                      & ((0x10U 
                                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 0x1eU) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                             >> 2U))
                                                                          : 
                                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      ((((8U 
                                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 6U) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                             >> 0x1aU))
                                                                          : 
                                                                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                           << 8U) 
                                                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                             >> 0x18U))) 
                                                                        << 0x18U) 
                                                                       | ((0xff0000U 
                                                                           & (((4U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                                ? 
                                                                               ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                                : 
                                                                               ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                              << 0x10U)) 
                                                                          | ((0xff00U 
                                                                              & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                             | (0xffU 
                                                                                & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))) 
                               >> 0x20U));
    __Vtemp_497[2U] = ((0xff0000U & (((0x400U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x200U 
                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x100U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U]))));
    __Vtemp_501[3U] = ((0xff0000U & (((0x4000U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x2000U 
                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x1000U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram_n[0U] 
        = __Vtemp_495[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram_n[1U] 
        = __Vtemp_495[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram_n[2U] 
        = ((((0x800U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_497[2U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram_n[3U] 
        = ((((0x8000U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_501[3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual 
        = ((0U != (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel))
            ? (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel)
            : (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT____Vcellinp__rsp_buf__valid_in));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_req_ready_n = 0U;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__processed_mask_n 
        = (0xfU & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                   >> 1U));
    if ((0x20U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_mask_n 
            = (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                     >> 0x12U));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_atype_n 
            = (7U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                     >> 0x12U));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_addr_n 
            = (0xfffffffU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                              << 0xbU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                                          >> 0x15U)));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_rw_n 
            = (1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                     >> 0x1aU));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_tag_n 
            = ((4U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                      << 1U)) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__acquire_addr_r));
        if (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__batch_completed) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_req_ready_n = 1U;
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__processed_mask_n = 0U;
        } else {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_req_ready_n = 0U;
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__processed_mask_n 
                = (0xfU & (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                            >> 1U) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__current_pmask)));
        }
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged = 0U;
    if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__current_pmask))) {
        if ((0x40U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & VL_SHIFTL_III(4,32,32, 
                                                                 (3U 
                                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset)), 2U)))));
        }
        if ((0x80U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset)), 2U))))));
        }
        if ((0x100U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(2U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset)), 2U))))));
        }
        if ((0x200U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(3U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset)), 2U))))));
        }
    }
    if ((2U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__current_pmask))) {
        if ((0x400U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & VL_SHIFTL_III(4,32,32, 
                                                                 (3U 
                                                                  & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                     >> 2U)), 2U)))));
        }
        if ((0x800U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                      >> 2U)), 2U))))));
        }
        if ((0x1000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(2U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                      >> 2U)), 2U))))));
        }
        if ((0x2000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(3U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                      >> 2U)), 2U))))));
        }
    }
    if ((4U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__current_pmask))) {
        if ((0x4000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & VL_SHIFTL_III(4,32,32, 
                                                                 (3U 
                                                                  & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                     >> 4U)), 2U)))));
        }
        if ((0x8000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                      >> 4U)), 2U))))));
        }
        if ((0x10000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(2U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                      >> 4U)), 2U))))));
        }
        if ((0x20000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(3U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                      >> 4U)), 2U))))));
        }
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT____Vxrand_hbe6bf8db__0[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT____Vxrand_hbe6bf8db__0[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT____Vxrand_hbe6bf8db__0[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT____Vxrand_hbe6bf8db__0[3U];
    if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__current_pmask))) {
        if ((0x40U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & VL_SHIFTL_III(7,32,32, 
                                                         (3U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset)), 5U)), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                                      >> 2U)));
        }
        if ((0x80U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(8U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                                      >> 0xaU)));
        }
        if ((0x100U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x10U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                                      >> 0x12U)));
        }
        if ((0x200U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x18U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[1U] 
                                       << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                                                 >> 0x1aU))));
        }
    }
    if ((2U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__current_pmask))) {
        if ((0x400U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & VL_SHIFTL_III(7,32,32, 
                                                         (3U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                             >> 2U)), 5U)), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[1U] 
                                      >> 2U)));
        }
        if ((0x800U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(8U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                >> 2U)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[1U] 
                                      >> 0xaU)));
        }
        if ((0x1000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x10U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                >> 2U)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[1U] 
                                      >> 0x12U)));
        }
        if ((0x2000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x18U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                >> 2U)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[2U] 
                                       << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[1U] 
                                                 >> 0x1aU))));
        }
    }
    if ((4U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__current_pmask))) {
        if ((0x4000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & VL_SHIFTL_III(7,32,32, 
                                                         (3U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                             >> 4U)), 5U)), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[2U] 
                                      >> 2U)));
        }
        if ((0x8000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(8U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                >> 4U)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[2U] 
                                      >> 0xaU)));
        }
        if ((0x10000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x10U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                >> 4U)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[2U] 
                                      >> 0x12U)));
        }
        if ((0x20000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x18U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                >> 4U)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[3U] 
                                       << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[2U] 
                                                 >> 0x1aU))));
        }
    }
    if ((8U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__current_pmask))) {
        if ((0x40000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & VL_SHIFTL_III(4,32,32, 
                                                                 (3U 
                                                                  & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                     >> 6U)), 2U)))));
            VL_ASSIGNSEL_WI(128,8,(0x7fU & VL_SHIFTL_III(7,32,32, 
                                                         (3U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                             >> 6U)), 5U)), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[3U] 
                                      >> 2U)));
        }
        if ((0x80000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                      >> 6U)), 2U))))));
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(8U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                >> 6U)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[3U] 
                                      >> 0xaU)));
        }
        if ((0x100000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(2U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                      >> 6U)), 2U))))));
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x10U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                >> 6U)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[3U] 
                                      >> 0x12U)));
        }
        if ((0x200000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(3U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                      >> 6U)), 2U))))));
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x18U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                >> 6U)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[4U] 
                                       << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[3U] 
                                                 >> 0x1aU))));
        }
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_r) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_valid_out));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__fill_enable 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__fill_grant) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_valid_out));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[0U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[0U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[1U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[1U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[1U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[2U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[2U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[2U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[3U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[3U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[4U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[4U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[4U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[5U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[5U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[5U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[6U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[6U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[6U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[7U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[7U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[7U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[8U] 
        = ((0x7800000U & ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[8U] 
                           << 1U) & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__is_addr_local_mask)) 
                                     << 0x17U))) | 
           ((0x400000U & (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[8U] 
                          >> 4U)) | (VVortex__ConstPool__CONST_h4d451b67_0[8U] 
                                     & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[8U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__is_addr_global 
        = (0U != (0xfU & (((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[8U] 
                            << 0xaU) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[8U] 
                                        >> 0x16U)) 
                          & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__is_addr_local_mask)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__is_addr_local 
        = (0U != (((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[8U] 
                    << 0xaU) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[8U] 
                                >> 0x16U)) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__is_addr_local_mask)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[0U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[0U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[1U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[1U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[1U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[2U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[2U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[2U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[3U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[3U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[4U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[4U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[4U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[5U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[5U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[5U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[6U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[6U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[6U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[7U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[7U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[7U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[8U] 
        = ((0xff800000U & ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[8U] 
                            << 1U) & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__is_addr_local_mask) 
                                      << 0x17U))) | 
           ((0x400000U & (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[8U] 
                          >> 4U)) | (VVortex__ConstPool__CONST_h4d451b67_0[8U] 
                                     & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[8U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__line_write 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
               >> 0x15U)) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_cache_wr_st1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__push 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r) 
           & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__rdw_hazard3_st1)) 
              & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_cache_rd_st1)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_stall 
        = (((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r)) 
            & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_cache_rd_st1)) 
           | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__rdw_hazard3_st1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[0U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[1U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[2U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[3U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[4U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[5U] 
        = ((0xffff0000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[5U]) 
           | vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[5U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__sjoin_is_dvg 
        = ((3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                  >> 8U)) != vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_q_ptr
           [(3U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[5U] 
                   >> 0xdU))]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__line_write 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
           | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_cache_wr_st1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__line_write 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
           | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_cache_wr_st1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__line_write 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
           | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_cache_wr_st1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__line_write 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
           | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_cache_wr_st1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__push 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r) 
           & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__rdw_hazard3_st1)) 
              & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_cache_rd_st1)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_stall 
        = (((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r)) 
            & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_cache_rd_st1)) 
           | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__rdw_hazard3_st1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__push 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r) 
           & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__rdw_hazard3_st1)) 
              & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_cache_rd_st1)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_stall 
        = (((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r)) 
            & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_cache_rd_st1)) 
           | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__rdw_hazard3_st1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__push 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r) 
           & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__rdw_hazard3_st1)) 
              & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_cache_rd_st1)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_stall 
        = (((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r)) 
            & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_cache_rd_st1)) 
           | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__rdw_hazard3_st1));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__push 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r) 
           & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__rdw_hazard3_st1)) 
              & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_cache_rd_st1)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_stall 
        = (((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r)) 
            & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_cache_rd_st1)) 
           | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__rdw_hazard3_st1));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[0U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[0U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[1U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[1U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[2U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[2U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[3U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[3U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[4U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[4U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[5U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[5U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_bank_idx 
        = ((0x30U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs 
                     >> 8U)) | ((0xcU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs 
                                         >> 4U)) | 
                                (3U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_data 
        = ((0x3f000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_data) 
           | (((0xf00U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs) 
               | (0xc0U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[3U] 
                           >> 1U))) | ((0x3cU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs) 
                                       | (3U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[3U] 
                                                >> 7U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_data 
        = ((0xfffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_data) 
           | ((0x3c000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs) 
              | (0x3000U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[3U] 
                            << 5U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_valid 
        = (7U & (~ ((4U & ((0xfffffffcU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r)) 
                           | ((0U == (0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs 
                                               >> 0xcU))) 
                              << 2U))) | ((2U & ((0xfffffffeU 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r)) 
                                                 | ((0U 
                                                     == 
                                                     (0x3fU 
                                                      & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs 
                                                         >> 6U))) 
                                                    << 1U))) 
                                          | (1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                                   | (0U 
                                                      == 
                                                      (0x3fU 
                                                       & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs))))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_req_frm 
        = (7U & ((IData)(((0x1c000U == (0x1c000U & 
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU])) 
                          & (7U != (0xfU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                                            >> 0x11U)))))
                  ? (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__fcsr 
                     >> (0x1fU & ((IData)(5U) + VL_SHIFTL_III(5,32,32, 
                                                              (3U 
                                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xeU] 
                                                                  >> 0x18U)), 3U))))
                  : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
                      << 0x12U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
                                   >> 0xeU))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[0U][0U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[8U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[0U][1U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[8U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[1U][0U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[5U] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[4U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[1U][1U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[5U] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[4U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[2U][0U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[1U] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[2U][1U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[1U] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[0U][2U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[0U][3U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[1U][2U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[6U] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[5U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[1U][3U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[6U] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[5U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[2U][2U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[2U] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[1U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[2U][3U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[2U] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[1U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[0U][4U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[0U][5U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[1U][4U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[7U] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[6U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[1U][5U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[7U] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[6U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[2U][4U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[3U] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[2U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[2U][5U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[3U] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[2U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[0U][6U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[0U][7U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
                                                  >> 3U)))) 
                   >> 0x20U));
}
