#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Nov 17 18:09:42 2022
# Process ID: 2191
# Current directory: /scratch/smr3765/labs/lab2_gpio/lab2_gpio.runs/impl_1
# Command line: vivado -log lab2_gpio_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source lab2_gpio_wrapper.tcl -notrace
# Log file: /scratch/smr3765/labs/lab2_gpio/lab2_gpio.runs/impl_1/lab2_gpio_wrapper.vdi
# Journal file: /scratch/smr3765/labs/lab2_gpio/lab2_gpio.runs/impl_1/vivado.jou
# Running On: hp6g4-inf-21.ictp.it, OS: Linux, CPU Frequency: 4300.245 MHz, CPU Physical cores: 6, Host memory: 16583 MB
#-----------------------------------------------------------
WARNING: [Common 17-1221] Tcl app 'designutils' is out of date for this release. Please run tclapp::reset_tclstore and reinstall the app.
source lab2_gpio_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2718.984 ; gain = 4.984 ; free physical = 6099 ; free virtual = 17969
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/scratch/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top lab2_gpio_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/scratch/smr3765/labs/lab2_gpio/lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_axi_gpio_0_0/lab2_gpio_axi_gpio_0_0.dcp' for cell 'lab2_gpio_i/PMOD_A_O'
INFO: [Project 1-454] Reading design checkpoint '/scratch/smr3765/labs/lab2_gpio/lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_axi_gpio_0_1/lab2_gpio_axi_gpio_0_1.dcp' for cell 'lab2_gpio_i/PMOD_B_I'
INFO: [Project 1-454] Reading design checkpoint '/scratch/smr3765/labs/lab2_gpio/lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_processing_system7_0_0/lab2_gpio_processing_system7_0_0.dcp' for cell 'lab2_gpio_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/smr3765/labs/lab2_gpio/lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_rst_ps7_0_100M_1/lab2_gpio_rst_ps7_0_100M_1.dcp' for cell 'lab2_gpio_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/scratch/smr3765/labs/lab2_gpio/lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_xbar_0/lab2_gpio_xbar_0.dcp' for cell 'lab2_gpio_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/scratch/smr3765/labs/lab2_gpio/lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_auto_pc_0/lab2_gpio_auto_pc_0.dcp' for cell 'lab2_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2719.191 ; gain = 0.000 ; free physical = 5722 ; free virtual = 17596
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch/smr3765/labs/lab2_gpio/lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_processing_system7_0_0/lab2_gpio_processing_system7_0_0.xdc] for cell 'lab2_gpio_i/processing_system7_0/inst'
Finished Parsing XDC File [/scratch/smr3765/labs/lab2_gpio/lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_processing_system7_0_0/lab2_gpio_processing_system7_0_0.xdc] for cell 'lab2_gpio_i/processing_system7_0/inst'
Parsing XDC File [/scratch/smr3765/labs/lab2_gpio/lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_axi_gpio_0_0/lab2_gpio_axi_gpio_0_0_board.xdc] for cell 'lab2_gpio_i/PMOD_A_O/U0'
Finished Parsing XDC File [/scratch/smr3765/labs/lab2_gpio/lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_axi_gpio_0_0/lab2_gpio_axi_gpio_0_0_board.xdc] for cell 'lab2_gpio_i/PMOD_A_O/U0'
Parsing XDC File [/scratch/smr3765/labs/lab2_gpio/lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_axi_gpio_0_0/lab2_gpio_axi_gpio_0_0.xdc] for cell 'lab2_gpio_i/PMOD_A_O/U0'
Finished Parsing XDC File [/scratch/smr3765/labs/lab2_gpio/lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_axi_gpio_0_0/lab2_gpio_axi_gpio_0_0.xdc] for cell 'lab2_gpio_i/PMOD_A_O/U0'
Parsing XDC File [/scratch/smr3765/labs/lab2_gpio/lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_rst_ps7_0_100M_1/lab2_gpio_rst_ps7_0_100M_1_board.xdc] for cell 'lab2_gpio_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/scratch/smr3765/labs/lab2_gpio/lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_rst_ps7_0_100M_1/lab2_gpio_rst_ps7_0_100M_1_board.xdc] for cell 'lab2_gpio_i/rst_ps7_0_100M/U0'
Parsing XDC File [/scratch/smr3765/labs/lab2_gpio/lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_rst_ps7_0_100M_1/lab2_gpio_rst_ps7_0_100M_1.xdc] for cell 'lab2_gpio_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/scratch/smr3765/labs/lab2_gpio/lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_rst_ps7_0_100M_1/lab2_gpio_rst_ps7_0_100M_1.xdc] for cell 'lab2_gpio_i/rst_ps7_0_100M/U0'
Parsing XDC File [/scratch/smr3765/labs/lab2_gpio/lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_axi_gpio_0_1/lab2_gpio_axi_gpio_0_1_board.xdc] for cell 'lab2_gpio_i/PMOD_B_I/U0'
Finished Parsing XDC File [/scratch/smr3765/labs/lab2_gpio/lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_axi_gpio_0_1/lab2_gpio_axi_gpio_0_1_board.xdc] for cell 'lab2_gpio_i/PMOD_B_I/U0'
Parsing XDC File [/scratch/smr3765/labs/lab2_gpio/lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_axi_gpio_0_1/lab2_gpio_axi_gpio_0_1.xdc] for cell 'lab2_gpio_i/PMOD_B_I/U0'
Finished Parsing XDC File [/scratch/smr3765/labs/lab2_gpio/lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_axi_gpio_0_1/lab2_gpio_axi_gpio_0_1.xdc] for cell 'lab2_gpio_i/PMOD_B_I/U0'
Parsing XDC File [/scratch/smr3765/labs/lab2_gpio/lab2_gpio.srcs/constrs_1/new/gpio_const.xdc]
Finished Parsing XDC File [/scratch/smr3765/labs/lab2_gpio/lab2_gpio.srcs/constrs_1/new/gpio_const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.281 ; gain = 0.000 ; free physical = 5612 ; free virtual = 17487
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2903.281 ; gain = 184.297 ; free physical = 5612 ; free virtual = 17487
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2903.281 ; gain = 0.000 ; free physical = 5605 ; free virtual = 17480

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ad60d971

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2903.281 ; gain = 0.000 ; free physical = 5229 ; free virtual = 17104

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter lab2_gpio_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[1]_i_1 into driver instance lab2_gpio_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20341a540

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3104.297 ; gain = 0.000 ; free physical = 4981 ; free virtual = 16857
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 38 cells
INFO: [Opt 31-1021] In phase Retarget, 9 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 20341a540

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3104.297 ; gain = 0.000 ; free physical = 4981 ; free virtual = 16857
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ca39af02

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3104.297 ; gain = 0.000 ; free physical = 4981 ; free virtual = 16856
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 107 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ca39af02

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3136.312 ; gain = 32.016 ; free physical = 4980 ; free virtual = 16856
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ca39af02

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3136.312 ; gain = 32.016 ; free physical = 4980 ; free virtual = 16856
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17b4d475a

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3136.312 ; gain = 32.016 ; free physical = 4979 ; free virtual = 16855
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              38  |                                              9  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |             107  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3136.312 ; gain = 0.000 ; free physical = 4979 ; free virtual = 16855
Ending Logic Optimization Task | Checksum: 1d2a87cdc

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3136.312 ; gain = 32.016 ; free physical = 4979 ; free virtual = 16855

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d2a87cdc

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3136.312 ; gain = 0.000 ; free physical = 4979 ; free virtual = 16855

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d2a87cdc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3136.312 ; gain = 0.000 ; free physical = 4979 ; free virtual = 16855

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3136.312 ; gain = 0.000 ; free physical = 4979 ; free virtual = 16855
Ending Netlist Obfuscation Task | Checksum: 1d2a87cdc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3136.312 ; gain = 0.000 ; free physical = 4979 ; free virtual = 16855
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3136.312 ; gain = 233.031 ; free physical = 4979 ; free virtual = 16855
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3184.336 ; gain = 40.020 ; free physical = 4966 ; free virtual = 16843
INFO: [Common 17-1381] The checkpoint '/scratch/smr3765/labs/lab2_gpio/lab2_gpio.runs/impl_1/lab2_gpio_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab2_gpio_wrapper_drc_opted.rpt -pb lab2_gpio_wrapper_drc_opted.pb -rpx lab2_gpio_wrapper_drc_opted.rpx
Command: report_drc -file lab2_gpio_wrapper_drc_opted.rpt -pb lab2_gpio_wrapper_drc_opted.pb -rpx lab2_gpio_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /scratch/smr3765/labs/lab2_gpio/lab2_gpio.runs/impl_1/lab2_gpio_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3329.867 ; gain = 145.531 ; free physical = 4912 ; free virtual = 16791
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4911 ; free virtual = 16790
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11e59caaf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4911 ; free virtual = 16790
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4911 ; free virtual = 16790

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 181ee175c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4932 ; free virtual = 16814

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 211cbf083

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4945 ; free virtual = 16828

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 211cbf083

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4945 ; free virtual = 16828
Phase 1 Placer Initialization | Checksum: 211cbf083

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4944 ; free virtual = 16828

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2030303b0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4937 ; free virtual = 16821

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13aaf5e41

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4938 ; free virtual = 16822

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13aaf5e41

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4938 ; free virtual = 16822

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 30 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 12 nets or LUTs. Breaked 0 LUT, combined 12 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4901 ; free virtual = 16793

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             12  |                    12  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             12  |                    12  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 19243caad

Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4901 ; free virtual = 16793
Phase 2.4 Global Placement Core | Checksum: 20c105dbf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4899 ; free virtual = 16792
Phase 2 Global Placement | Checksum: 20c105dbf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4900 ; free virtual = 16792

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a4fc7047

Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4900 ; free virtual = 16793

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f5aa5acf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4899 ; free virtual = 16792

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1959e19bf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4899 ; free virtual = 16792

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ec653722

Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4899 ; free virtual = 16792

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 145d36852

Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4895 ; free virtual = 16788

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12ff56467

Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4895 ; free virtual = 16788

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 219b045c4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4895 ; free virtual = 16788
Phase 3 Detail Placement | Checksum: 219b045c4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4895 ; free virtual = 16788

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: a7f0dedf

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.473 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 11d517018

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4894 ; free virtual = 16787
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 129d17c48

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4894 ; free virtual = 16787
Phase 4.1.1.1 BUFG Insertion | Checksum: a7f0dedf

Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4894 ; free virtual = 16787

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.473. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: c47ea4fb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4894 ; free virtual = 16787

Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4894 ; free virtual = 16787
Phase 4.1 Post Commit Optimization | Checksum: c47ea4fb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4894 ; free virtual = 16787

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c47ea4fb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4895 ; free virtual = 16788

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: c47ea4fb

Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4895 ; free virtual = 16788
Phase 4.3 Placer Reporting | Checksum: c47ea4fb

Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4895 ; free virtual = 16788

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4895 ; free virtual = 16788

Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4895 ; free virtual = 16788
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 146317d57

Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4895 ; free virtual = 16788
Ending Placer Task | Checksum: f735a277

Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4895 ; free virtual = 16788
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4919 ; free virtual = 16813
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:01 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4913 ; free virtual = 16808
INFO: [Common 17-1381] The checkpoint '/scratch/smr3765/labs/lab2_gpio/lab2_gpio.runs/impl_1/lab2_gpio_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file lab2_gpio_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4905 ; free virtual = 16798
INFO: [runtcl-4] Executing : report_utilization -file lab2_gpio_wrapper_utilization_placed.rpt -pb lab2_gpio_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file lab2_gpio_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4917 ; free virtual = 16811
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:01 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4884 ; free virtual = 16782
INFO: [Common 17-1381] The checkpoint '/scratch/smr3765/labs/lab2_gpio/lab2_gpio.runs/impl_1/lab2_gpio_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3eee20f4 ConstDB: 0 ShapeSum: b8478183 RouteDB: 0
Post Restoration Checksum: NetGraph: b24222d0 NumContArr: b28ac018 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 164cce2e8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 3329.867 ; gain = 0.000 ; free physical = 4717 ; free virtual = 16650

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 164cce2e8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 3353.664 ; gain = 23.797 ; free physical = 4683 ; free virtual = 16616

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 164cce2e8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 3353.664 ; gain = 23.797 ; free physical = 4682 ; free virtual = 16615
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 8c74c7bb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 3384.547 ; gain = 54.680 ; free physical = 4675 ; free virtual = 16608
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.510  | TNS=0.000  | WHS=-0.159 | THS=-20.953|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1507
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1507
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: de02c07d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 3384.547 ; gain = 54.680 ; free physical = 4670 ; free virtual = 16603

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: de02c07d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 3384.547 ; gain = 54.680 ; free physical = 4670 ; free virtual = 16603
Phase 3 Initial Routing | Checksum: 1bc6054d1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 3384.547 ; gain = 54.680 ; free physical = 4672 ; free virtual = 16605

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.786  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19ae642d1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 3384.547 ; gain = 54.680 ; free physical = 4671 ; free virtual = 16605

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.786  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13481d606

Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 3384.547 ; gain = 54.680 ; free physical = 4671 ; free virtual = 16605
Phase 4 Rip-up And Reroute | Checksum: 13481d606

Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 3384.547 ; gain = 54.680 ; free physical = 4671 ; free virtual = 16605

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14ac429d0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 3384.547 ; gain = 54.680 ; free physical = 4671 ; free virtual = 16605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.936  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 14ac429d0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 3384.547 ; gain = 54.680 ; free physical = 4671 ; free virtual = 16605

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14ac429d0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 3384.547 ; gain = 54.680 ; free physical = 4671 ; free virtual = 16605
Phase 5 Delay and Skew Optimization | Checksum: 14ac429d0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 3384.547 ; gain = 54.680 ; free physical = 4671 ; free virtual = 16605

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 162a6edea

Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 3384.547 ; gain = 54.680 ; free physical = 4671 ; free virtual = 16604
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.936  | TNS=0.000  | WHS=0.079  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 9dac59c3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 3384.547 ; gain = 54.680 ; free physical = 4671 ; free virtual = 16604
Phase 6 Post Hold Fix | Checksum: 9dac59c3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 3384.547 ; gain = 54.680 ; free physical = 4671 ; free virtual = 16604

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.259242 %
  Global Horizontal Routing Utilization  = 0.279327 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: aeaa186d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 3384.547 ; gain = 54.680 ; free physical = 4671 ; free virtual = 16604

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: aeaa186d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 3384.547 ; gain = 54.680 ; free physical = 4670 ; free virtual = 16603

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e0329a09

Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 3400.555 ; gain = 70.688 ; free physical = 4670 ; free virtual = 16603

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.936  | TNS=0.000  | WHS=0.079  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e0329a09

Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 3400.555 ; gain = 70.688 ; free physical = 4670 ; free virtual = 16604
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 3400.555 ; gain = 70.688 ; free physical = 4710 ; free virtual = 16644

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:56 . Memory (MB): peak = 3400.555 ; gain = 70.688 ; free physical = 4710 ; free virtual = 16644
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:01 . Memory (MB): peak = 3400.555 ; gain = 0.000 ; free physical = 4698 ; free virtual = 16636
INFO: [Common 17-1381] The checkpoint '/scratch/smr3765/labs/lab2_gpio/lab2_gpio.runs/impl_1/lab2_gpio_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab2_gpio_wrapper_drc_routed.rpt -pb lab2_gpio_wrapper_drc_routed.pb -rpx lab2_gpio_wrapper_drc_routed.rpx
Command: report_drc -file lab2_gpio_wrapper_drc_routed.rpt -pb lab2_gpio_wrapper_drc_routed.pb -rpx lab2_gpio_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /scratch/smr3765/labs/lab2_gpio/lab2_gpio.runs/impl_1/lab2_gpio_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3430.438 ; gain = 21.879 ; free physical = 4705 ; free virtual = 16640
INFO: [runtcl-4] Executing : report_methodology -file lab2_gpio_wrapper_methodology_drc_routed.rpt -pb lab2_gpio_wrapper_methodology_drc_routed.pb -rpx lab2_gpio_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file lab2_gpio_wrapper_methodology_drc_routed.rpt -pb lab2_gpio_wrapper_methodology_drc_routed.pb -rpx lab2_gpio_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /scratch/smr3765/labs/lab2_gpio/lab2_gpio.runs/impl_1/lab2_gpio_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3430.438 ; gain = 0.000 ; free physical = 4702 ; free virtual = 16637
INFO: [runtcl-4] Executing : report_power -file lab2_gpio_wrapper_power_routed.rpt -pb lab2_gpio_wrapper_power_summary_routed.pb -rpx lab2_gpio_wrapper_power_routed.rpx
Command: report_power -file lab2_gpio_wrapper_power_routed.rpt -pb lab2_gpio_wrapper_power_summary_routed.pb -rpx lab2_gpio_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file lab2_gpio_wrapper_route_status.rpt -pb lab2_gpio_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file lab2_gpio_wrapper_timing_summary_routed.rpt -pb lab2_gpio_wrapper_timing_summary_routed.pb -rpx lab2_gpio_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file lab2_gpio_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file lab2_gpio_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file lab2_gpio_wrapper_bus_skew_routed.rpt -pb lab2_gpio_wrapper_bus_skew_routed.pb -rpx lab2_gpio_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Nov 17 18:12:47 2022...
