

================================================================
== Vivado HLS Report for 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s'
================================================================
* Date:           Sun Aug 10 20:21:49 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 7.994 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |       74|       75| 0.592 us | 0.600 us |   72|   72| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |       74|       74|         4|          1|          1|    72|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str59)" [firmware/nnet_utils/nnet_dense_resource.h:106]   --->   Operation 6 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.72>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%w_index82 = phi i7 [ 0, %hls_label_2_begin ], [ %w_index, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]"   --->   Operation 8 'phi' 'w_index82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%in_index_0_i81 = phi i32 [ 0, %hls_label_2_begin ], [ %select_ln154, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 9 'phi' 'in_index_0_i81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i7 %w_index82 to i64" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 10 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%outidx6_addr = getelementptr [72 x i3]* @outidx6, i64 0, i64 %zext_ln139" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 11 'getelementptr' 'outidx6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (3.25ns)   --->   "%out_index = load i3* %outidx6_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 12 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 72> <ROM>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i32 %in_index_0_i81 to i4" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 13 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_data_V_0_load = load i16* @kernel_data_V_0, align 2" [aesl_mux_load.9i16P.i4:1->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 14 'load' 'kernel_data_V_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_data_V_1333_load = load i16* @kernel_data_V_1333, align 2" [aesl_mux_load.9i16P.i4:3->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 15 'load' 'kernel_data_V_1333_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_data_V_2334_load = load i16* @kernel_data_V_2334, align 2" [aesl_mux_load.9i16P.i4:5->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 16 'load' 'kernel_data_V_2334_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_data_V_3335_load = load i16* @kernel_data_V_3335, align 2" [aesl_mux_load.9i16P.i4:7->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 17 'load' 'kernel_data_V_3335_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_data_V_4_load = load i16* @kernel_data_V_4, align 2" [aesl_mux_load.9i16P.i4:9->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 18 'load' 'kernel_data_V_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_data_V_5_load = load i16* @kernel_data_V_5, align 2" [aesl_mux_load.9i16P.i4:11->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 19 'load' 'kernel_data_V_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_data_V_6_load = load i16* @kernel_data_V_6, align 2" [aesl_mux_load.9i16P.i4:13->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 20 'load' 'kernel_data_V_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_data_V_7_load = load i16* @kernel_data_V_7, align 2" [aesl_mux_load.9i16P.i4:15->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 21 'load' 'kernel_data_V_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.30ns)   --->   "%icmp_ln19 = icmp eq i4 %trunc_ln145, 0" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 22 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.30ns)   --->   "%icmp_ln19_1 = icmp eq i4 %trunc_ln145, 1" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 23 'icmp' 'icmp_ln19_1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.30ns)   --->   "%icmp_ln19_2 = icmp eq i4 %trunc_ln145, 2" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 24 'icmp' 'icmp_ln19_2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.30ns)   --->   "%icmp_ln19_3 = icmp eq i4 %trunc_ln145, 3" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 25 'icmp' 'icmp_ln19_3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.30ns)   --->   "%icmp_ln19_4 = icmp eq i4 %trunc_ln145, 4" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 26 'icmp' 'icmp_ln19_4' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.30ns)   --->   "%icmp_ln19_5 = icmp eq i4 %trunc_ln145, 5" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 27 'icmp' 'icmp_ln19_5' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.30ns)   --->   "%icmp_ln19_6 = icmp eq i4 %trunc_ln145, 6" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 28 'icmp' 'icmp_ln19_6' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.30ns)   --->   "%icmp_ln19_7 = icmp eq i4 %trunc_ln145, 7" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 29 'icmp' 'icmp_ln19_7' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_4)   --->   "%select_ln19 = select i1 %icmp_ln19_7, i16 %kernel_data_V_7_load, i16 %kernel_data_V_6_load" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 30 'select' 'select_ln19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.97ns)   --->   "%or_ln19 = or i1 %icmp_ln19_7, %icmp_ln19_6" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 31 'or' 'or_ln19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln19_1 = select i1 %icmp_ln19_5, i16 %kernel_data_V_5_load, i16 %kernel_data_V_4_load" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 32 'select' 'select_ln19_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_4)   --->   "%or_ln19_1 = or i1 %icmp_ln19_5, %icmp_ln19_4" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 33 'or' 'or_ln19_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_5)   --->   "%select_ln19_2 = select i1 %icmp_ln19_3, i16 %kernel_data_V_3335_load, i16 %kernel_data_V_2334_load" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 34 'select' 'select_ln19_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.97ns)   --->   "%or_ln19_2 = or i1 %icmp_ln19_3, %icmp_ln19_2" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 35 'or' 'or_ln19_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln19_3 = select i1 %icmp_ln19_1, i16 %kernel_data_V_1333_load, i16 %kernel_data_V_0_load" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 36 'select' 'select_ln19_3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln19_4 = select i1 %or_ln19, i16 %select_ln19, i16 %select_ln19_1" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 37 'select' 'select_ln19_4' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln19_4 = or i1 %or_ln19, %or_ln19_1" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 38 'or' 'or_ln19_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln19_5 = select i1 %or_ln19_2, i16 %select_ln19_2, i16 %select_ln19_3" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 39 'select' 'select_ln19_5' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln19_6 = select i1 %or_ln19_4, i16 %select_ln19_4, i16 %select_ln19_5" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 40 'select' 'select_ln19_6' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%w2_V_addr = getelementptr [72 x i16]* @w2_V, i64 0, i64 %zext_ln139" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 41 'getelementptr' 'w2_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%w2_V_load = load i16* %w2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 42 'load' 'w2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP_BRAM">   --->   Core 55 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 72> <ROM>
ST_2 : Operation 43 [1/1] (1.87ns)   --->   "%w_index = add i7 1, %w_index82" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 43 'add' 'w_index' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (2.55ns)   --->   "%in_index = add nsw i32 %in_index_0_i81, 1" [firmware/nnet_utils/nnet_dense_resource.h:153]   --->   Operation 44 'add' 'in_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.47ns)   --->   "%icmp_ln154 = icmp sgt i32 %in_index, 8" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 45 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.69ns)   --->   "%select_ln154 = select i1 %icmp_ln154, i32 0, i32 %in_index" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 46 'select' 'select_ln154' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.48ns)   --->   "%icmp_ln135 = icmp eq i7 %w_index82, -57" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 47 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:106]   --->   Operation 48 'br' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 49 [1/2] (3.25ns)   --->   "%out_index = load i3* %outidx6_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 49 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 72> <ROM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_data_V_8_load = load i16* @kernel_data_V_8, align 2" [aesl_mux_load.9i16P.i4:17->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 50 'load' 'kernel_data_V_8_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_7)   --->   "%or_ln19_3 = or i1 %icmp_ln19_1, %icmp_ln19" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 51 'or' 'or_ln19_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_7)   --->   "%or_ln19_5 = or i1 %or_ln19_2, %or_ln19_3" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 52 'or' 'or_ln19_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_7)   --->   "%or_ln19_6 = or i1 %or_ln19_4, %or_ln19_5" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 53 'or' 'or_ln19_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19_7 = select i1 %or_ln19_6, i16 %select_ln19_6, i16 %kernel_data_V_8_load" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 54 'select' 'select_ln19_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/2] (3.25ns)   --->   "%w2_V_load = load i16* %w2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 55 'load' 'w2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP_BRAM">   --->   Core 55 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 72> <ROM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln145_2 = trunc i16 %w2_V_load to i4" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 56 'trunc' 'trunc_ln145_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %select_ln19_7 to i20" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 57 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i4 %trunc_ln145_2 to i20" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 58 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [3/3] (1.05ns) (grouped into DSP with root node acc_0_V)   --->   "%mul_ln1118 = mul i20 %sext_ln1116, %sext_ln1118" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 59 'mul' 'mul_ln1118' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_1024_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %w2_V_load, i32 4, i32 7)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 60 'partselect' 'tmp_1024_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1118_512 = sext i4 %tmp_1024_i to i20" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 61 'sext' 'sext_ln1118_512' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [3/3] (1.05ns) (grouped into DSP with root node acc_8_V)   --->   "%mul_ln1118_652 = mul i20 %sext_ln1116, %sext_ln1118_512" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 62 'mul' 'mul_ln1118_652' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_1025_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %w2_V_load, i32 8, i32 11)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 63 'partselect' 'tmp_1025_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1118_513 = sext i4 %tmp_1025_i to i20" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 64 'sext' 'sext_ln1118_513' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [3/3] (1.05ns) (grouped into DSP with root node acc_16_V)   --->   "%mul_ln1118_653 = mul i20 %sext_ln1116, %sext_ln1118_513" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 65 'mul' 'mul_ln1118_653' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_1026_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %w2_V_load, i32 12, i32 15)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 66 'partselect' 'tmp_1026_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1118_514 = sext i4 %tmp_1026_i to i20" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 67 'sext' 'sext_ln1118_514' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [3/3] (1.05ns) (grouped into DSP with root node acc_24_V)   --->   "%mul_ln1118_654 = mul i20 %sext_ln1116, %sext_ln1118_514" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 68 'mul' 'mul_ln1118_654' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.05>
ST_4 : Operation 69 [2/3] (1.05ns) (grouped into DSP with root node acc_0_V)   --->   "%mul_ln1118 = mul i20 %sext_ln1116, %sext_ln1118" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 69 'mul' 'mul_ln1118' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [2/3] (1.05ns) (grouped into DSP with root node acc_8_V)   --->   "%mul_ln1118_652 = mul i20 %sext_ln1116, %sext_ln1118_512" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 70 'mul' 'mul_ln1118_652' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [2/3] (1.05ns) (grouped into DSP with root node acc_16_V)   --->   "%mul_ln1118_653 = mul i20 %sext_ln1116, %sext_ln1118_513" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 71 'mul' 'mul_ln1118_653' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 72 [2/3] (1.05ns) (grouped into DSP with root node acc_24_V)   --->   "%mul_ln1118_654 = mul i20 %sext_ln1116, %sext_ln1118_514" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 72 'mul' 'mul_ln1118_654' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 7.99>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %hls_label_2_begin ], [ false, %ReuseLoop_end ], [ true, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]"   --->   Operation 73 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%res_4_V_write_assign80 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_4_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 74 'phi' 'res_4_V_write_assign80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%res_3_V_write_assign78 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_3_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 75 'phi' 'res_3_V_write_assign78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%res_2_V_write_assign76 = phi i25 [ -2048, %hls_label_2_begin ], [ %acc_V_2_1_i, %ReuseLoop_end ], [ -2048, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 76 'phi' 'res_2_V_write_assign76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%res_1_V_write_assign74 = phi i25 [ -1024, %hls_label_2_begin ], [ %acc_V_1_1_i, %ReuseLoop_end ], [ -1024, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 77 'phi' 'res_1_V_write_assign74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%res_0_V_write_assign72 = phi i25 [ -2048, %hls_label_2_begin ], [ %acc_V_0_1_i, %ReuseLoop_end ], [ -2048, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 78 'phi' 'res_0_V_write_assign72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%res_5_V_write_assign70 = phi i25 [ -1024, %hls_label_2_begin ], [ %acc_V_5_1_i, %ReuseLoop_end ], [ -1024, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 79 'phi' 'res_5_V_write_assign70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%res_6_V_write_assign68 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_6_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 80 'phi' 'res_6_V_write_assign68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%res_7_V_write_assign66 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_7_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 81 'phi' 'res_7_V_write_assign66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%res_8_V_write_assign64 = phi i25 [ -1024, %hls_label_2_begin ], [ %acc_V_8_1_i, %ReuseLoop_end ], [ -1024, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 82 'phi' 'res_8_V_write_assign64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%res_9_V_write_assign62 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_9_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 83 'phi' 'res_9_V_write_assign62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%res_10_V_write_assign60 = phi i25 [ -1024, %hls_label_2_begin ], [ %acc_V_10_1_i, %ReuseLoop_end ], [ -1024, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 84 'phi' 'res_10_V_write_assign60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%res_11_V_write_assign58 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_11_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 85 'phi' 'res_11_V_write_assign58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%res_12_V_write_assign56 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_12_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 86 'phi' 'res_12_V_write_assign56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%res_13_V_write_assign54 = phi i25 [ -2048, %hls_label_2_begin ], [ %acc_V_13_1_i, %ReuseLoop_end ], [ -2048, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 87 'phi' 'res_13_V_write_assign54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%res_14_V_write_assign52 = phi i25 [ -1024, %hls_label_2_begin ], [ %acc_V_14_1_i, %ReuseLoop_end ], [ -1024, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 88 'phi' 'res_14_V_write_assign52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%res_15_V_write_assign50 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_15_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 89 'phi' 'res_15_V_write_assign50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%res_16_V_write_assign48 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_16_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 90 'phi' 'res_16_V_write_assign48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%res_17_V_write_assign46 = phi i25 [ -1024, %hls_label_2_begin ], [ %acc_V_17_1_i, %ReuseLoop_end ], [ -1024, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 91 'phi' 'res_17_V_write_assign46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%res_18_V_write_assign44 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_18_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 92 'phi' 'res_18_V_write_assign44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%res_19_V_write_assign42 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_19_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 93 'phi' 'res_19_V_write_assign42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%res_20_V_write_assign40 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_20_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 94 'phi' 'res_20_V_write_assign40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%res_21_V_write_assign38 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_21_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 95 'phi' 'res_21_V_write_assign38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%res_22_V_write_assign36 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_22_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 96 'phi' 'res_22_V_write_assign36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%res_23_V_write_assign34 = phi i25 [ -2048, %hls_label_2_begin ], [ %acc_V_23_1_i, %ReuseLoop_end ], [ -2048, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 97 'phi' 'res_23_V_write_assign34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%res_24_V_write_assign32 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_24_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 98 'phi' 'res_24_V_write_assign32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%res_25_V_write_assign30 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_25_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 99 'phi' 'res_25_V_write_assign30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%res_26_V_write_assign28 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_26_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 100 'phi' 'res_26_V_write_assign28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%res_27_V_write_assign26 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_27_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 101 'phi' 'res_27_V_write_assign26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%res_28_V_write_assign24 = phi i25 [ -2048, %hls_label_2_begin ], [ %acc_V_28_1_i, %ReuseLoop_end ], [ -2048, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 102 'phi' 'res_28_V_write_assign24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%res_29_V_write_assign22 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_29_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 103 'phi' 'res_29_V_write_assign22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%res_30_V_write_assign20 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_30_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 104 'phi' 'res_30_V_write_assign20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%res_31_V_write_assign18 = phi i25 [ -1024, %hls_label_2_begin ], [ %acc_V_31_1_i, %ReuseLoop_end ], [ -1024, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 105 'phi' 'res_31_V_write_assign18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %do_init, label %hls_label_2_end, label %ReuseLoop_begin"   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([72 x i16]* @w2_V, [1 x i8]* @p_str12, [12 x i8]* @p_str35, [1 x i8]* @p_str12, i32 -1, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12)"   --->   Operation 107 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%empty_339 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str59, i32 %tmp_i)" [firmware/nnet_utils/nnet_dense_resource.h:108]   --->   Operation 108 'specregionend' 'empty_339' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 109 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str38) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 110 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_1021_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str38)" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 111 'specregionbegin' 'tmp_1021_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:136]   --->   Operation 112 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/3] (0.00ns) (grouped into DSP with root node acc_0_V)   --->   "%mul_ln1118 = mul i20 %sext_ln1116, %sext_ln1118" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 113 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i3 %out_index to i5" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 114 'zext' 'zext_ln1265' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (2.47ns)   --->   "%phi_ln = call i25 @_ssdm_op_Mux.ap_auto.8i25.i3(i25 %res_0_V_write_assign72, i25 %res_1_V_write_assign74, i25 %res_2_V_write_assign76, i25 %res_3_V_write_assign78, i25 %res_4_V_write_assign80, i25 %res_5_V_write_assign70, i25 %res_6_V_write_assign68, i25 %res_7_V_write_assign66, i3 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 115 'mux' 'phi_ln' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into DSP with root node acc_0_V)   --->   "%sext_ln703 = sext i20 %mul_ln1118 to i25" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 116 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (3.02ns) (root node of the DSP)   --->   "%acc_0_V = add i25 %phi_ln, %sext_ln703" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 117 'add' 'acc_0_V' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (1.76ns)   --->   "switch i3 %out_index, label %branch199.i [
    i3 0, label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i
    i3 1, label %branch193.i
    i3 2, label %branch194.i
    i3 3, label %branch195.i
    i3 -4, label %branch196.i
    i3 -3, label %branch197.i
    i3 -2, label %branch198.i
  ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 118 'switch' <Predicate = true> <Delay = 1.76>
ST_5 : Operation 119 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 119 'br' <Predicate = (out_index == 6)> <Delay = 1.76>
ST_5 : Operation 120 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 120 'br' <Predicate = (out_index == 5)> <Delay = 1.76>
ST_5 : Operation 121 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 121 'br' <Predicate = (out_index == 4)> <Delay = 1.76>
ST_5 : Operation 122 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 122 'br' <Predicate = (out_index == 3)> <Delay = 1.76>
ST_5 : Operation 123 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 123 'br' <Predicate = (out_index == 2)> <Delay = 1.76>
ST_5 : Operation 124 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 124 'br' <Predicate = (out_index == 1)> <Delay = 1.76>
ST_5 : Operation 125 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 125 'br' <Predicate = (out_index == 7)> <Delay = 1.76>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%acc_V_7_1_i = phi i25 [ %acc_0_V, %branch199.i ], [ %res_7_V_write_assign66, %branch198.i ], [ %res_7_V_write_assign66, %branch197.i ], [ %res_7_V_write_assign66, %branch196.i ], [ %res_7_V_write_assign66, %branch195.i ], [ %res_7_V_write_assign66, %branch194.i ], [ %res_7_V_write_assign66, %branch193.i ], [ %res_7_V_write_assign66, %ReuseLoop_begin ]"   --->   Operation 126 'phi' 'acc_V_7_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%acc_V_6_1_i = phi i25 [ %res_6_V_write_assign68, %branch199.i ], [ %acc_0_V, %branch198.i ], [ %res_6_V_write_assign68, %branch197.i ], [ %res_6_V_write_assign68, %branch196.i ], [ %res_6_V_write_assign68, %branch195.i ], [ %res_6_V_write_assign68, %branch194.i ], [ %res_6_V_write_assign68, %branch193.i ], [ %res_6_V_write_assign68, %ReuseLoop_begin ]"   --->   Operation 127 'phi' 'acc_V_6_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%acc_V_5_1_i = phi i25 [ %res_5_V_write_assign70, %branch199.i ], [ %res_5_V_write_assign70, %branch198.i ], [ %acc_0_V, %branch197.i ], [ %res_5_V_write_assign70, %branch196.i ], [ %res_5_V_write_assign70, %branch195.i ], [ %res_5_V_write_assign70, %branch194.i ], [ %res_5_V_write_assign70, %branch193.i ], [ %res_5_V_write_assign70, %ReuseLoop_begin ]"   --->   Operation 128 'phi' 'acc_V_5_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%acc_V_0_1_i = phi i25 [ %res_0_V_write_assign72, %branch199.i ], [ %res_0_V_write_assign72, %branch198.i ], [ %res_0_V_write_assign72, %branch197.i ], [ %res_0_V_write_assign72, %branch196.i ], [ %res_0_V_write_assign72, %branch195.i ], [ %res_0_V_write_assign72, %branch194.i ], [ %res_0_V_write_assign72, %branch193.i ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 129 'phi' 'acc_V_0_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%acc_V_1_1_i = phi i25 [ %res_1_V_write_assign74, %branch199.i ], [ %res_1_V_write_assign74, %branch198.i ], [ %res_1_V_write_assign74, %branch197.i ], [ %res_1_V_write_assign74, %branch196.i ], [ %res_1_V_write_assign74, %branch195.i ], [ %res_1_V_write_assign74, %branch194.i ], [ %acc_0_V, %branch193.i ], [ %res_1_V_write_assign74, %ReuseLoop_begin ]"   --->   Operation 130 'phi' 'acc_V_1_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%acc_V_2_1_i = phi i25 [ %res_2_V_write_assign76, %branch199.i ], [ %res_2_V_write_assign76, %branch198.i ], [ %res_2_V_write_assign76, %branch197.i ], [ %res_2_V_write_assign76, %branch196.i ], [ %res_2_V_write_assign76, %branch195.i ], [ %acc_0_V, %branch194.i ], [ %res_2_V_write_assign76, %branch193.i ], [ %res_2_V_write_assign76, %ReuseLoop_begin ]"   --->   Operation 131 'phi' 'acc_V_2_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%acc_V_3_1_i = phi i25 [ %res_3_V_write_assign78, %branch199.i ], [ %res_3_V_write_assign78, %branch198.i ], [ %res_3_V_write_assign78, %branch197.i ], [ %res_3_V_write_assign78, %branch196.i ], [ %acc_0_V, %branch195.i ], [ %res_3_V_write_assign78, %branch194.i ], [ %res_3_V_write_assign78, %branch193.i ], [ %res_3_V_write_assign78, %ReuseLoop_begin ]"   --->   Operation 132 'phi' 'acc_V_3_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%acc_V_4_1_i = phi i25 [ %res_4_V_write_assign80, %branch199.i ], [ %res_4_V_write_assign80, %branch198.i ], [ %res_4_V_write_assign80, %branch197.i ], [ %acc_0_V, %branch196.i ], [ %res_4_V_write_assign80, %branch195.i ], [ %res_4_V_write_assign80, %branch194.i ], [ %res_4_V_write_assign80, %branch193.i ], [ %res_4_V_write_assign80, %ReuseLoop_begin ]"   --->   Operation 133 'phi' 'acc_V_4_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/3] (0.00ns) (grouped into DSP with root node acc_8_V)   --->   "%mul_ln1118_652 = mul i20 %sext_ln1116, %sext_ln1118_512" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 134 'mul' 'mul_ln1118_652' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 135 [1/1] (3.20ns)   --->   "%phi_ln1265_1_i = call i25 @_ssdm_op_Mux.ap_auto.32i25.i5(i25 %res_8_V_write_assign64, i25 %res_9_V_write_assign62, i25 %res_10_V_write_assign60, i25 %res_11_V_write_assign58, i25 %res_12_V_write_assign56, i25 %res_13_V_write_assign54, i25 %res_14_V_write_assign52, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i5 %zext_ln1265)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 135 'mux' 'phi_ln1265_1_i' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into DSP with root node acc_8_V)   --->   "%sext_ln703_653 = sext i20 %mul_ln1118_652 to i25" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 136 'sext' 'sext_ln703_653' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (3.02ns) (root node of the DSP)   --->   "%acc_8_V = add i25 %phi_ln1265_1_i, %sext_ln703_653" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 137 'add' 'acc_8_V' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 138 [1/1] (1.76ns)   --->   "switch i3 %out_index, label %branch143.i [
    i3 0, label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i
    i3 1, label %branch137.i
    i3 2, label %branch138.i
    i3 3, label %branch139.i
    i3 -4, label %branch140.i
    i3 -3, label %branch141.i
    i3 -2, label %branch142.i
  ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 138 'switch' <Predicate = true> <Delay = 1.76>
ST_5 : Operation 139 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 139 'br' <Predicate = (out_index == 6)> <Delay = 1.76>
ST_5 : Operation 140 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 140 'br' <Predicate = (out_index == 5)> <Delay = 1.76>
ST_5 : Operation 141 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 141 'br' <Predicate = (out_index == 4)> <Delay = 1.76>
ST_5 : Operation 142 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 142 'br' <Predicate = (out_index == 3)> <Delay = 1.76>
ST_5 : Operation 143 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 143 'br' <Predicate = (out_index == 2)> <Delay = 1.76>
ST_5 : Operation 144 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 144 'br' <Predicate = (out_index == 1)> <Delay = 1.76>
ST_5 : Operation 145 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 145 'br' <Predicate = (out_index == 7)> <Delay = 1.76>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%acc_V_15_1_i = phi i25 [ %acc_8_V, %branch143.i ], [ %res_15_V_write_assign50, %branch142.i ], [ %res_15_V_write_assign50, %branch141.i ], [ %res_15_V_write_assign50, %branch140.i ], [ %res_15_V_write_assign50, %branch139.i ], [ %res_15_V_write_assign50, %branch138.i ], [ %res_15_V_write_assign50, %branch137.i ], [ %res_15_V_write_assign50, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i ]"   --->   Operation 146 'phi' 'acc_V_15_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%acc_V_14_1_i = phi i25 [ %res_14_V_write_assign52, %branch143.i ], [ %acc_8_V, %branch142.i ], [ %res_14_V_write_assign52, %branch141.i ], [ %res_14_V_write_assign52, %branch140.i ], [ %res_14_V_write_assign52, %branch139.i ], [ %res_14_V_write_assign52, %branch138.i ], [ %res_14_V_write_assign52, %branch137.i ], [ %res_14_V_write_assign52, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i ]"   --->   Operation 147 'phi' 'acc_V_14_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%acc_V_13_1_i = phi i25 [ %res_13_V_write_assign54, %branch143.i ], [ %res_13_V_write_assign54, %branch142.i ], [ %acc_8_V, %branch141.i ], [ %res_13_V_write_assign54, %branch140.i ], [ %res_13_V_write_assign54, %branch139.i ], [ %res_13_V_write_assign54, %branch138.i ], [ %res_13_V_write_assign54, %branch137.i ], [ %res_13_V_write_assign54, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i ]"   --->   Operation 148 'phi' 'acc_V_13_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%acc_V_12_1_i = phi i25 [ %res_12_V_write_assign56, %branch143.i ], [ %res_12_V_write_assign56, %branch142.i ], [ %res_12_V_write_assign56, %branch141.i ], [ %acc_8_V, %branch140.i ], [ %res_12_V_write_assign56, %branch139.i ], [ %res_12_V_write_assign56, %branch138.i ], [ %res_12_V_write_assign56, %branch137.i ], [ %res_12_V_write_assign56, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i ]"   --->   Operation 149 'phi' 'acc_V_12_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%acc_V_11_1_i = phi i25 [ %res_11_V_write_assign58, %branch143.i ], [ %res_11_V_write_assign58, %branch142.i ], [ %res_11_V_write_assign58, %branch141.i ], [ %res_11_V_write_assign58, %branch140.i ], [ %acc_8_V, %branch139.i ], [ %res_11_V_write_assign58, %branch138.i ], [ %res_11_V_write_assign58, %branch137.i ], [ %res_11_V_write_assign58, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i ]"   --->   Operation 150 'phi' 'acc_V_11_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%acc_V_10_1_i = phi i25 [ %res_10_V_write_assign60, %branch143.i ], [ %res_10_V_write_assign60, %branch142.i ], [ %res_10_V_write_assign60, %branch141.i ], [ %res_10_V_write_assign60, %branch140.i ], [ %res_10_V_write_assign60, %branch139.i ], [ %acc_8_V, %branch138.i ], [ %res_10_V_write_assign60, %branch137.i ], [ %res_10_V_write_assign60, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i ]"   --->   Operation 151 'phi' 'acc_V_10_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%acc_V_9_1_i = phi i25 [ %res_9_V_write_assign62, %branch143.i ], [ %res_9_V_write_assign62, %branch142.i ], [ %res_9_V_write_assign62, %branch141.i ], [ %res_9_V_write_assign62, %branch140.i ], [ %res_9_V_write_assign62, %branch139.i ], [ %res_9_V_write_assign62, %branch138.i ], [ %acc_8_V, %branch137.i ], [ %res_9_V_write_assign62, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i ]"   --->   Operation 152 'phi' 'acc_V_9_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%acc_V_8_1_i = phi i25 [ %res_8_V_write_assign64, %branch143.i ], [ %res_8_V_write_assign64, %branch142.i ], [ %res_8_V_write_assign64, %branch141.i ], [ %res_8_V_write_assign64, %branch140.i ], [ %res_8_V_write_assign64, %branch139.i ], [ %res_8_V_write_assign64, %branch138.i ], [ %res_8_V_write_assign64, %branch137.i ], [ %acc_8_V, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i ]"   --->   Operation 153 'phi' 'acc_V_8_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/3] (0.00ns) (grouped into DSP with root node acc_16_V)   --->   "%mul_ln1118_653 = mul i20 %sext_ln1116, %sext_ln1118_513" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 154 'mul' 'mul_ln1118_653' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%or_ln = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 -2, i3 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 155 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (3.20ns)   --->   "%phi_ln1265_2_i = call i25 @_ssdm_op_Mux.ap_auto.32i25.i5(i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_16_V_write_assign48, i25 %res_17_V_write_assign46, i25 %res_18_V_write_assign44, i25 %res_19_V_write_assign42, i25 %res_20_V_write_assign40, i25 %res_21_V_write_assign38, i25 %res_22_V_write_assign36, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i5 %or_ln)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 156 'mux' 'phi_ln1265_2_i' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns) (grouped into DSP with root node acc_16_V)   --->   "%sext_ln703_654 = sext i20 %mul_ln1118_653 to i25" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 157 'sext' 'sext_ln703_654' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (3.02ns) (root node of the DSP)   --->   "%acc_16_V = add i25 %phi_ln1265_2_i, %sext_ln703_654" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 158 'add' 'acc_16_V' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 159 [1/1] (1.76ns)   --->   "switch i5 %or_ln, label %branch87.i [
    i5 -16, label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i
    i5 -15, label %branch81.i
    i5 -14, label %branch82.i
    i5 -13, label %branch83.i
    i5 -12, label %branch84.i
    i5 -11, label %branch85.i
    i5 -10, label %branch86.i
  ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 159 'switch' <Predicate = true> <Delay = 1.76>
ST_5 : Operation 160 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 160 'br' <Predicate = (or_ln == 22)> <Delay = 1.76>
ST_5 : Operation 161 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 161 'br' <Predicate = (or_ln == 21)> <Delay = 1.76>
ST_5 : Operation 162 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 162 'br' <Predicate = (or_ln == 20)> <Delay = 1.76>
ST_5 : Operation 163 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 163 'br' <Predicate = (or_ln == 19)> <Delay = 1.76>
ST_5 : Operation 164 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 164 'br' <Predicate = (or_ln == 18)> <Delay = 1.76>
ST_5 : Operation 165 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 165 'br' <Predicate = (or_ln == 17)> <Delay = 1.76>
ST_5 : Operation 166 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 166 'br' <Predicate = (or_ln != 16 & or_ln != 17 & or_ln != 18 & or_ln != 19 & or_ln != 20 & or_ln != 21 & or_ln != 22)> <Delay = 1.76>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%acc_V_23_1_i = phi i25 [ %acc_16_V, %branch87.i ], [ %res_23_V_write_assign34, %branch86.i ], [ %res_23_V_write_assign34, %branch85.i ], [ %res_23_V_write_assign34, %branch84.i ], [ %res_23_V_write_assign34, %branch83.i ], [ %res_23_V_write_assign34, %branch82.i ], [ %res_23_V_write_assign34, %branch81.i ], [ %res_23_V_write_assign34, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i ]"   --->   Operation 167 'phi' 'acc_V_23_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%acc_V_22_1_i = phi i25 [ %res_22_V_write_assign36, %branch87.i ], [ %acc_16_V, %branch86.i ], [ %res_22_V_write_assign36, %branch85.i ], [ %res_22_V_write_assign36, %branch84.i ], [ %res_22_V_write_assign36, %branch83.i ], [ %res_22_V_write_assign36, %branch82.i ], [ %res_22_V_write_assign36, %branch81.i ], [ %res_22_V_write_assign36, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i ]"   --->   Operation 168 'phi' 'acc_V_22_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%acc_V_21_1_i = phi i25 [ %res_21_V_write_assign38, %branch87.i ], [ %res_21_V_write_assign38, %branch86.i ], [ %acc_16_V, %branch85.i ], [ %res_21_V_write_assign38, %branch84.i ], [ %res_21_V_write_assign38, %branch83.i ], [ %res_21_V_write_assign38, %branch82.i ], [ %res_21_V_write_assign38, %branch81.i ], [ %res_21_V_write_assign38, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i ]"   --->   Operation 169 'phi' 'acc_V_21_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%acc_V_20_1_i = phi i25 [ %res_20_V_write_assign40, %branch87.i ], [ %res_20_V_write_assign40, %branch86.i ], [ %res_20_V_write_assign40, %branch85.i ], [ %acc_16_V, %branch84.i ], [ %res_20_V_write_assign40, %branch83.i ], [ %res_20_V_write_assign40, %branch82.i ], [ %res_20_V_write_assign40, %branch81.i ], [ %res_20_V_write_assign40, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i ]"   --->   Operation 170 'phi' 'acc_V_20_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%acc_V_19_1_i = phi i25 [ %res_19_V_write_assign42, %branch87.i ], [ %res_19_V_write_assign42, %branch86.i ], [ %res_19_V_write_assign42, %branch85.i ], [ %res_19_V_write_assign42, %branch84.i ], [ %acc_16_V, %branch83.i ], [ %res_19_V_write_assign42, %branch82.i ], [ %res_19_V_write_assign42, %branch81.i ], [ %res_19_V_write_assign42, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i ]"   --->   Operation 171 'phi' 'acc_V_19_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%acc_V_18_1_i = phi i25 [ %res_18_V_write_assign44, %branch87.i ], [ %res_18_V_write_assign44, %branch86.i ], [ %res_18_V_write_assign44, %branch85.i ], [ %res_18_V_write_assign44, %branch84.i ], [ %res_18_V_write_assign44, %branch83.i ], [ %acc_16_V, %branch82.i ], [ %res_18_V_write_assign44, %branch81.i ], [ %res_18_V_write_assign44, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i ]"   --->   Operation 172 'phi' 'acc_V_18_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%acc_V_17_1_i = phi i25 [ %res_17_V_write_assign46, %branch87.i ], [ %res_17_V_write_assign46, %branch86.i ], [ %res_17_V_write_assign46, %branch85.i ], [ %res_17_V_write_assign46, %branch84.i ], [ %res_17_V_write_assign46, %branch83.i ], [ %res_17_V_write_assign46, %branch82.i ], [ %acc_16_V, %branch81.i ], [ %res_17_V_write_assign46, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i ]"   --->   Operation 173 'phi' 'acc_V_17_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%acc_V_16_1_i = phi i25 [ %res_16_V_write_assign48, %branch87.i ], [ %res_16_V_write_assign48, %branch86.i ], [ %res_16_V_write_assign48, %branch85.i ], [ %res_16_V_write_assign48, %branch84.i ], [ %res_16_V_write_assign48, %branch83.i ], [ %res_16_V_write_assign48, %branch82.i ], [ %res_16_V_write_assign48, %branch81.i ], [ %acc_16_V, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i ]"   --->   Operation 174 'phi' 'acc_V_16_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/3] (0.00ns) (grouped into DSP with root node acc_24_V)   --->   "%mul_ln1118_654 = mul i20 %sext_ln1116, %sext_ln1118_514" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 175 'mul' 'mul_ln1118_654' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 176 [1/1] (3.20ns)   --->   "%phi_ln1265_3_i = call i25 @_ssdm_op_Mux.ap_auto.32i25.i5(i25 %res_24_V_write_assign32, i25 %res_25_V_write_assign30, i25 %res_26_V_write_assign28, i25 %res_27_V_write_assign26, i25 %res_28_V_write_assign24, i25 %res_29_V_write_assign22, i25 %res_30_V_write_assign20, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i5 %zext_ln1265)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 176 'mux' 'phi_ln1265_3_i' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns) (grouped into DSP with root node acc_24_V)   --->   "%sext_ln703_655 = sext i20 %mul_ln1118_654 to i25" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 177 'sext' 'sext_ln703_655' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (3.02ns) (root node of the DSP)   --->   "%acc_24_V = add i25 %phi_ln1265_3_i, %sext_ln703_655" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 178 'add' 'acc_24_V' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 179 [1/1] (1.76ns)   --->   "switch i3 %out_index, label %branch31.i [
    i3 0, label %ReuseLoop_end
    i3 1, label %branch25.i
    i3 2, label %branch26.i
    i3 3, label %branch27.i
    i3 -4, label %branch28.i
    i3 -3, label %branch29.i
    i3 -2, label %branch30.i
  ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 179 'switch' <Predicate = true> <Delay = 1.76>
ST_5 : Operation 180 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 180 'br' <Predicate = (out_index == 6)> <Delay = 1.76>
ST_5 : Operation 181 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 181 'br' <Predicate = (out_index == 5)> <Delay = 1.76>
ST_5 : Operation 182 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 182 'br' <Predicate = (out_index == 4)> <Delay = 1.76>
ST_5 : Operation 183 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 183 'br' <Predicate = (out_index == 3)> <Delay = 1.76>
ST_5 : Operation 184 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 184 'br' <Predicate = (out_index == 2)> <Delay = 1.76>
ST_5 : Operation 185 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 185 'br' <Predicate = (out_index == 1)> <Delay = 1.76>
ST_5 : Operation 186 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 186 'br' <Predicate = (out_index == 7)> <Delay = 1.76>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%acc_V_31_1_i = phi i25 [ %acc_24_V, %branch31.i ], [ %res_31_V_write_assign18, %branch30.i ], [ %res_31_V_write_assign18, %branch29.i ], [ %res_31_V_write_assign18, %branch28.i ], [ %res_31_V_write_assign18, %branch27.i ], [ %res_31_V_write_assign18, %branch26.i ], [ %res_31_V_write_assign18, %branch25.i ], [ %res_31_V_write_assign18, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i ]"   --->   Operation 187 'phi' 'acc_V_31_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%acc_V_30_1_i = phi i25 [ %res_30_V_write_assign20, %branch31.i ], [ %acc_24_V, %branch30.i ], [ %res_30_V_write_assign20, %branch29.i ], [ %res_30_V_write_assign20, %branch28.i ], [ %res_30_V_write_assign20, %branch27.i ], [ %res_30_V_write_assign20, %branch26.i ], [ %res_30_V_write_assign20, %branch25.i ], [ %res_30_V_write_assign20, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i ]"   --->   Operation 188 'phi' 'acc_V_30_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%acc_V_29_1_i = phi i25 [ %res_29_V_write_assign22, %branch31.i ], [ %res_29_V_write_assign22, %branch30.i ], [ %acc_24_V, %branch29.i ], [ %res_29_V_write_assign22, %branch28.i ], [ %res_29_V_write_assign22, %branch27.i ], [ %res_29_V_write_assign22, %branch26.i ], [ %res_29_V_write_assign22, %branch25.i ], [ %res_29_V_write_assign22, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i ]"   --->   Operation 189 'phi' 'acc_V_29_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%acc_V_28_1_i = phi i25 [ %res_28_V_write_assign24, %branch31.i ], [ %res_28_V_write_assign24, %branch30.i ], [ %res_28_V_write_assign24, %branch29.i ], [ %acc_24_V, %branch28.i ], [ %res_28_V_write_assign24, %branch27.i ], [ %res_28_V_write_assign24, %branch26.i ], [ %res_28_V_write_assign24, %branch25.i ], [ %res_28_V_write_assign24, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i ]"   --->   Operation 190 'phi' 'acc_V_28_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%acc_V_27_1_i = phi i25 [ %res_27_V_write_assign26, %branch31.i ], [ %res_27_V_write_assign26, %branch30.i ], [ %res_27_V_write_assign26, %branch29.i ], [ %res_27_V_write_assign26, %branch28.i ], [ %acc_24_V, %branch27.i ], [ %res_27_V_write_assign26, %branch26.i ], [ %res_27_V_write_assign26, %branch25.i ], [ %res_27_V_write_assign26, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i ]"   --->   Operation 191 'phi' 'acc_V_27_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%acc_V_26_1_i = phi i25 [ %res_26_V_write_assign28, %branch31.i ], [ %res_26_V_write_assign28, %branch30.i ], [ %res_26_V_write_assign28, %branch29.i ], [ %res_26_V_write_assign28, %branch28.i ], [ %res_26_V_write_assign28, %branch27.i ], [ %acc_24_V, %branch26.i ], [ %res_26_V_write_assign28, %branch25.i ], [ %res_26_V_write_assign28, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i ]"   --->   Operation 192 'phi' 'acc_V_26_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%acc_V_25_1_i = phi i25 [ %res_25_V_write_assign30, %branch31.i ], [ %res_25_V_write_assign30, %branch30.i ], [ %res_25_V_write_assign30, %branch29.i ], [ %res_25_V_write_assign30, %branch28.i ], [ %res_25_V_write_assign30, %branch27.i ], [ %res_25_V_write_assign30, %branch26.i ], [ %acc_24_V, %branch25.i ], [ %res_25_V_write_assign30, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i ]"   --->   Operation 193 'phi' 'acc_V_25_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%acc_V_24_1_i = phi i25 [ %res_24_V_write_assign32, %branch31.i ], [ %res_24_V_write_assign32, %branch30.i ], [ %res_24_V_write_assign32, %branch29.i ], [ %res_24_V_write_assign32, %branch28.i ], [ %res_24_V_write_assign32, %branch27.i ], [ %res_24_V_write_assign32, %branch26.i ], [ %res_24_V_write_assign32, %branch25.i ], [ %acc_24_V, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i ]"   --->   Operation 194 'phi' 'acc_V_24_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str38, i32 %tmp_1021_i)" [firmware/nnet_utils/nnet_dense_resource.h:158]   --->   Operation 195 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%empty_338 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 72, i64 72, i64 72)"   --->   Operation 196 'speclooptripcount' 'empty_338' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "br i1 %icmp_ln135, label %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit", label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } undef, i25 %acc_V_0_1_i, 0" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 198 'insertvalue' 'mrv_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_i, i25 %acc_V_1_1_i, 1" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 199 'insertvalue' 'mrv_1_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_1_i, i25 %acc_V_2_1_i, 2" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 200 'insertvalue' 'mrv_2_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_2_i, i25 %acc_V_3_1_i, 3" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 201 'insertvalue' 'mrv_3_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%mrv_4_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_3_i, i25 %acc_V_4_1_i, 4" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 202 'insertvalue' 'mrv_4_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%mrv_5_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_4_i, i25 %acc_V_5_1_i, 5" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 203 'insertvalue' 'mrv_5_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%mrv_6_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_5_i, i25 %acc_V_6_1_i, 6" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 204 'insertvalue' 'mrv_6_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%mrv_7_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_6_i, i25 %acc_V_7_1_i, 7" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 205 'insertvalue' 'mrv_7_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%mrv_8_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_7_i, i25 %acc_V_8_1_i, 8" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 206 'insertvalue' 'mrv_8_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%mrv_9_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_8_i, i25 %acc_V_9_1_i, 9" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 207 'insertvalue' 'mrv_9_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%mrv_10_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_9_i, i25 %acc_V_10_1_i, 10" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 208 'insertvalue' 'mrv_10_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%mrv_11_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_10_i, i25 %acc_V_11_1_i, 11" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 209 'insertvalue' 'mrv_11_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%mrv_12_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_11_i, i25 %acc_V_12_1_i, 12" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 210 'insertvalue' 'mrv_12_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%mrv_13_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_12_i, i25 %acc_V_13_1_i, 13" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 211 'insertvalue' 'mrv_13_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%mrv_14_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_13_i, i25 %acc_V_14_1_i, 14" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 212 'insertvalue' 'mrv_14_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%mrv_15_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_14_i, i25 %acc_V_15_1_i, 15" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 213 'insertvalue' 'mrv_15_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%mrv_16_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_15_i, i25 %acc_V_16_1_i, 16" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 214 'insertvalue' 'mrv_16_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%mrv_17_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_16_i, i25 %acc_V_17_1_i, 17" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 215 'insertvalue' 'mrv_17_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%mrv_18_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_17_i, i25 %acc_V_18_1_i, 18" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 216 'insertvalue' 'mrv_18_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%mrv_19_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_18_i, i25 %acc_V_19_1_i, 19" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 217 'insertvalue' 'mrv_19_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%mrv_20_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_19_i, i25 %acc_V_20_1_i, 20" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 218 'insertvalue' 'mrv_20_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%mrv_21_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_20_i, i25 %acc_V_21_1_i, 21" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 219 'insertvalue' 'mrv_21_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%mrv_22_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_21_i, i25 %acc_V_22_1_i, 22" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 220 'insertvalue' 'mrv_22_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%mrv_23_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_22_i, i25 %acc_V_23_1_i, 23" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 221 'insertvalue' 'mrv_23_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%mrv_24_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_23_i, i25 %acc_V_24_1_i, 24" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 222 'insertvalue' 'mrv_24_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%mrv_25_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_24_i, i25 %acc_V_25_1_i, 25" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 223 'insertvalue' 'mrv_25_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%mrv_26_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_25_i, i25 %acc_V_26_1_i, 26" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 224 'insertvalue' 'mrv_26_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%mrv_27_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_26_i, i25 %acc_V_27_1_i, 27" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 225 'insertvalue' 'mrv_27_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%mrv_28_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_27_i, i25 %acc_V_28_1_i, 28" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 226 'insertvalue' 'mrv_28_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%mrv_29_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_28_i, i25 %acc_V_29_1_i, 29" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 227 'insertvalue' 'mrv_29_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%mrv_30_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_29_i, i25 %acc_V_30_1_i, 30" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 228 'insertvalue' 'mrv_30_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%mrv_31_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_30_i, i25 %acc_V_31_1_i, 31" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 229 'insertvalue' 'mrv_31_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return({ i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_31_i)" [firmware/nnet_utils/nnet_dense_resource.h:106]   --->   Operation 230 'return' <Predicate = (icmp_ln135)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [18]  (1.77 ns)

 <State 2>: 5.72ns
The critical path consists of the following:
	'phi' operation ('in_index_0_i81', firmware/nnet_utils/nnet_dense_resource.h:154) with incoming values : ('select_ln154', firmware/nnet_utils/nnet_dense_resource.h:154) [20]  (0 ns)
	'add' operation ('in_index', firmware/nnet_utils/nnet_dense_resource.h:153) [224]  (2.55 ns)
	'icmp' operation ('icmp_ln154', firmware/nnet_utils/nnet_dense_resource.h:154) [225]  (2.47 ns)
	'select' operation ('select_ln154', firmware/nnet_utils/nnet_dense_resource.h:154) [226]  (0.698 ns)

 <State 3>: 4.3ns
The critical path consists of the following:
	'load' operation ('w2_V_load', firmware/nnet_utils/nnet_dense_resource.h:145) on array 'w2_V' [99]  (3.25 ns)
	'mul' operation of DSP[199] ('mul_ln1118_654', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145) [196]  (1.05 ns)

 <State 4>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[108] ('mul_ln1118', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145) [103]  (1.05 ns)

 <State 5>: 7.99ns
The critical path consists of the following:
	'phi' operation ('res_8_V_write_assign64', firmware/nnet_utils/nnet_dense_resource.h:145) with incoming values : ('acc[8].V', firmware/nnet_utils/nnet_dense_resource.h:145) [29]  (0 ns)
	'mux' operation ('phi_ln1265_1_i', firmware/nnet_utils/nnet_dense_resource.h:145) [136]  (3.21 ns)
	'add' operation of DSP[138] ('acc[8].V', firmware/nnet_utils/nnet_dense_resource.h:145) [138]  (3.02 ns)
	multiplexor before 'phi' operation ('acc[15].V') with incoming values : ('acc[8].V', firmware/nnet_utils/nnet_dense_resource.h:145) [155]  (1.77 ns)
	'phi' operation ('acc[15].V') with incoming values : ('acc[8].V', firmware/nnet_utils/nnet_dense_resource.h:145) [155]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
