

================================================================
== Vitis HLS Report for 'sha3_256_hls'
================================================================
* Date:           Tue Aug  5 17:14:37 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha3_256_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynq
* Target device:  xa7z010-clg400-1I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.580 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_keccak_absorb_once_hls_fu_180                |keccak_absorb_once_hls                |        ?|        ?|          ?|          ?|    ?|    ?|                                              no|
        |grp_KeccakF1600_StatePermute_HLS_fu_198          |KeccakF1600_StatePermute_HLS          |       34|       34|   0.340 us|   0.340 us|   34|   34|                                              no|
        |grp_sha3_256_hls_Pipeline_extract_output_fu_207  |sha3_256_hls_Pipeline_extract_output  |        5|        5|  50.000 ns|  50.000 ns|    4|    4|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.84>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%inlen_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %inlen"   --->   Operation 8 'read' 'inlen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.32ns)   --->   "%s = alloca i64 1" [../fips202.c:318]   --->   Operation 9 'alloca' 's' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 10 [1/1] (2.32ns)   --->   "%s_1 = alloca i64 1" [../fips202.c:318]   --->   Operation 10 'alloca' 's_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 11 [1/1] (2.32ns)   --->   "%s_2 = alloca i64 1" [../fips202.c:318]   --->   Operation 11 'alloca' 's_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 12 [1/1] (2.32ns)   --->   "%s_3 = alloca i64 1" [../fips202.c:318]   --->   Operation 12 'alloca' 's_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 13 [1/1] (2.32ns)   --->   "%s_4 = alloca i64 1" [../fips202.c:318]   --->   Operation 13 'alloca' 's_4' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 14 [2/2] (3.52ns)   --->   "%call_ln321 = call void @keccak_absorb_once_hls, i64 %s, i64 %s_1, i64 %s_2, i64 %s_3, i64 %s_4, i8 %in_r, i64 %inlen_read" [../fips202.c:321]   --->   Operation 14 'call' 'call_ln321' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln321 = call void @keccak_absorb_once_hls, i64 %s, i64 %s_1, i64 %s_2, i64 %s_3, i64 %s_4, i8 %in_r, i64 %inlen_read" [../fips202.c:321]   --->   Operation 15 'call' 'call_ln321' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln322 = call void @KeccakF1600_StatePermute_HLS, i64 %s, i64 %s_1, i64 %s_2, i64 %s_3, i64 %s_4" [../fips202.c:322]   --->   Operation 16 'call' 'call_ln322' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln322 = call void @KeccakF1600_StatePermute_HLS, i64 %s, i64 %s_1, i64 %s_2, i64 %s_3, i64 %s_4" [../fips202.c:322]   --->   Operation 17 'call' 'call_ln322' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i64 0, i64 0" [../fips202.c:321]   --->   Operation 18 'getelementptr' 's_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%s_1_addr = getelementptr i64 %s_1, i64 0, i64 0" [../fips202.c:321]   --->   Operation 19 'getelementptr' 's_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%s_2_addr = getelementptr i64 %s_2, i64 0, i64 0" [../fips202.c:321]   --->   Operation 20 'getelementptr' 's_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%s_3_addr = getelementptr i64 %s_3, i64 0, i64 0" [../fips202.c:321]   --->   Operation 21 'getelementptr' 's_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [2/2] (2.32ns)   --->   "%s_load = load i3 %s_addr" [../fips202.c:321]   --->   Operation 22 'load' 's_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 23 [2/2] (2.32ns)   --->   "%s_1_load = load i3 %s_1_addr" [../fips202.c:321]   --->   Operation 23 'load' 's_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 24 [2/2] (2.32ns)   --->   "%s_2_load = load i3 %s_2_addr" [../fips202.c:321]   --->   Operation 24 'load' 's_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 25 [2/2] (2.32ns)   --->   "%s_3_load = load i3 %s_3_addr" [../fips202.c:321]   --->   Operation 25 'load' 's_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 6 <SV = 5> <Delay = 4.14>
ST_6 : Operation 26 [1/2] ( I:2.32ns O:2.32ns )   --->   "%s_load = load i3 %s_addr" [../fips202.c:321]   --->   Operation 26 'load' 's_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 27 [1/2] ( I:2.32ns O:2.32ns )   --->   "%s_1_load = load i3 %s_1_addr" [../fips202.c:321]   --->   Operation 27 'load' 's_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 28 [1/2] ( I:2.32ns O:2.32ns )   --->   "%s_2_load = load i3 %s_2_addr" [../fips202.c:321]   --->   Operation 28 'load' 's_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 29 [1/2] ( I:2.32ns O:2.32ns )   --->   "%s_3_load = load i3 %s_3_addr" [../fips202.c:321]   --->   Operation 29 'load' 's_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 30 [2/2] (1.82ns)   --->   "%call_ln321 = call void @sha3_256_hls_Pipeline_extract_output, i8 %h_31, i8 %h_30, i8 %h_29, i8 %h_28, i8 %h_27, i8 %h_26, i8 %h_25, i8 %h_24, i8 %h_23, i8 %h_22, i8 %h_21, i8 %h_20, i8 %h_19, i8 %h_18, i8 %h_17, i8 %h_16, i8 %h_15, i8 %h_14, i8 %h_13, i8 %h_12, i8 %h_11, i8 %h_10, i8 %h_9, i8 %h_8, i8 %h_7, i8 %h_6, i8 %h_5, i8 %h_4, i8 %h_3, i8 %h_2, i8 %h_1, i8 %h_0, i64 %s_load, i64 %s_1_load, i64 %s_2_load, i64 %s_3_load" [../fips202.c:321]   --->   Operation 30 'call' 'call_ln321' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 4.74>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%spectopmodule_ln311 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [../fips202.c:311]   --->   Operation 31 'spectopmodule' 'spectopmodule_ln311' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln311 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0" [../fips202.c:311]   --->   Operation 32 'specinterface' 'specinterface_ln311' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_0"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_1"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_2"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_3"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_4"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_5"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_6"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_7"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_8"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_8, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_9"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_10"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_10, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_11"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_12"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_12, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_13"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_14"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_14, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_15"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_16"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_16, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_17"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_17, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_18"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_18, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_19"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_19, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_20"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_20, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_21"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_21, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_22"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_22, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_23"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_23, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_24"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_24, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_25"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_25, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_26"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_26, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_27"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_27, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_28"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_28, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_29"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_29, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_30"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_30, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h_31"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h_31, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_r"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %inlen"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inlen, void @empty_2, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/2] (4.74ns)   --->   "%call_ln321 = call void @sha3_256_hls_Pipeline_extract_output, i8 %h_31, i8 %h_30, i8 %h_29, i8 %h_28, i8 %h_27, i8 %h_26, i8 %h_25, i8 %h_24, i8 %h_23, i8 %h_22, i8 %h_21, i8 %h_20, i8 %h_19, i8 %h_18, i8 %h_17, i8 %h_16, i8 %h_15, i8 %h_14, i8 %h_13, i8 %h_12, i8 %h_11, i8 %h_10, i8 %h_9, i8 %h_8, i8 %h_7, i8 %h_6, i8 %h_5, i8 %h_4, i8 %h_3, i8 %h_2, i8 %h_1, i8 %h_0, i64 %s_load, i64 %s_1_load, i64 %s_2_load, i64 %s_3_load" [../fips202.c:321]   --->   Operation 101 'call' 'call_ln321' <Predicate = true> <Delay = 4.74> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln329 = ret" [../fips202.c:329]   --->   Operation 102 'ret' 'ret_ln329' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ h_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ inlen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inlen_read          (read         ) [ 00100000]
s                   (alloca       ) [ 00111100]
s_1                 (alloca       ) [ 00111100]
s_2                 (alloca       ) [ 00111100]
s_3                 (alloca       ) [ 00111100]
s_4                 (alloca       ) [ 00111000]
call_ln321          (call         ) [ 00000000]
call_ln322          (call         ) [ 00000000]
s_addr              (getelementptr) [ 00000010]
s_1_addr            (getelementptr) [ 00000010]
s_2_addr            (getelementptr) [ 00000010]
s_3_addr            (getelementptr) [ 00000010]
s_load              (load         ) [ 00000001]
s_1_load            (load         ) [ 00000001]
s_2_load            (load         ) [ 00000001]
s_3_load            (load         ) [ 00000001]
spectopmodule_ln311 (spectopmodule) [ 00000000]
specinterface_ln311 (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
call_ln321          (call         ) [ 00000000]
ret_ln329           (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="h_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="h_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="h_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="h_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="h_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="h_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="h_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="h_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="h_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="h_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="h_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="h_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="h_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="h_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="h_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="h_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="h_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="h_17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="h_18">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_18"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="h_19">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_19"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="h_20">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_20"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="h_21">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_21"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="h_22">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_22"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="h_23">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_23"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="h_24">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_24"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="h_25">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_25"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="h_26">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_26"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="h_27">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_27"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="h_28">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_28"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="h_29">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_29"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="h_30">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_30"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="h_31">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_31"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="in_r">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="inlen">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inlen"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keccak_absorb_once_hls"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePermute_HLS"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha3_256_hls_Pipeline_extract_output"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="s_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="s_1_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="s_2_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="s_3_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="s_4_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_4/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="inlen_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inlen_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="s_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="s_1_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_1_addr/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="s_2_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_2_addr/5 "/>
</bind>
</comp>

<comp id="149" class="1004" name="s_3_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_3_addr/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_load/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_1_load/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_2_load/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_3_load/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_keccak_absorb_once_hls_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="0" index="2" bw="64" slack="0"/>
<pin id="184" dir="0" index="3" bw="64" slack="0"/>
<pin id="185" dir="0" index="4" bw="64" slack="0"/>
<pin id="186" dir="0" index="5" bw="64" slack="0"/>
<pin id="187" dir="0" index="6" bw="8" slack="0"/>
<pin id="188" dir="0" index="7" bw="64" slack="0"/>
<pin id="189" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln321/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_KeccakF1600_StatePermute_HLS_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="202" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="203" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="204" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="205" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln322/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_sha3_256_hls_Pipeline_extract_output_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="0"/>
<pin id="210" dir="0" index="2" bw="8" slack="0"/>
<pin id="211" dir="0" index="3" bw="8" slack="0"/>
<pin id="212" dir="0" index="4" bw="8" slack="0"/>
<pin id="213" dir="0" index="5" bw="8" slack="0"/>
<pin id="214" dir="0" index="6" bw="8" slack="0"/>
<pin id="215" dir="0" index="7" bw="8" slack="0"/>
<pin id="216" dir="0" index="8" bw="8" slack="0"/>
<pin id="217" dir="0" index="9" bw="8" slack="0"/>
<pin id="218" dir="0" index="10" bw="8" slack="0"/>
<pin id="219" dir="0" index="11" bw="8" slack="0"/>
<pin id="220" dir="0" index="12" bw="8" slack="0"/>
<pin id="221" dir="0" index="13" bw="8" slack="0"/>
<pin id="222" dir="0" index="14" bw="8" slack="0"/>
<pin id="223" dir="0" index="15" bw="8" slack="0"/>
<pin id="224" dir="0" index="16" bw="8" slack="0"/>
<pin id="225" dir="0" index="17" bw="8" slack="0"/>
<pin id="226" dir="0" index="18" bw="8" slack="0"/>
<pin id="227" dir="0" index="19" bw="8" slack="0"/>
<pin id="228" dir="0" index="20" bw="8" slack="0"/>
<pin id="229" dir="0" index="21" bw="8" slack="0"/>
<pin id="230" dir="0" index="22" bw="8" slack="0"/>
<pin id="231" dir="0" index="23" bw="8" slack="0"/>
<pin id="232" dir="0" index="24" bw="8" slack="0"/>
<pin id="233" dir="0" index="25" bw="8" slack="0"/>
<pin id="234" dir="0" index="26" bw="8" slack="0"/>
<pin id="235" dir="0" index="27" bw="8" slack="0"/>
<pin id="236" dir="0" index="28" bw="8" slack="0"/>
<pin id="237" dir="0" index="29" bw="8" slack="0"/>
<pin id="238" dir="0" index="30" bw="8" slack="0"/>
<pin id="239" dir="0" index="31" bw="8" slack="0"/>
<pin id="240" dir="0" index="32" bw="8" slack="0"/>
<pin id="241" dir="0" index="33" bw="64" slack="0"/>
<pin id="242" dir="0" index="34" bw="64" slack="0"/>
<pin id="243" dir="0" index="35" bw="64" slack="0"/>
<pin id="244" dir="0" index="36" bw="64" slack="0"/>
<pin id="245" dir="1" index="37" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln321/6 "/>
</bind>
</comp>

<comp id="283" class="1005" name="inlen_read_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="1"/>
<pin id="285" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inlen_read "/>
</bind>
</comp>

<comp id="288" class="1005" name="s_addr_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="1"/>
<pin id="290" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="s_addr "/>
</bind>
</comp>

<comp id="293" class="1005" name="s_1_addr_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="1"/>
<pin id="295" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="s_1_addr "/>
</bind>
</comp>

<comp id="298" class="1005" name="s_2_addr_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="1"/>
<pin id="300" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="s_2_addr "/>
</bind>
</comp>

<comp id="303" class="1005" name="s_3_addr_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="1"/>
<pin id="305" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="s_3_addr "/>
</bind>
</comp>

<comp id="308" class="1005" name="s_load_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="1"/>
<pin id="310" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_load "/>
</bind>
</comp>

<comp id="313" class="1005" name="s_1_load_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="1"/>
<pin id="315" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_1_load "/>
</bind>
</comp>

<comp id="318" class="1005" name="s_2_load_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_2_load "/>
</bind>
</comp>

<comp id="323" class="1005" name="s_3_load_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="1"/>
<pin id="325" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_3_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="70" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="70" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="70" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="70" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="70" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="68" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="66" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="76" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="134"><net_src comp="76" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="76" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="76" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="147"><net_src comp="76" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="148"><net_src comp="76" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="76" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="155"><net_src comp="76" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="161"><net_src comp="128" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="135" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="142" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="149" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="190"><net_src comp="72" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="102" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="106" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="110" pin="1"/><net_sink comp="180" pin=3"/></net>

<net id="194"><net_src comp="114" pin="1"/><net_sink comp="180" pin=4"/></net>

<net id="195"><net_src comp="118" pin="1"/><net_sink comp="180" pin=5"/></net>

<net id="196"><net_src comp="64" pin="0"/><net_sink comp="180" pin=6"/></net>

<net id="197"><net_src comp="122" pin="2"/><net_sink comp="180" pin=7"/></net>

<net id="206"><net_src comp="74" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="246"><net_src comp="78" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="247"><net_src comp="62" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="248"><net_src comp="60" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="249"><net_src comp="58" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="250"><net_src comp="56" pin="0"/><net_sink comp="207" pin=4"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="207" pin=5"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="207" pin=6"/></net>

<net id="253"><net_src comp="50" pin="0"/><net_sink comp="207" pin=7"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="207" pin=8"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="207" pin=9"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="207" pin=10"/></net>

<net id="257"><net_src comp="42" pin="0"/><net_sink comp="207" pin=11"/></net>

<net id="258"><net_src comp="40" pin="0"/><net_sink comp="207" pin=12"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="207" pin=13"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="207" pin=14"/></net>

<net id="261"><net_src comp="34" pin="0"/><net_sink comp="207" pin=15"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="207" pin=16"/></net>

<net id="263"><net_src comp="30" pin="0"/><net_sink comp="207" pin=17"/></net>

<net id="264"><net_src comp="28" pin="0"/><net_sink comp="207" pin=18"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="207" pin=19"/></net>

<net id="266"><net_src comp="24" pin="0"/><net_sink comp="207" pin=20"/></net>

<net id="267"><net_src comp="22" pin="0"/><net_sink comp="207" pin=21"/></net>

<net id="268"><net_src comp="20" pin="0"/><net_sink comp="207" pin=22"/></net>

<net id="269"><net_src comp="18" pin="0"/><net_sink comp="207" pin=23"/></net>

<net id="270"><net_src comp="16" pin="0"/><net_sink comp="207" pin=24"/></net>

<net id="271"><net_src comp="14" pin="0"/><net_sink comp="207" pin=25"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="207" pin=26"/></net>

<net id="273"><net_src comp="10" pin="0"/><net_sink comp="207" pin=27"/></net>

<net id="274"><net_src comp="8" pin="0"/><net_sink comp="207" pin=28"/></net>

<net id="275"><net_src comp="6" pin="0"/><net_sink comp="207" pin=29"/></net>

<net id="276"><net_src comp="4" pin="0"/><net_sink comp="207" pin=30"/></net>

<net id="277"><net_src comp="2" pin="0"/><net_sink comp="207" pin=31"/></net>

<net id="278"><net_src comp="0" pin="0"/><net_sink comp="207" pin=32"/></net>

<net id="279"><net_src comp="156" pin="3"/><net_sink comp="207" pin=33"/></net>

<net id="280"><net_src comp="162" pin="3"/><net_sink comp="207" pin=34"/></net>

<net id="281"><net_src comp="168" pin="3"/><net_sink comp="207" pin=35"/></net>

<net id="282"><net_src comp="174" pin="3"/><net_sink comp="207" pin=36"/></net>

<net id="286"><net_src comp="122" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="180" pin=7"/></net>

<net id="291"><net_src comp="128" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="296"><net_src comp="135" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="301"><net_src comp="142" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="306"><net_src comp="149" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="311"><net_src comp="156" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="207" pin=33"/></net>

<net id="316"><net_src comp="162" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="207" pin=34"/></net>

<net id="321"><net_src comp="168" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="207" pin=35"/></net>

<net id="326"><net_src comp="174" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="207" pin=36"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: h_0 | {6 7 }
	Port: h_1 | {6 7 }
	Port: h_2 | {6 7 }
	Port: h_3 | {6 7 }
	Port: h_4 | {6 7 }
	Port: h_5 | {6 7 }
	Port: h_6 | {6 7 }
	Port: h_7 | {6 7 }
	Port: h_8 | {6 7 }
	Port: h_9 | {6 7 }
	Port: h_10 | {6 7 }
	Port: h_11 | {6 7 }
	Port: h_12 | {6 7 }
	Port: h_13 | {6 7 }
	Port: h_14 | {6 7 }
	Port: h_15 | {6 7 }
	Port: h_16 | {6 7 }
	Port: h_17 | {6 7 }
	Port: h_18 | {6 7 }
	Port: h_19 | {6 7 }
	Port: h_20 | {6 7 }
	Port: h_21 | {6 7 }
	Port: h_22 | {6 7 }
	Port: h_23 | {6 7 }
	Port: h_24 | {6 7 }
	Port: h_25 | {6 7 }
	Port: h_26 | {6 7 }
	Port: h_27 | {6 7 }
	Port: h_28 | {6 7 }
	Port: h_29 | {6 7 }
	Port: h_30 | {6 7 }
	Port: h_31 | {6 7 }
 - Input state : 
	Port: sha3_256_hls : in_r | {1 2 }
	Port: sha3_256_hls : inlen | {1 }
  - Chain level:
	State 1
		call_ln321 : 1
	State 2
	State 3
	State 4
	State 5
		s_load : 1
		s_1_load : 1
		s_2_load : 1
		s_3_load : 1
	State 6
		call_ln321 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |        grp_keccak_absorb_once_hls_fu_180        |    20   | 80.8396 |  12114  |  20881  |
|   call   |     grp_KeccakF1600_StatePermute_HLS_fu_198     |    0    |  52.412 |   6741  |  16769  |
|          | grp_sha3_256_hls_Pipeline_extract_output_fu_207 |    0    |    0    |    2    |    40   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   read   |              inlen_read_read_fu_122             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |    20   | 133.252 |  18857  |  37690  |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  s |    0   |   128  |    5   |    0   |
| s_1|    0   |   128  |    5   |    0   |
| s_2|    0   |   128  |    5   |    0   |
| s_3|    0   |   128  |    5   |    0   |
| s_4|    0   |   128  |    5   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   640  |   25   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|inlen_read_reg_283|   64   |
| s_1_addr_reg_293 |    3   |
| s_1_load_reg_313 |   64   |
| s_2_addr_reg_298 |    3   |
| s_2_load_reg_318 |   64   |
| s_3_addr_reg_303 |    3   |
| s_3_load_reg_323 |   64   |
|  s_addr_reg_288  |    3   |
|  s_load_reg_308  |   64   |
+------------------+--------+
|       Total      |   332  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                grp_access_fu_156                |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|                grp_access_fu_162                |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|                grp_access_fu_168                |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|                grp_access_fu_174                |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|        grp_keccak_absorb_once_hls_fu_180        |  p7  |   2  |  64  |   128  ||    0    ||    9    |
| grp_sha3_256_hls_Pipeline_extract_output_fu_207 |  p33 |   2  |  64  |   128  ||    0    ||    9    |
| grp_sha3_256_hls_Pipeline_extract_output_fu_207 |  p34 |   2  |  64  |   128  ||    0    ||    9    |
| grp_sha3_256_hls_Pipeline_extract_output_fu_207 |  p35 |   2  |  64  |   128  ||    0    ||    9    |
| grp_sha3_256_hls_Pipeline_extract_output_fu_207 |  p36 |   2  |  64  |   128  ||    0    ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Total                      |      |      |      |   664  ||  14.292 ||    0    ||    81   |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   20   |   133  |  18857 |  37690 |    -   |
|   Memory  |    0   |    -   |    -   |   640  |   25   |    0   |
|Multiplexer|    -   |    -   |   14   |    0   |   81   |    -   |
|  Register |    -   |    -   |    -   |   332  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   20   |   147  |  19829 |  37796 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
