Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /softslin/vivado_17.1/Vivado/2017.1/bin/unwrapped/lnx64.o/xelab -wto c7f35dab79af4fbf94ffc538e99b6d15 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot bench_tst_cna_behav xil_defaultlib.bench_tst_cna -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture a of entity xil_defaultlib.test_cna [test_cna_default]
Compiling architecture behavioral of entity xil_defaultlib.bench_tst_cna
Built simulation snapshot bench_tst_cna_behav
