
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121983                       # Number of seconds simulated
sim_ticks                                121982793191                       # Number of ticks simulated
final_tick                               1176549320282                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 160891                       # Simulator instruction rate (inst/s)
host_op_rate                                   208325                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6108496                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907676                       # Number of bytes of host memory used
host_seconds                                 19969.37                       # Real time elapsed on the host
sim_insts                                  3212892392                       # Number of instructions simulated
sim_ops                                    4160122731                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1068032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       625536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1559936                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3259136                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1353856                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1353856                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8344                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4887                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12187                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25462                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10577                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10577                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13641                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8755596                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17839                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5128068                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14691                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12788164                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                26717998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13641                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17839                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14691                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              46170                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11098746                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11098746                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11098746                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13641                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8755596                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17839                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5128068                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14691                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12788164                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               37816743                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               146437928                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22788170                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18787599                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2027071                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9096188                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8709963                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2382960                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        88830                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    110844859                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             125227776                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22788170                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11092923                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26136001                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6031460                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3176176                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12856762                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1678179                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    144127655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.066682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.487447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       117991654     81.87%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1343733      0.93%     82.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1913165      1.33%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2519825      1.75%     85.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2834526      1.97%     87.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2108264      1.46%     89.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1206203      0.84%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1790078      1.24%     91.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12420207      8.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    144127655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.155617                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.855159                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       109618685                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4811717                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25666544                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        60319                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3970384                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3638584                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     151076157                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1324                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3970384                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       110374616                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1084454                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2359673                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24973915                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1364608                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     150087078                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          545                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        274201                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       564855                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          384                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    209291608                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    701158147                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    701158147                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        38542571                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39548                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22879                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4123079                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14247584                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7408975                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122302                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1619285                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         145927846                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39509                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136437971                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26663                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21217716                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     50184956                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6173                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    144127655                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.946647                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.506586                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     86438508     59.97%     59.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23208282     16.10%     76.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12853212      8.92%     84.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8314018      5.77%     90.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7646472      5.31%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3041751      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1844734      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       527260      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       253418      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    144127655                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          65454     22.45%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     22.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         99598     34.16%     56.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126474     43.38%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114557992     83.96%     83.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2087617      1.53%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12423887      9.11%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7351806      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136437971                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.931712                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             291526                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002137                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417321783                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    167185417                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133847727                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136729497                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       332918                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2979656                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          132                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          346                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       186531                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           73                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3970384                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         818163                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       110820                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    145967355                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1325359                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14247584                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7408975                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22841                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         84200                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          346                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1184622                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1156135                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2340757                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134602073                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12254930                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1835895                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19605303                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18851644                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7350373                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.919175                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133848023                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133847727                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78400614                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213078137                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.914024                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.367943                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23070642                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2060259                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    140157271                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.876904                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.684017                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     90342421     64.46%     64.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23954535     17.09%     81.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9404014      6.71%     88.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4836414      3.45%     91.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4225507      3.01%     94.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2024370      1.44%     96.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1761513      1.26%     97.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       828314      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2780183      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    140157271                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2780183                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283352153                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          295920591                       # The number of ROB writes
system.switch_cpus0.timesIdled                  46547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2310273                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.464379                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.464379                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.682883                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.682883                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       606466040                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185698749                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      141533036                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               146437928                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24663881                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20202778                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2087209                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10183831                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9768716                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2525822                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96622                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109483493                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             132372564                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24663881                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12294538                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28683817                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6229786                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3615541                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12806011                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1630168                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    145907393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.109818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.533940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117223576     80.34%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2304032      1.58%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3947371      2.71%     84.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2286710      1.57%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1793561      1.23%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1586589      1.09%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          965402      0.66%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2429113      1.66%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13371039      9.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    145907393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168425                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.903950                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       108814289                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4814913                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28080098                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        73828                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4124263                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4046105                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     159521607                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1626                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4124263                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       109349806                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         624390                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3275919                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27600499                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       932512                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     158450938                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         97785                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       540101                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    223710103                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    737188632                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    737188632                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    179432133                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        44277962                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35700                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17875                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2729715                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14686996                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7534689                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        73358                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1716312                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153272461                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35701                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144010722                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        90151                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22606045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49966938                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    145907393                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.987001                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.547228                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     87128752     59.72%     59.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22568620     15.47%     75.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12147759      8.33%     83.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9025119      6.19%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8796430      6.03%     95.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3262802      2.24%     97.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2460185      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       331421      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       186305      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    145907393                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         128141     28.04%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        170587     37.33%     65.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       158215     34.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121546587     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1949610      1.35%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17825      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12988476      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7508224      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144010722                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.983425                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             456943                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003173                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    434475931                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    175914455                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140944458                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144467665                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       296675                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3027568                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       120329                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4124263                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         417837                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        55728                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153308162                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       793248                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14686996                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7534689                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17875                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         45249                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          248                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1202611                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1105259                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2307870                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141770747                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12666923                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2239975                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20174921                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20068907                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7507998                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.968129                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140944509                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140944458                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83332478                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        230783088                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.962486                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361086                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104327129                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128598073                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24710319                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35652                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2104805                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    141783130                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.907005                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.715188                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     89780336     63.32%     63.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25053900     17.67%     80.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9801707      6.91%     87.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5162253      3.64%     91.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4392146      3.10%     94.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2116251      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       984376      0.69%     96.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1539383      1.09%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2952778      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    141783130                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104327129                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128598073                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19073783                       # Number of memory references committed
system.switch_cpus1.commit.loads             11659425                       # Number of loads committed
system.switch_cpus1.commit.membars              17826                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18658283                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115771323                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2659791                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2952778                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           292138744                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310742758                       # The number of ROB writes
system.switch_cpus1.timesIdled                  24499                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 530535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104327129                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128598073                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104327129                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.403642                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.403642                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.712432                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.712432                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       637584068                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196775592                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      148989799                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35652                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               146437928                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21724443                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19041805                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1694398                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10833438                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10497580                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1511813                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        53015                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    114646099                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             120766571                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21724443                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12009393                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24571642                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5530614                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1844700                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13066270                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1067323                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    144888764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.947825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.316639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       120317122     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1235224      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2265349      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1898298      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3480155      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3770146      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          820229      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          642255      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10459986      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    144888764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.148353                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.824695                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       113764157                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      2913494                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24365526                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24304                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3821279                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2329475                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5046                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     136264544                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1297                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3821279                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       114218970                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1349085                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       759634                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23923438                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       816348                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     135311398                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         86175                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       491299                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    179676018                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    613928023                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    613928023                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    145052384                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        34623624                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        19307                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9659                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2594622                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     22552697                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4368624                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        79826                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       967383                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         133739124                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        19307                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        125675742                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       100230                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22103673                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     47462715                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    144888764                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.867395                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.478120                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     92575215     63.89%     63.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21307180     14.71%     78.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10696081      7.38%     85.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7015268      4.84%     90.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7317194      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3785194      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1692496      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       420214      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        79922      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    144888764                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         313708     59.96%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        130973     25.03%     84.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        78504     15.01%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     99188778     78.92%     78.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1052003      0.84%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9648      0.01%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     21087911     16.78%     96.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4337402      3.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     125675742                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.858219                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             523185                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004163                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    396863663                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    155862408                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    122835652                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     126198927                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       234411                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      4071129                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           81                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       131533                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3821279                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         878691                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50203                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    133758431                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        47917                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     22552697                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4368624                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9659                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33188                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          173                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       821251                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1004068                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1825319                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    124325558                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     20762096                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1350184                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            25099328                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19154537                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4337232                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.848998                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             122945489                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            122835652                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         70953944                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        168384522                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.838824                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.421380                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97474840                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    110710387                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     23048954                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        19296                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1699017                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    141067485                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.784804                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.660760                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     99952735     70.85%     70.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15950729     11.31%     82.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11535363      8.18%     90.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2578521      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2935309      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1040923      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4353254      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       877214      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1843437      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    141067485                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97474840                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     110710387                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              22718659                       # Number of memory references committed
system.switch_cpus2.commit.loads             18481568                       # Number of loads committed
system.switch_cpus2.commit.membars               9648                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17338581                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         96638593                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1494985                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1843437                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           272983389                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          271340045                       # The number of ROB writes
system.switch_cpus2.timesIdled                  38490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1549164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97474840                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            110710387                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97474840                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.502315                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.502315                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.665639                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.665639                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       575232548                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      161345078                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      142984368                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         19296                       # number of misc regfile writes
system.l2.replacements                          25462                       # number of replacements
system.l2.tagsinuse                      32767.966166                       # Cycle average of tags in use
system.l2.total_refs                           840104                       # Total number of references to valid blocks.
system.l2.sampled_refs                          58230                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.427340                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1169.085052                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.928775                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4027.489206                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.025295                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2355.940723                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.533225                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5882.023338                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6847.500948                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4122.530596                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8323.909007                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.035678                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000364                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.122909                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000459                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.071898                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000382                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.179505                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.208969                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.125810                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.254026                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        44043                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        29444                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        35923                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  109410                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            43039                       # number of Writeback hits
system.l2.Writeback_hits::total                 43039                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        44043                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29444                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        35923                       # number of demand (read+write) hits
system.l2.demand_hits::total                   109410                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        44043                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29444                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        35923                       # number of overall hits
system.l2.overall_hits::total                  109410                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8337                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4887                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        12187                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 25455                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8344                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4887                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        12187                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25462                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8344                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4887                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        12187                       # number of overall misses
system.l2.overall_misses::total                 25462                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2224719                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1682611017                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3204814                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1023778361                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2348359                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2420462604                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5134629874                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      1455056                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1455056                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2224719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1684066073                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3204814                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1023778361                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2348359                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2420462604                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5136084930                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2224719                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1684066073                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3204814                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1023778361                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2348359                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2420462604                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5136084930                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52380                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        34331                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        48110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              134865                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        43039                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             43039                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 7                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52387                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        34331                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        48110                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               134872                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52387                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        34331                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        48110                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              134872                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.159164                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.142349                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.253315                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.188744                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.159276                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.142349                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.253315                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.188786                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.159276                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.142349                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.253315                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.188786                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 171132.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 201824.519252                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 188518.470588                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 209490.149581                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 167739.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 198610.207926                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 201714.000157                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 207865.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 207865.142857                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 171132.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 201829.586889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 188518.470588                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 209490.149581                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 167739.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 198610.207926                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 201715.691226                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 171132.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 201829.586889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 188518.470588                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 209490.149581                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 167739.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 198610.207926                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 201715.691226                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10577                       # number of writebacks
system.l2.writebacks::total                     10577                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8337                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4887                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        12187                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            25455                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        12187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25462                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        12187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25462                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1466710                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1196714696                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2212316                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    739126270                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1533054                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1710311727                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3651364773                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      1047013                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1047013                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1466710                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1197761709                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2212316                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    739126270                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1533054                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1710311727                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3652411786                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1466710                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1197761709                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2212316                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    739126270                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1533054                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1710311727                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3652411786                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.159164                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.142349                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.253315                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.188744                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.159276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.142349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.253315                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.188786                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.159276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.142349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.253315                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.188786                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 112823.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 143542.604774                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 130136.235294                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 151243.353796                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 109503.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 140339.027406                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 143443.911727                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 149573.285714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 149573.285714                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 112823.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 143547.664070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 130136.235294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 151243.353796                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 109503.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 140339.027406                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 143445.596811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 112823.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 143547.664070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 130136.235294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 151243.353796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 109503.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 140339.027406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 143445.596811                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996265                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012864363                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042065.247984                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996265                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12856746                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12856746                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12856746                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12856746                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12856746                       # number of overall hits
system.cpu0.icache.overall_hits::total       12856746                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2917764                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2917764                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2917764                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2917764                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2917764                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2917764                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12856762                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12856762                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12856762                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12856762                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12856762                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12856762                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 182360.250000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 182360.250000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 182360.250000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 182360.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 182360.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 182360.250000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2332819                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2332819                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2332819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2332819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2332819                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2332819                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 179447.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 179447.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 179447.615385                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 179447.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 179447.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 179447.615385                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52387                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172317115                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52643                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3273.314876                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.281076                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.718924                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911254                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088746                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9124618                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9124618                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185119                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185119                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17540                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17540                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16309737                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16309737                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16309737                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16309737                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       150985                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       150985                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2983                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2983                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       153968                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        153968                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       153968                       # number of overall misses
system.cpu0.dcache.overall_misses::total       153968                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  16199807320                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  16199807320                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    464969045                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    464969045                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  16664776365                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16664776365                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  16664776365                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16664776365                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9275603                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9275603                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16463705                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16463705                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16463705                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16463705                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016278                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016278                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000415                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000415                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009352                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009352                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009352                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009352                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 107294.150545                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 107294.150545                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 155872.961783                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 155872.961783                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108235.323996                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108235.323996                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108235.323996                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108235.323996                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1003945                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 111549.444444                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23946                       # number of writebacks
system.cpu0.dcache.writebacks::total            23946                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        98605                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        98605                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2976                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2976                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       101581                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       101581                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       101581                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       101581                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52380                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52380                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            7                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52387                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52387                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52387                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52387                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4640769472                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4640769472                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1513156                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1513156                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4642282628                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4642282628                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4642282628                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4642282628                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.005647                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005647                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003182                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003182                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003182                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003182                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88598.118977                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88598.118977                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 216165.142857                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 216165.142857                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88615.164602                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88615.164602                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88615.164602                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88615.164602                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.005455                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015950257                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194277.012959                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    16.005455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025650                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740393                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12805991                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12805991                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12805991                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12805991                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12805991                       # number of overall hits
system.cpu1.icache.overall_hits::total       12805991                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3756765                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3756765                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3756765                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3756765                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3756765                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3756765                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12806011                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12806011                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12806011                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12806011                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12806011                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12806011                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 187838.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 187838.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 187838.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 187838.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 187838.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 187838.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3346114                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3346114                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3346114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3346114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3346114                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3346114                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 196830.235294                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 196830.235294                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 196830.235294                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 196830.235294                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 196830.235294                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 196830.235294                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34331                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163509579                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34587                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4727.486599                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.704079                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.295921                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901188                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098812                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9443952                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9443952                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7378707                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7378707                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17852                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17852                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17826                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17826                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16822659                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16822659                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16822659                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16822659                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        87857                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        87857                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        87857                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         87857                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        87857                       # number of overall misses
system.cpu1.dcache.overall_misses::total        87857                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8353341592                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8353341592                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8353341592                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8353341592                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8353341592                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8353341592                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9531809                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9531809                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7378707                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7378707                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17826                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17826                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16910516                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16910516                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16910516                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16910516                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009217                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009217                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005195                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005195                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005195                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005195                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 95078.839387                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95078.839387                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 95078.839387                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95078.839387                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 95078.839387                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95078.839387                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8193                       # number of writebacks
system.cpu1.dcache.writebacks::total             8193                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        53526                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        53526                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        53526                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        53526                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        53526                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        53526                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34331                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34331                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34331                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34331                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34331                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34331                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2989786916                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2989786916                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2989786916                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2989786916                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2989786916                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2989786916                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002030                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002030                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87087.090851                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87087.090851                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87087.090851                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87087.090851                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87087.090851                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87087.090851                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.991543                       # Cycle average of tags in use
system.cpu2.icache.total_refs               921052176                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1702499.401109                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.991543                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022422                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866974                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13066254                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13066254                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13066254                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13066254                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13066254                       # number of overall hits
system.cpu2.icache.overall_hits::total       13066254                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2793263                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2793263                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2793263                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2793263                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2793263                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2793263                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13066270                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13066270                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13066270                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13066270                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13066270                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13066270                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 174578.937500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 174578.937500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 174578.937500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 174578.937500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 174578.937500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 174578.937500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2464759                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2464759                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2464759                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2464759                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2464759                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2464759                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 176054.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 176054.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 176054.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 176054.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 176054.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 176054.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 48110                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               227331544                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 48366                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4700.234545                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.287765                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.712235                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.833155                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.166845                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     18792002                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18792002                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4217779                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4217779                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9662                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9662                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9648                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9648                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     23009781                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        23009781                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     23009781                       # number of overall hits
system.cpu2.dcache.overall_hits::total       23009781                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       176343                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       176343                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       176343                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        176343                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       176343                       # number of overall misses
system.cpu2.dcache.overall_misses::total       176343                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  20426796749                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  20426796749                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  20426796749                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  20426796749                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  20426796749                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  20426796749                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18968345                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18968345                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4217779                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4217779                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9648                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9648                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     23186124                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     23186124                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     23186124                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     23186124                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009297                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009297                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007606                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007606                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007606                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007606                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 115835.597381                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 115835.597381                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 115835.597381                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 115835.597381                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 115835.597381                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 115835.597381                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10900                       # number of writebacks
system.cpu2.dcache.writebacks::total            10900                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       128233                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       128233                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       128233                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       128233                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       128233                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       128233                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        48110                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        48110                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        48110                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        48110                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        48110                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        48110                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4869666732                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4869666732                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4869666732                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4869666732                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4869666732                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4869666732                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002536                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002536                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002075                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002075                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002075                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002075                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 101219.429058                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 101219.429058                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 101219.429058                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 101219.429058                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 101219.429058                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 101219.429058                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
