Reading netlist file: "E:\FPGA_work\GOWIN\OV5640_LCD480_DDR3\impl\gwsynthesis\top.vg"
Parsing netlist file "E:\FPGA_work\GOWIN\OV5640_LCD480_DDR3\impl\gwsynthesis\top.vg" completed
Processing netlist completed
Reading constraint file: "E:\FPGA_work\GOWIN\OV5640_LCD480_DDR3\src\top.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1117) : Can't calculate clocks' relationship between: "DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk" and "sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk"
WARN  (TA1117) : Can't calculate clocks' relationship between: "sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk" and "DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk"
WARN  (TA1117) : Can't calculate clocks' relationship between: "sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk" and "mem_clk"
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
WARN  (PR1014) : Generic routing resource will be used to clock signal 'cmos_pclk_d' by the specified constraint. And then it may lead to the excessive delay or skew
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "E:\FPGA_work\GOWIN\OV5640_LCD480_DDR3\impl\pnr\top.power.html" completed
Generate file "E:\FPGA_work\GOWIN\OV5640_LCD480_DDR3\impl\pnr\top.pin.html" completed
Generate file "E:\FPGA_work\GOWIN\OV5640_LCD480_DDR3\impl\pnr\top.rpt.html" completed
Generate file "E:\FPGA_work\GOWIN\OV5640_LCD480_DDR3\impl\pnr\top.rpt.txt" completed
Generate file "E:\FPGA_work\GOWIN\OV5640_LCD480_DDR3\impl\pnr\top.tr.html" completed
Fri Oct 21 18:16:06 2022

