

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Sat Jul 22 14:06:13 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  7.947 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.175 us|  0.175 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                           |                                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                  Instance                                 |                              Module                             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s_fu_69   |dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s   |        4|        4|  31.790 ns|  31.790 ns|    1|    1|      yes|
        |grp_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s_fu_75      |relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s      |        1|        1|   7.947 ns|   7.947 ns|    1|    1|      yes|
        |grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s_fu_82  |dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s  |        2|        2|  15.895 ns|  15.895 ns|    1|    1|      yes|
        |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_fu_89    |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s    |       10|       10|  79.474 ns|  79.474 ns|    1|    1|      yes|
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        3|   0|   2441|   5241|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|      -|    -|
|Register         |        -|   -|    144|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        3|   0|   2585|   5243|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        3|   0|      8|     36|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |                                  Instance                                 |                              Module                             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |grp_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s_fu_69   |dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s   |        0|   0|  1504|  3228|    0|
    |grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s_fu_82  |dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s  |        0|   0|   229|   341|    0|
    |grp_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s_fu_75      |relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s      |        0|   0|   103|   168|    0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_fu_89    |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s    |        3|   0|   605|  1504|    0|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                      |                                                                 |        3|   0|  2441|  5241|    0|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+----+---+----+------------+------------+
    | Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+----+---+----+------------+------------+
    |ap_enable_pp0  |       xor|   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+
    |Total          |          |   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                                               |   1|   0|    1|          0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_fu_89_ap_start_reg  |   1|   0|    1|          0|
    |layer2_out_V_0_reg_156                                                                |  16|   0|   16|          0|
    |layer2_out_V_1_reg_161                                                                |  16|   0|   16|          0|
    |layer2_out_V_2_reg_166                                                                |  16|   0|   16|          0|
    |layer4_out_V_0_reg_171                                                                |   8|   0|    8|          0|
    |layer4_out_V_1_reg_176                                                                |   8|   0|    8|          0|
    |layer4_out_V_2_reg_181                                                                |   8|   0|    8|          0|
    |layer5_out_V_0_reg_186                                                                |  16|   0|   16|          0|
    |layer5_out_V_1_reg_191                                                                |  16|   0|   16|          0|
    |layer5_out_V_2_reg_196                                                                |  16|   0|   16|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 | 144|   0|  144|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|fc1_input            |   in|  168|     ap_none|     fc1_input|       pointer|
|layer7_out_0         |  out|   16|      ap_vld|  layer7_out_0|       pointer|
|layer7_out_0_ap_vld  |  out|    1|      ap_vld|  layer7_out_0|       pointer|
|layer7_out_1         |  out|   16|      ap_vld|  layer7_out_1|       pointer|
|layer7_out_1_ap_vld  |  out|    1|      ap_vld|  layer7_out_1|       pointer|
|layer7_out_2         |  out|   16|      ap_vld|  layer7_out_2|       pointer|
|layer7_out_2_ap_vld  |  out|    1|      ap_vld|  layer7_out_2|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 1, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.91>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%fc1_input_read = read i168 @_ssdm_op_Read.ap_auto.i168P0A, i168 %fc1_input" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 24 'read' 'fc1_input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [6/6] (2.91ns)   --->   "%call_ret = call i48 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i168 %fc1_input_read" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 25 'call' 'call_ret' <Predicate = true> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.91>
ST_2 : Operation 26 [5/6] (2.91ns)   --->   "%call_ret = call i48 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i168 %fc1_input_read" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 26 'call' 'call_ret' <Predicate = true> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.91>
ST_3 : Operation 27 [4/6] (2.91ns)   --->   "%call_ret = call i48 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i168 %fc1_input_read" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 27 'call' 'call_ret' <Predicate = true> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.91>
ST_4 : Operation 28 [3/6] (2.91ns)   --->   "%call_ret = call i48 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i168 %fc1_input_read" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 28 'call' 'call_ret' <Predicate = true> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.91>
ST_5 : Operation 29 [2/6] (2.91ns)   --->   "%call_ret = call i48 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i168 %fc1_input_read" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 29 'call' 'call_ret' <Predicate = true> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.13>
ST_6 : Operation 30 [1/6] (3.13ns)   --->   "%call_ret = call i48 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i168 %fc1_input_read" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 30 'call' 'call_ret' <Predicate = true> <Delay = 3.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%layer2_out_V_0 = extractvalue i48 %call_ret" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 31 'extractvalue' 'layer2_out_V_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%layer2_out_V_1 = extractvalue i48 %call_ret" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 32 'extractvalue' 'layer2_out_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%layer2_out_V_2 = extractvalue i48 %call_ret" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 33 'extractvalue' 'layer2_out_V_2' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.28>
ST_7 : Operation 34 [2/2] (2.28ns)   --->   "%call_ret1 = call i24 @relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config4>, i16 %layer2_out_V_0, i16 %layer2_out_V_1, i16 %layer2_out_V_2" [firmware/myproject.cpp:41]   --->   Operation 34 'call' 'call_ret1' <Predicate = true> <Delay = 2.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.58>
ST_8 : Operation 35 [1/2] (2.58ns)   --->   "%call_ret1 = call i24 @relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config4>, i16 %layer2_out_V_0, i16 %layer2_out_V_1, i16 %layer2_out_V_2" [firmware/myproject.cpp:41]   --->   Operation 35 'call' 'call_ret1' <Predicate = true> <Delay = 2.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%layer4_out_V_0 = extractvalue i24 %call_ret1" [firmware/myproject.cpp:41]   --->   Operation 36 'extractvalue' 'layer4_out_V_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%layer4_out_V_1 = extractvalue i24 %call_ret1" [firmware/myproject.cpp:41]   --->   Operation 37 'extractvalue' 'layer4_out_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%layer4_out_V_2 = extractvalue i24 %call_ret1" [firmware/myproject.cpp:41]   --->   Operation 38 'extractvalue' 'layer4_out_V_2' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.91>
ST_9 : Operation 39 [4/4] (2.91ns)   --->   "%call_ret2 = call i48 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 39 'call' 'call_ret2' <Predicate = true> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.91>
ST_10 : Operation 40 [3/4] (2.91ns)   --->   "%call_ret2 = call i48 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 40 'call' 'call_ret2' <Predicate = true> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.91>
ST_11 : Operation 41 [2/4] (2.91ns)   --->   "%call_ret2 = call i48 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 41 'call' 'call_ret2' <Predicate = true> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.54>
ST_12 : Operation 42 [1/4] (1.54ns)   --->   "%call_ret2 = call i48 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 42 'call' 'call_ret2' <Predicate = true> <Delay = 1.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "%layer5_out_V_0 = extractvalue i48 %call_ret2" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 43 'extractvalue' 'layer5_out_V_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%layer5_out_V_1 = extractvalue i48 %call_ret2" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 44 'extractvalue' 'layer5_out_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%layer5_out_V_2 = extractvalue i48 %call_ret2" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 45 'extractvalue' 'layer5_out_V_2' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.13>
ST_13 : Operation 46 [11/11] (2.13ns)   --->   "%call_ret3 = call i48 @softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7>, i16 %layer5_out_V_0, i16 %layer5_out_V_1, i16 %layer5_out_V_2, i18 %exp_table, i18 %invert_table" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 46 'call' 'call_ret3' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.91>
ST_14 : Operation 47 [10/11] (2.91ns)   --->   "%call_ret3 = call i48 @softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7>, i16 %layer5_out_V_0, i16 %layer5_out_V_1, i16 %layer5_out_V_2, i18 %exp_table, i18 %invert_table" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 47 'call' 'call_ret3' <Predicate = true> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.91>
ST_15 : Operation 48 [9/11] (2.91ns)   --->   "%call_ret3 = call i48 @softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7>, i16 %layer5_out_V_0, i16 %layer5_out_V_1, i16 %layer5_out_V_2, i18 %exp_table, i18 %invert_table" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 48 'call' 'call_ret3' <Predicate = true> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 2.91>
ST_16 : Operation 49 [8/11] (2.91ns)   --->   "%call_ret3 = call i48 @softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7>, i16 %layer5_out_V_0, i16 %layer5_out_V_1, i16 %layer5_out_V_2, i18 %exp_table, i18 %invert_table" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 49 'call' 'call_ret3' <Predicate = true> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 2.91>
ST_17 : Operation 50 [7/11] (2.91ns)   --->   "%call_ret3 = call i48 @softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7>, i16 %layer5_out_V_0, i16 %layer5_out_V_1, i16 %layer5_out_V_2, i18 %exp_table, i18 %invert_table" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 50 'call' 'call_ret3' <Predicate = true> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 2.91>
ST_18 : Operation 51 [6/11] (2.91ns)   --->   "%call_ret3 = call i48 @softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7>, i16 %layer5_out_V_0, i16 %layer5_out_V_1, i16 %layer5_out_V_2, i18 %exp_table, i18 %invert_table" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 51 'call' 'call_ret3' <Predicate = true> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 2.91>
ST_19 : Operation 52 [5/11] (2.91ns)   --->   "%call_ret3 = call i48 @softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7>, i16 %layer5_out_V_0, i16 %layer5_out_V_1, i16 %layer5_out_V_2, i18 %exp_table, i18 %invert_table" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 52 'call' 'call_ret3' <Predicate = true> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.91>
ST_20 : Operation 53 [4/11] (2.91ns)   --->   "%call_ret3 = call i48 @softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7>, i16 %layer5_out_V_0, i16 %layer5_out_V_1, i16 %layer5_out_V_2, i18 %exp_table, i18 %invert_table" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 53 'call' 'call_ret3' <Predicate = true> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 2.91>
ST_21 : Operation 54 [3/11] (2.91ns)   --->   "%call_ret3 = call i48 @softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7>, i16 %layer5_out_V_0, i16 %layer5_out_V_1, i16 %layer5_out_V_2, i18 %exp_table, i18 %invert_table" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 54 'call' 'call_ret3' <Predicate = true> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 2.91>
ST_22 : Operation 55 [2/11] (2.91ns)   --->   "%call_ret3 = call i48 @softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7>, i16 %layer5_out_V_0, i16 %layer5_out_V_1, i16 %layer5_out_V_2, i18 %exp_table, i18 %invert_table" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 55 'call' 'call_ret3' <Predicate = true> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.94>
ST_23 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 56 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 57 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 57 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i168 %fc1_input"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i168 %fc1_input, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer7_out_0"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer7_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer7_out_1"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer7_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer7_out_2"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer7_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 66 [1/11] (7.94ns)   --->   "%call_ret3 = call i48 @softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7>, i16 %layer5_out_V_0, i16 %layer5_out_V_1, i16 %layer5_out_V_2, i18 %exp_table, i18 %invert_table" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 66 'call' 'call_ret3' <Predicate = true> <Delay = 7.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 67 [1/1] (0.00ns)   --->   "%layer7_out_0_ret = extractvalue i48 %call_ret3" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 67 'extractvalue' 'layer7_out_0_ret' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln386 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer7_out_0, i16 %layer7_out_0_ret" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 68 'write' 'write_ln386' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 69 [1/1] (0.00ns)   --->   "%layer7_out_1_ret = extractvalue i48 %call_ret3" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 69 'extractvalue' 'layer7_out_1_ret' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln386 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer7_out_1, i16 %layer7_out_1_ret" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 70 'write' 'write_ln386' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 71 [1/1] (0.00ns)   --->   "%layer7_out_2_ret = extractvalue i48 %call_ret3" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 71 'extractvalue' 'layer7_out_2_ret' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln386 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer7_out_2, i16 %layer7_out_2_ret" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 72 'write' 'write_ln386' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [firmware/myproject.cpp:49]   --->   Operation 73 'ret' 'ret_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fc1_input]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer7_out_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer7_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer7_out_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ exp_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ invert_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fc1_input_read    (read         ) [ 011111100000000000000000]
call_ret          (call         ) [ 000000000000000000000000]
layer2_out_V_0    (extractvalue ) [ 010000010000000000000000]
layer2_out_V_1    (extractvalue ) [ 010000010000000000000000]
layer2_out_V_2    (extractvalue ) [ 010000010000000000000000]
call_ret1         (call         ) [ 000000000000000000000000]
layer4_out_V_0    (extractvalue ) [ 010000000111100000000000]
layer4_out_V_1    (extractvalue ) [ 010000000111100000000000]
layer4_out_V_2    (extractvalue ) [ 010000000111100000000000]
call_ret2         (call         ) [ 000000000000000000000000]
layer5_out_V_0    (extractvalue ) [ 010000000000010000000000]
layer5_out_V_1    (extractvalue ) [ 010000000000010000000000]
layer5_out_V_2    (extractvalue ) [ 010000000000010000000000]
specpipeline_ln0  (specpipeline ) [ 000000000000000000000000]
spectopmodule_ln0 (spectopmodule) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
call_ret3         (call         ) [ 000000000000000000000000]
layer7_out_0_ret  (extractvalue ) [ 000000000000000000000000]
write_ln386       (write        ) [ 000000000000000000000000]
layer7_out_1_ret  (extractvalue ) [ 000000000000000000000000]
write_ln386       (write        ) [ 000000000000000000000000]
layer7_out_2_ret  (extractvalue ) [ 000000000000000000000000]
write_ln386       (write        ) [ 000000000000000000000000]
ret_ln49          (ret          ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fc1_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_input"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer7_out_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer7_out_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer7_out_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer7_out_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer7_out_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer7_out_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="exp_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="invert_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i168P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config4>"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7>"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="fc1_input_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="168" slack="0"/>
<pin id="44" dir="0" index="1" bw="168" slack="0"/>
<pin id="45" dir="1" index="2" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc1_input_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln386_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="0" index="2" bw="16" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln386/23 "/>
</bind>
</comp>

<comp id="55" class="1004" name="write_ln386_write_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="0" slack="0"/>
<pin id="57" dir="0" index="1" bw="16" slack="0"/>
<pin id="58" dir="0" index="2" bw="16" slack="0"/>
<pin id="59" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln386/23 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln386_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="0" index="2" bw="16" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln386/23 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="48" slack="0"/>
<pin id="71" dir="0" index="1" bw="168" slack="0"/>
<pin id="72" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="24" slack="0"/>
<pin id="77" dir="0" index="1" bw="16" slack="1"/>
<pin id="78" dir="0" index="2" bw="16" slack="1"/>
<pin id="79" dir="0" index="3" bw="16" slack="1"/>
<pin id="80" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/7 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="48" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="1"/>
<pin id="85" dir="0" index="2" bw="8" slack="1"/>
<pin id="86" dir="0" index="3" bw="8" slack="1"/>
<pin id="87" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/9 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="48" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="1"/>
<pin id="92" dir="0" index="2" bw="16" slack="1"/>
<pin id="93" dir="0" index="3" bw="16" slack="1"/>
<pin id="94" dir="0" index="4" bw="18" slack="0"/>
<pin id="95" dir="0" index="5" bw="18" slack="0"/>
<pin id="96" dir="1" index="6" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret3/13 "/>
</bind>
</comp>

<comp id="100" class="1004" name="layer2_out_V_0_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="48" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_V_0/6 "/>
</bind>
</comp>

<comp id="104" class="1004" name="layer2_out_V_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="48" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_V_1/6 "/>
</bind>
</comp>

<comp id="108" class="1004" name="layer2_out_V_2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="48" slack="0"/>
<pin id="110" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_V_2/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="layer4_out_V_0_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="24" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_0/8 "/>
</bind>
</comp>

<comp id="116" class="1004" name="layer4_out_V_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="24" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_1/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="layer4_out_V_2_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="24" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_2/8 "/>
</bind>
</comp>

<comp id="124" class="1004" name="layer5_out_V_0_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="48" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_V_0/12 "/>
</bind>
</comp>

<comp id="128" class="1004" name="layer5_out_V_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="48" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_V_1/12 "/>
</bind>
</comp>

<comp id="132" class="1004" name="layer5_out_V_2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="48" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_V_2/12 "/>
</bind>
</comp>

<comp id="136" class="1004" name="layer7_out_0_ret_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="48" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_0_ret/23 "/>
</bind>
</comp>

<comp id="141" class="1004" name="layer7_out_1_ret_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="48" slack="0"/>
<pin id="143" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_1_ret/23 "/>
</bind>
</comp>

<comp id="146" class="1004" name="layer7_out_2_ret_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="48" slack="0"/>
<pin id="148" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_2_ret/23 "/>
</bind>
</comp>

<comp id="151" class="1005" name="fc1_input_read_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="168" slack="1"/>
<pin id="153" dir="1" index="1" bw="168" slack="1"/>
</pin_list>
<bind>
<opset="fc1_input_read "/>
</bind>
</comp>

<comp id="156" class="1005" name="layer2_out_V_0_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="1"/>
<pin id="158" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_V_0 "/>
</bind>
</comp>

<comp id="161" class="1005" name="layer2_out_V_1_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="1"/>
<pin id="163" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_V_1 "/>
</bind>
</comp>

<comp id="166" class="1005" name="layer2_out_V_2_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="1"/>
<pin id="168" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_V_2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="layer4_out_V_0_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="1"/>
<pin id="173" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_V_0 "/>
</bind>
</comp>

<comp id="176" class="1005" name="layer4_out_V_1_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="1"/>
<pin id="178" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_V_1 "/>
</bind>
</comp>

<comp id="181" class="1005" name="layer4_out_V_2_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="1"/>
<pin id="183" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_V_2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="layer5_out_V_0_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="1"/>
<pin id="188" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_V_0 "/>
</bind>
</comp>

<comp id="191" class="1005" name="layer5_out_V_1_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="1"/>
<pin id="193" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_V_1 "/>
</bind>
</comp>

<comp id="196" class="1005" name="layer5_out_V_2_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="1"/>
<pin id="198" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="40" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="40" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="40" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="42" pin="2"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="89" pin=4"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="89" pin=5"/></net>

<net id="103"><net_src comp="69" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="69" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="69" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="75" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="75" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="75" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="82" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="82" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="82" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="89" pin="6"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="144"><net_src comp="89" pin="6"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="149"><net_src comp="89" pin="6"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="154"><net_src comp="42" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="159"><net_src comp="100" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="164"><net_src comp="104" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="169"><net_src comp="108" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="75" pin=3"/></net>

<net id="174"><net_src comp="112" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="179"><net_src comp="116" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="184"><net_src comp="120" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="82" pin=3"/></net>

<net id="189"><net_src comp="124" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="194"><net_src comp="128" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="199"><net_src comp="132" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="89" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer7_out_0 | {23 }
	Port: layer7_out_1 | {23 }
	Port: layer7_out_2 | {23 }
 - Input state : 
	Port: myproject : fc1_input | {1 }
	Port: myproject : exp_table | {18 19 }
	Port: myproject : invert_table | {21 22 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
		layer2_out_V_0 : 1
		layer2_out_V_1 : 1
		layer2_out_V_2 : 1
	State 7
	State 8
		layer4_out_V_0 : 1
		layer4_out_V_1 : 1
		layer4_out_V_2 : 1
	State 9
	State 10
	State 11
	State 12
		layer5_out_V_0 : 1
		layer5_out_V_1 : 1
		layer5_out_V_2 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		layer7_out_0_ret : 1
		write_ln386 : 2
		layer7_out_1_ret : 1
		write_ln386 : 2
		layer7_out_2_ret : 1
		write_ln386 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                              Functional Unit                              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |  grp_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s_fu_69 |    0    |    0    |   1250  |   3151  |
|   call   |   grp_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s_fu_75   |    0    |    0    |    78   |   129   |
|          | grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s_fu_82 |    0    |    0    |   170   |   284   |
|          |  grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_fu_89  |    0    |  5.192  |   234   |   1335  |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                         fc1_input_read_read_fu_42                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          write_ln386_write_fu_48                          |    0    |    0    |    0    |    0    |
|   write  |                          write_ln386_write_fu_55                          |    0    |    0    |    0    |    0    |
|          |                          write_ln386_write_fu_62                          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           layer2_out_V_0_fu_100                           |    0    |    0    |    0    |    0    |
|          |                           layer2_out_V_1_fu_104                           |    0    |    0    |    0    |    0    |
|          |                           layer2_out_V_2_fu_108                           |    0    |    0    |    0    |    0    |
|          |                           layer4_out_V_0_fu_112                           |    0    |    0    |    0    |    0    |
|          |                           layer4_out_V_1_fu_116                           |    0    |    0    |    0    |    0    |
|extractvalue|                           layer4_out_V_2_fu_120                           |    0    |    0    |    0    |    0    |
|          |                           layer5_out_V_0_fu_124                           |    0    |    0    |    0    |    0    |
|          |                           layer5_out_V_1_fu_128                           |    0    |    0    |    0    |    0    |
|          |                           layer5_out_V_2_fu_132                           |    0    |    0    |    0    |    0    |
|          |                          layer7_out_0_ret_fu_136                          |    0    |    0    |    0    |    0    |
|          |                          layer7_out_1_ret_fu_141                          |    0    |    0    |    0    |    0    |
|          |                          layer7_out_2_ret_fu_146                          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                           |    0    |  5.192  |   1732  |   4899  |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|  exp_table |    2   |    0   |    0   |
|invert_table|    1   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    3   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|fc1_input_read_reg_151|   168  |
|layer2_out_V_0_reg_156|   16   |
|layer2_out_V_1_reg_161|   16   |
|layer2_out_V_2_reg_166|   16   |
|layer4_out_V_0_reg_171|    8   |
|layer4_out_V_1_reg_176|    8   |
|layer4_out_V_2_reg_181|    8   |
|layer5_out_V_0_reg_186|   16   |
|layer5_out_V_1_reg_191|   16   |
|layer5_out_V_2_reg_196|   16   |
+----------------------+--------+
|         Total        |   288  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                   Comp                                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s_fu_69 |  p1  |   2  |  168 |   336  ||    9    |
|--------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                   Total                                  |      |      |      |   336  ||  1.298  ||    9    |
|--------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    5   |  1732  |  4899  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    -   |   288  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    0   |    6   |  2020  |  4908  |
+-----------+--------+--------+--------+--------+--------+
