

================================================================
== Vitis HLS Report for 'mvt_Pipeline_lp4'
================================================================
* Date:           Mon Dec  2 12:52:41 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      262|      262|  2.620 us|  2.620 us|  262|  262|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp4     |      260|      260|        13|          8|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 8, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_15 = alloca i32 1"   --->   Operation 16 'alloca' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [src/mvt.c:6]   --->   Operation 17 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty"   --->   Operation 18 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln6_2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %lshr_ln6_2"   --->   Operation 19 'read' 'lshr_ln6_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%select_ln31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %select_ln31"   --->   Operation 20 'read' 'select_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %j_1" [src/mvt.c:6]   --->   Operation 21 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %select_ln31_read, i32 %empty_15"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc69"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j = load i7 %j_1" [src/mvt.c:30]   --->   Operation 24 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i7 %j" [src/mvt.c:30]   --->   Operation 25 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j, i32 6" [src/mvt.c:30]   --->   Operation 26 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %tmp_1, void %for.inc69.split, void %for.inc72.exitStub" [src/mvt.c:30]   --->   Operation 27 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln30, i5 %lshr_ln6_2_read" [src/mvt.c:31]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i11 %tmp_s" [src/mvt.c:31]   --->   Operation 29 'zext' 'zext_ln31' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31" [src/mvt.c:31]   --->   Operation 30 'getelementptr' 'buff_A_addr' <Predicate = (!tmp_1 & !tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln31" [src/mvt.c:31]   --->   Operation 31 'getelementptr' 'buff_A_1_addr' <Predicate = (!tmp_1 & tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln6 = or i6 %trunc_ln30, i6 1" [src/mvt.c:6]   --->   Operation 32 'or' 'or_ln6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %or_ln6, i5 %lshr_ln6_2_read" [src/mvt.c:31]   --->   Operation 33 'bitconcatenate' 'tmp_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i11 %tmp_2" [src/mvt.c:31]   --->   Operation 34 'zext' 'zext_ln31_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buff_A_addr_1 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_1" [src/mvt.c:31]   --->   Operation 35 'getelementptr' 'buff_A_addr_1' <Predicate = (!tmp_1 & !tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buff_A_1_addr_1 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln31_1" [src/mvt.c:31]   --->   Operation 36 'getelementptr' 'buff_A_1_addr_1' <Predicate = (!tmp_1 & tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln6_5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j, i32 1, i32 5" [src/mvt.c:6]   --->   Operation 37 'partselect' 'lshr_ln6_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i5 %lshr_ln6_5" [src/mvt.c:6]   --->   Operation 38 'zext' 'zext_ln6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/mvt.c:31]   --->   Operation 39 'load' 'buff_A_load' <Predicate = (!tmp_1 & !tmp)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/mvt.c:31]   --->   Operation 40 'load' 'buff_A_1_load' <Predicate = (!tmp_1 & tmp)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buff_y2_addr = getelementptr i32 %buff_y2, i64 0, i64 %zext_ln6" [src/mvt.c:31]   --->   Operation 41 'getelementptr' 'buff_y2_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%buff_y2_load = load i5 %buff_y2_addr" [src/mvt.c:31]   --->   Operation 42 'load' 'buff_y2_load' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/mvt.c:31]   --->   Operation 43 'load' 'buff_A_load_1' <Predicate = (!tmp_1 & !tmp)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/mvt.c:31]   --->   Operation 44 'load' 'buff_A_1_load_1' <Predicate = (!tmp_1 & tmp)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buff_y2_1_addr = getelementptr i32 %buff_y2_1, i64 0, i64 %zext_ln6" [src/mvt.c:31]   --->   Operation 45 'getelementptr' 'buff_y2_1_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%buff_y2_1_load = load i5 %buff_y2_1_addr" [src/mvt.c:31]   --->   Operation 46 'load' 'buff_y2_1_load' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 47 [1/1] (0.77ns)   --->   "%add_ln30 = add i7 %j, i7 2" [src/mvt.c:30]   --->   Operation 47 'add' 'add_ln30' <Predicate = (!tmp_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln30, i7 %j_1" [src/mvt.c:6]   --->   Operation 48 'store' 'store_ln6' <Predicate = (!tmp_1)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.68>
ST_2 : Operation 49 [1/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/mvt.c:31]   --->   Operation 49 'load' 'buff_A_load' <Predicate = (!tmp_1 & !tmp)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/mvt.c:31]   --->   Operation 50 'load' 'buff_A_1_load' <Predicate = (!tmp_1 & tmp)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 51 [1/1] (0.44ns)   --->   "%select_ln31_1 = select i1 %tmp, i32 %buff_A_1_load, i32 %buff_A_load" [src/mvt.c:31]   --->   Operation 51 'select' 'select_ln31_1' <Predicate = (!tmp_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%buff_y2_load = load i5 %buff_y2_addr" [src/mvt.c:31]   --->   Operation 52 'load' 'buff_y2_load' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 53 [1/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/mvt.c:31]   --->   Operation 53 'load' 'buff_A_load_1' <Predicate = (!tmp_1 & !tmp)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 54 [1/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/mvt.c:31]   --->   Operation 54 'load' 'buff_A_1_load_1' <Predicate = (!tmp_1 & tmp)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 55 [1/1] (0.44ns)   --->   "%select_ln31_2 = select i1 %tmp, i32 %buff_A_1_load_1, i32 %buff_A_load_1" [src/mvt.c:31]   --->   Operation 55 'select' 'select_ln31_2' <Predicate = (!tmp_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%buff_y2_1_load = load i5 %buff_y2_1_addr" [src/mvt.c:31]   --->   Operation 56 'load' 'buff_y2_1_load' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 57 [3/3] (7.01ns)   --->   "%mul1 = fmul i32 %select_ln31_1, i32 %buff_y2_load" [src/mvt.c:31]   --->   Operation 57 'fmul' 'mul1' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 58 [2/3] (7.01ns)   --->   "%mul1 = fmul i32 %select_ln31_1, i32 %buff_y2_load" [src/mvt.c:31]   --->   Operation 58 'fmul' 'mul1' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [3/3] (7.01ns)   --->   "%mul65_1 = fmul i32 %select_ln31_2, i32 %buff_y2_1_load" [src/mvt.c:31]   --->   Operation 59 'fmul' 'mul65_1' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 60 [1/3] (7.01ns)   --->   "%mul1 = fmul i32 %select_ln31_1, i32 %buff_y2_load" [src/mvt.c:31]   --->   Operation 60 'fmul' 'mul1' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [2/3] (7.01ns)   --->   "%mul65_1 = fmul i32 %select_ln31_2, i32 %buff_y2_1_load" [src/mvt.c:31]   --->   Operation 61 'fmul' 'mul65_1' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%p_load6 = load i32 %empty_15"   --->   Operation 77 'load' 'p_load6' <Predicate = (tmp_1)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load6"   --->   Operation 78 'write' 'write_ln0' <Predicate = (tmp_1)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (tmp_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_15" [src/mvt.c:31]   --->   Operation 62 'load' 'p_load' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 63 [4/4] (6.43ns)   --->   "%add1 = fadd i32 %p_load, i32 %mul1" [src/mvt.c:31]   --->   Operation 63 'fadd' 'add1' <Predicate = (!tmp_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/3] (7.01ns)   --->   "%mul65_1 = fmul i32 %select_ln31_2, i32 %buff_y2_1_load" [src/mvt.c:31]   --->   Operation 64 'fmul' 'mul65_1' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 65 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %p_load, i32 %mul1" [src/mvt.c:31]   --->   Operation 65 'fadd' 'add1' <Predicate = (!tmp_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 66 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %p_load, i32 %mul1" [src/mvt.c:31]   --->   Operation 66 'fadd' 'add1' <Predicate = (!tmp_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 67 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %p_load, i32 %mul1" [src/mvt.c:31]   --->   Operation 67 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 68 [4/4] (6.43ns)   --->   "%add66_1 = fadd i32 %add1, i32 %mul65_1" [src/mvt.c:31]   --->   Operation 68 'fadd' 'add66_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 69 [3/4] (6.43ns)   --->   "%add66_1 = fadd i32 %add1, i32 %mul65_1" [src/mvt.c:31]   --->   Operation 69 'fadd' 'add66_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 70 [2/4] (6.43ns)   --->   "%add66_1 = fadd i32 %add1, i32 %mul65_1" [src/mvt.c:31]   --->   Operation 70 'fadd' 'add66_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.86>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [src/mvt.c:6]   --->   Operation 71 'specpipeline' 'specpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/mvt.c:6]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/mvt.c:30]   --->   Operation 73 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/4] (6.43ns)   --->   "%add66_1 = fadd i32 %add1, i32 %mul65_1" [src/mvt.c:31]   --->   Operation 74 'fadd' 'add66_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln31 = store i32 %add66_1, i32 %empty_15" [src/mvt.c:31]   --->   Operation 75 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc69" [src/mvt.c:30]   --->   Operation 76 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lshr_ln6_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buff_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ buff_A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buff_y2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_y2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty_15              (alloca           ) [ 01111111111111]
j_1                   (alloca           ) [ 01000000000000]
tmp                   (read             ) [ 01100000000000]
lshr_ln6_2_read       (read             ) [ 00000000000000]
select_ln31_read      (read             ) [ 00000000000000]
store_ln6             (store            ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
br_ln0                (br               ) [ 00000000000000]
j                     (load             ) [ 00000000000000]
trunc_ln30            (trunc            ) [ 00000000000000]
tmp_1                 (bitselect        ) [ 01111111100000]
br_ln30               (br               ) [ 00000000000000]
tmp_s                 (bitconcatenate   ) [ 00000000000000]
zext_ln31             (zext             ) [ 00000000000000]
buff_A_addr           (getelementptr    ) [ 00100000000000]
buff_A_1_addr         (getelementptr    ) [ 00100000000000]
or_ln6                (or               ) [ 00000000000000]
tmp_2                 (bitconcatenate   ) [ 00000000000000]
zext_ln31_1           (zext             ) [ 00000000000000]
buff_A_addr_1         (getelementptr    ) [ 00100000000000]
buff_A_1_addr_1       (getelementptr    ) [ 00100000000000]
lshr_ln6_5            (partselect       ) [ 00000000000000]
zext_ln6              (zext             ) [ 00000000000000]
buff_y2_addr          (getelementptr    ) [ 00100000000000]
buff_y2_1_addr        (getelementptr    ) [ 00100000000000]
add_ln30              (add              ) [ 00000000000000]
store_ln6             (store            ) [ 00000000000000]
buff_A_load           (load             ) [ 00000000000000]
buff_A_1_load         (load             ) [ 00000000000000]
select_ln31_1         (select           ) [ 00011100000000]
buff_y2_load          (load             ) [ 00011100000000]
buff_A_load_1         (load             ) [ 00000000000000]
buff_A_1_load_1       (load             ) [ 00000000000000]
select_ln31_2         (select           ) [ 00011110000000]
buff_y2_1_load        (load             ) [ 00011110000000]
mul1                  (fmul             ) [ 01000011110000]
p_load                (load             ) [ 01000001110000]
mul65_1               (fmul             ) [ 01111101111111]
add1                  (fadd             ) [ 00111100001111]
specpipeline_ln6      (specpipeline     ) [ 00000000000000]
speclooptripcount_ln6 (speclooptripcount) [ 00000000000000]
specloopname_ln30     (specloopname     ) [ 00000000000000]
add66_1               (fadd             ) [ 00000000000000]
store_ln31            (store            ) [ 00000000000000]
br_ln30               (br               ) [ 00000000000000]
p_load6               (load             ) [ 00000000000000]
write_ln0             (write            ) [ 00000000000000]
ret_ln0               (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln31">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln31"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lshr_ln6_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lshr_ln6_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buff_A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buff_A_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_1"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buff_y2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_y2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buff_y2_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_y2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="empty_15_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_15/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="j_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="lshr_ln6_2_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="0" index="1" bw="5" slack="0"/>
<pin id="77" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lshr_ln6_2_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="select_ln31_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln31_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln0_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="buff_A_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="11" slack="0"/>
<pin id="97" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="buff_A_1_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="11" slack="0"/>
<pin id="104" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_1_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="buff_A_addr_1_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="11" slack="0"/>
<pin id="111" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="buff_A_1_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="11" slack="0"/>
<pin id="118" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_1_addr_1/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="11" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="0"/>
<pin id="126" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="127" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="0"/>
<pin id="129" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_load/1 buff_A_load_1/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="11" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="0"/>
<pin id="136" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="137" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="0"/>
<pin id="139" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_1_load/1 buff_A_1_load_1/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="buff_y2_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="5" slack="0"/>
<pin id="145" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y2_addr/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_y2_load/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="buff_y2_1_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="5" slack="0"/>
<pin id="160" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y2_1_addr/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_y2_1_load/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="1"/>
<pin id="172" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/6 add66_1/10 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="0" index="1" bw="32" slack="1"/>
<pin id="176" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/3 mul65_1/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln6_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="7" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln0_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="j_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln30_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="0"/>
<pin id="192" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="7" slack="0"/>
<pin id="197" dir="0" index="2" bw="4" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_s_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="11" slack="0"/>
<pin id="204" dir="0" index="1" bw="6" slack="0"/>
<pin id="205" dir="0" index="2" bw="5" slack="0"/>
<pin id="206" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln31_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="or_ln6_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln6/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="11" slack="0"/>
<pin id="224" dir="0" index="1" bw="6" slack="0"/>
<pin id="225" dir="0" index="2" bw="5" slack="0"/>
<pin id="226" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln31_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="lshr_ln6_5_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="7" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="0" index="3" bw="4" slack="0"/>
<pin id="241" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6_5/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln6_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln30_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="0"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln6_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="7" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="select_ln31_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln31_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="32" slack="0"/>
<pin id="274" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_2/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="5"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln31_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="12"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/13 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_load6_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="4"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load6/5 "/>
</bind>
</comp>

<comp id="290" class="1005" name="empty_15_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_15 "/>
</bind>
</comp>

<comp id="298" class="1005" name="j_1_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="tmp_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="311" class="1005" name="tmp_1_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="315" class="1005" name="buff_A_addr_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="11" slack="1"/>
<pin id="317" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_addr "/>
</bind>
</comp>

<comp id="320" class="1005" name="buff_A_1_addr_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="1"/>
<pin id="322" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_1_addr "/>
</bind>
</comp>

<comp id="325" class="1005" name="buff_A_addr_1_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="11" slack="1"/>
<pin id="327" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_addr_1 "/>
</bind>
</comp>

<comp id="330" class="1005" name="buff_A_1_addr_1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="1"/>
<pin id="332" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_1_addr_1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="buff_y2_addr_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="1"/>
<pin id="337" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buff_y2_addr "/>
</bind>
</comp>

<comp id="340" class="1005" name="buff_y2_1_addr_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="1"/>
<pin id="342" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buff_y2_1_addr "/>
</bind>
</comp>

<comp id="345" class="1005" name="select_ln31_1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31_1 "/>
</bind>
</comp>

<comp id="350" class="1005" name="buff_y2_load_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_y2_load "/>
</bind>
</comp>

<comp id="355" class="1005" name="select_ln31_2_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="2"/>
<pin id="357" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln31_2 "/>
</bind>
</comp>

<comp id="360" class="1005" name="buff_y2_1_load_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="2"/>
<pin id="362" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buff_y2_1_load "/>
</bind>
</comp>

<comp id="365" class="1005" name="mul1_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="370" class="1005" name="p_load_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

<comp id="375" class="1005" name="mul65_1_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="4"/>
<pin id="377" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul65_1 "/>
</bind>
</comp>

<comp id="380" class="1005" name="add1_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="58" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="130"><net_src comp="93" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="140"><net_src comp="100" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="107" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="155"><net_src comp="114" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="32" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="80" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="187" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="187" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="190" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="74" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="213"><net_src comp="202" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="220"><net_src comp="190" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="216" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="74" pin="2"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="187" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="16" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="249"><net_src comp="236" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="256"><net_src comp="187" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="131" pin="7"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="121" pin="7"/><net_sink comp="263" pin=2"/></net>

<net id="275"><net_src comp="131" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="121" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="280"><net_src comp="277" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="285"><net_src comp="169" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="286" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="293"><net_src comp="60" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="301"><net_src comp="64" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="308"><net_src comp="68" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="314"><net_src comp="194" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="93" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="323"><net_src comp="100" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="328"><net_src comp="107" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="333"><net_src comp="114" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="338"><net_src comp="141" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="343"><net_src comp="156" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="348"><net_src comp="263" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="353"><net_src comp="148" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="358"><net_src comp="270" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="363"><net_src comp="163" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="368"><net_src comp="173" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="373"><net_src comp="277" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="378"><net_src comp="173" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="383"><net_src comp="169" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="169" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {5 }
 - Input state : 
	Port: mvt_Pipeline_lp4 : select_ln31 | {1 }
	Port: mvt_Pipeline_lp4 : lshr_ln6_2 | {1 }
	Port: mvt_Pipeline_lp4 : buff_A | {1 2 }
	Port: mvt_Pipeline_lp4 : buff_A_1 | {1 2 }
	Port: mvt_Pipeline_lp4 : empty | {1 }
	Port: mvt_Pipeline_lp4 : buff_y2 | {1 2 }
	Port: mvt_Pipeline_lp4 : buff_y2_1 | {1 2 }
  - Chain level:
	State 1
		store_ln6 : 1
		j : 1
		trunc_ln30 : 2
		tmp_1 : 2
		br_ln30 : 3
		tmp_s : 3
		zext_ln31 : 4
		buff_A_addr : 5
		buff_A_1_addr : 5
		or_ln6 : 3
		tmp_2 : 3
		zext_ln31_1 : 4
		buff_A_addr_1 : 5
		buff_A_1_addr_1 : 5
		lshr_ln6_5 : 2
		zext_ln6 : 3
		buff_A_load : 6
		buff_A_1_load : 6
		buff_y2_addr : 4
		buff_y2_load : 5
		buff_A_load_1 : 6
		buff_A_1_load_1 : 6
		buff_y2_1_addr : 4
		buff_y2_1_load : 5
		add_ln30 : 2
		store_ln6 : 3
	State 2
		select_ln31_1 : 1
		select_ln31_2 : 1
	State 3
	State 4
	State 5
		write_ln0 : 1
	State 6
		add1 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		store_ln31 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_169         |    2    |   227   |   214   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_173         |    3    |   128   |   135   |
|----------|-----------------------------|---------|---------|---------|
|  select  |     select_ln31_1_fu_263    |    0    |    0    |    32   |
|          |     select_ln31_2_fu_270    |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln30_fu_252       |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_read_fu_68       |    0    |    0    |    0    |
|   read   |  lshr_ln6_2_read_read_fu_74 |    0    |    0    |    0    |
|          | select_ln31_read_read_fu_80 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_86    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln30_fu_190      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|         tmp_1_fu_194        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_s_fu_202        |    0    |    0    |    0    |
|          |         tmp_2_fu_222        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln31_fu_210      |    0    |    0    |    0    |
|   zext   |      zext_ln31_1_fu_230     |    0    |    0    |    0    |
|          |       zext_ln6_fu_246       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        or_ln6_fu_216        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|      lshr_ln6_5_fu_236      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |   355   |   427   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      add1_reg_380     |   32   |
|buff_A_1_addr_1_reg_330|   11   |
| buff_A_1_addr_reg_320 |   11   |
| buff_A_addr_1_reg_325 |   11   |
|  buff_A_addr_reg_315  |   11   |
| buff_y2_1_addr_reg_340|    5   |
| buff_y2_1_load_reg_360|   32   |
|  buff_y2_addr_reg_335 |    5   |
|  buff_y2_load_reg_350 |   32   |
|    empty_15_reg_290   |   32   |
|      j_1_reg_298      |    7   |
|      mul1_reg_365     |   32   |
|    mul65_1_reg_375    |   32   |
|     p_load_reg_370    |   32   |
| select_ln31_1_reg_345 |   32   |
| select_ln31_2_reg_355 |   32   |
|     tmp_1_reg_311     |    1   |
|      tmp_reg_305      |    1   |
+-----------------------+--------+
|         Total         |   351  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_121 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_131 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_131 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_148 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_163 |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_169    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_169    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_173    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_173    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   352  ||  4.319  ||    95   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   427  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   95   |
|  Register |    -   |    -   |   351  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |   706  |   522  |
+-----------+--------+--------+--------+--------+
