// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
// Date        : Tue Jul 31 22:56:01 2018
// Host        : apple running 64-bit Ubuntu 16.04.4 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pwm_mixer_0_1_sim_netlist.v
// Design      : pwm_mixer_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_M_V_ADDR_WIDTH = "32" *) (* C_M_AXI_M_V_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_M_V_AWUSER_WIDTH = "1" *) (* C_M_AXI_M_V_BUSER_WIDTH = "1" *) (* C_M_AXI_M_V_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_M_V_DATA_WIDTH = "32" *) (* C_M_AXI_M_V_ID_WIDTH = "1" *) (* C_M_AXI_M_V_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_M_V_RUSER_WIDTH = "1" *) (* C_M_AXI_M_V_TARGET_ADDR = "0" *) (* C_M_AXI_M_V_USER_VALUE = "0" *) 
(* C_M_AXI_M_V_WSTRB_WIDTH = "4" *) (* C_M_AXI_M_V_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp0_stage0 = "6'b000001" *) 
(* ap_ST_fsm_pp0_stage1 = "6'b000010" *) (* ap_ST_fsm_pp0_stage2 = "6'b000100" *) (* ap_ST_fsm_pp0_stage3 = "6'b001000" *) 
(* ap_ST_fsm_pp0_stage4 = "6'b010000" *) (* ap_ST_fsm_pp0_stage5 = "6'b100000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer
   (ap_clk,
    ap_rst_n,
    m_axi_m_V_AWVALID,
    m_axi_m_V_AWREADY,
    m_axi_m_V_AWADDR,
    m_axi_m_V_AWID,
    m_axi_m_V_AWLEN,
    m_axi_m_V_AWSIZE,
    m_axi_m_V_AWBURST,
    m_axi_m_V_AWLOCK,
    m_axi_m_V_AWCACHE,
    m_axi_m_V_AWPROT,
    m_axi_m_V_AWQOS,
    m_axi_m_V_AWREGION,
    m_axi_m_V_AWUSER,
    m_axi_m_V_WVALID,
    m_axi_m_V_WREADY,
    m_axi_m_V_WDATA,
    m_axi_m_V_WSTRB,
    m_axi_m_V_WLAST,
    m_axi_m_V_WID,
    m_axi_m_V_WUSER,
    m_axi_m_V_ARVALID,
    m_axi_m_V_ARREADY,
    m_axi_m_V_ARADDR,
    m_axi_m_V_ARID,
    m_axi_m_V_ARLEN,
    m_axi_m_V_ARSIZE,
    m_axi_m_V_ARBURST,
    m_axi_m_V_ARLOCK,
    m_axi_m_V_ARCACHE,
    m_axi_m_V_ARPROT,
    m_axi_m_V_ARQOS,
    m_axi_m_V_ARREGION,
    m_axi_m_V_ARUSER,
    m_axi_m_V_RVALID,
    m_axi_m_V_RREADY,
    m_axi_m_V_RDATA,
    m_axi_m_V_RLAST,
    m_axi_m_V_RID,
    m_axi_m_V_RUSER,
    m_axi_m_V_RRESP,
    m_axi_m_V_BVALID,
    m_axi_m_V_BREADY,
    m_axi_m_V_BRESP,
    m_axi_m_V_BID,
    m_axi_m_V_BUSER,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_m_V_AWVALID;
  input m_axi_m_V_AWREADY;
  output [31:0]m_axi_m_V_AWADDR;
  output [0:0]m_axi_m_V_AWID;
  output [7:0]m_axi_m_V_AWLEN;
  output [2:0]m_axi_m_V_AWSIZE;
  output [1:0]m_axi_m_V_AWBURST;
  output [1:0]m_axi_m_V_AWLOCK;
  output [3:0]m_axi_m_V_AWCACHE;
  output [2:0]m_axi_m_V_AWPROT;
  output [3:0]m_axi_m_V_AWQOS;
  output [3:0]m_axi_m_V_AWREGION;
  output [0:0]m_axi_m_V_AWUSER;
  output m_axi_m_V_WVALID;
  input m_axi_m_V_WREADY;
  output [31:0]m_axi_m_V_WDATA;
  output [3:0]m_axi_m_V_WSTRB;
  output m_axi_m_V_WLAST;
  output [0:0]m_axi_m_V_WID;
  output [0:0]m_axi_m_V_WUSER;
  output m_axi_m_V_ARVALID;
  input m_axi_m_V_ARREADY;
  output [31:0]m_axi_m_V_ARADDR;
  output [0:0]m_axi_m_V_ARID;
  output [7:0]m_axi_m_V_ARLEN;
  output [2:0]m_axi_m_V_ARSIZE;
  output [1:0]m_axi_m_V_ARBURST;
  output [1:0]m_axi_m_V_ARLOCK;
  output [3:0]m_axi_m_V_ARCACHE;
  output [2:0]m_axi_m_V_ARPROT;
  output [3:0]m_axi_m_V_ARQOS;
  output [3:0]m_axi_m_V_ARREGION;
  output [0:0]m_axi_m_V_ARUSER;
  input m_axi_m_V_RVALID;
  output m_axi_m_V_RREADY;
  input [31:0]m_axi_m_V_RDATA;
  input m_axi_m_V_RLAST;
  input [0:0]m_axi_m_V_RID;
  input [0:0]m_axi_m_V_RUSER;
  input [1:0]m_axi_m_V_RRESP;
  input m_axi_m_V_BVALID;
  output m_axi_m_V_BREADY;
  input [1:0]m_axi_m_V_BRESP;
  input [0:0]m_axi_m_V_BID;
  input [0:0]m_axi_m_V_BUSER;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]OP1_V_1_cast_reg_989;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_ready;
  wire ap_reg_ioackin_m_V_AWREADY;
  wire ap_reg_ioackin_m_V_AWREADY1;
  wire ap_reg_ioackin_m_V_WREADY_reg_n_0;
  wire ap_reg_pp0_iter1_tmp_11_reg_1027;
  wire ap_reg_pp0_iter1_tmp_30_reg_1061;
  wire ap_reg_pp0_iter2_tmp_17_reg_1115;
  wire ap_reg_pp0_iter2_tmp_23_reg_1126;
  wire ap_reg_pp0_iter2_tmp_36_reg_1137;
  wire ap_reg_pp0_iter2_tmp_reg_1079;
  wire ap_reg_pp0_iter3_tmp_36_reg_1137;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire grp_fu_308_ce;
  wire grp_fu_963_ce;
  wire [27:0]grp_fu_963_p2;
  wire grp_fu_969_ce;
  wire [27:0]grp_fu_969_p2;
  wire interrupt;
  wire [31:2]\^m_axi_m_V_AWADDR ;
  wire [3:0]\^m_axi_m_V_AWLEN ;
  wire m_axi_m_V_AWREADY;
  wire m_axi_m_V_AWVALID;
  wire m_axi_m_V_BREADY;
  wire m_axi_m_V_BVALID;
  wire m_axi_m_V_RREADY;
  wire m_axi_m_V_RVALID;
  wire [31:0]m_axi_m_V_WDATA;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire [3:0]m_axi_m_V_WSTRB;
  wire m_axi_m_V_WVALID;
  wire mixer_AXILiteS_s_axi_U_n_0;
  wire mixer_AXILiteS_s_axi_U_n_1;
  wire mixer_AXILiteS_s_axi_U_n_10;
  wire mixer_AXILiteS_s_axi_U_n_11;
  wire mixer_AXILiteS_s_axi_U_n_12;
  wire mixer_AXILiteS_s_axi_U_n_13;
  wire mixer_AXILiteS_s_axi_U_n_14;
  wire mixer_AXILiteS_s_axi_U_n_15;
  wire mixer_AXILiteS_s_axi_U_n_16;
  wire mixer_AXILiteS_s_axi_U_n_17;
  wire mixer_AXILiteS_s_axi_U_n_18;
  wire mixer_AXILiteS_s_axi_U_n_19;
  wire mixer_AXILiteS_s_axi_U_n_2;
  wire mixer_AXILiteS_s_axi_U_n_20;
  wire mixer_AXILiteS_s_axi_U_n_21;
  wire mixer_AXILiteS_s_axi_U_n_22;
  wire mixer_AXILiteS_s_axi_U_n_23;
  wire mixer_AXILiteS_s_axi_U_n_24;
  wire mixer_AXILiteS_s_axi_U_n_25;
  wire mixer_AXILiteS_s_axi_U_n_26;
  wire mixer_AXILiteS_s_axi_U_n_27;
  wire mixer_AXILiteS_s_axi_U_n_28;
  wire mixer_AXILiteS_s_axi_U_n_29;
  wire mixer_AXILiteS_s_axi_U_n_3;
  wire mixer_AXILiteS_s_axi_U_n_30;
  wire mixer_AXILiteS_s_axi_U_n_31;
  wire mixer_AXILiteS_s_axi_U_n_32;
  wire mixer_AXILiteS_s_axi_U_n_33;
  wire mixer_AXILiteS_s_axi_U_n_34;
  wire mixer_AXILiteS_s_axi_U_n_35;
  wire mixer_AXILiteS_s_axi_U_n_36;
  wire mixer_AXILiteS_s_axi_U_n_37;
  wire mixer_AXILiteS_s_axi_U_n_38;
  wire mixer_AXILiteS_s_axi_U_n_39;
  wire mixer_AXILiteS_s_axi_U_n_4;
  wire mixer_AXILiteS_s_axi_U_n_40;
  wire mixer_AXILiteS_s_axi_U_n_41;
  wire mixer_AXILiteS_s_axi_U_n_42;
  wire mixer_AXILiteS_s_axi_U_n_43;
  wire mixer_AXILiteS_s_axi_U_n_44;
  wire mixer_AXILiteS_s_axi_U_n_45;
  wire mixer_AXILiteS_s_axi_U_n_46;
  wire mixer_AXILiteS_s_axi_U_n_47;
  wire mixer_AXILiteS_s_axi_U_n_48;
  wire mixer_AXILiteS_s_axi_U_n_49;
  wire mixer_AXILiteS_s_axi_U_n_5;
  wire mixer_AXILiteS_s_axi_U_n_50;
  wire mixer_AXILiteS_s_axi_U_n_51;
  wire mixer_AXILiteS_s_axi_U_n_52;
  wire mixer_AXILiteS_s_axi_U_n_53;
  wire mixer_AXILiteS_s_axi_U_n_54;
  wire mixer_AXILiteS_s_axi_U_n_55;
  wire mixer_AXILiteS_s_axi_U_n_56;
  wire mixer_AXILiteS_s_axi_U_n_57;
  wire mixer_AXILiteS_s_axi_U_n_58;
  wire mixer_AXILiteS_s_axi_U_n_59;
  wire mixer_AXILiteS_s_axi_U_n_6;
  wire mixer_AXILiteS_s_axi_U_n_60;
  wire mixer_AXILiteS_s_axi_U_n_61;
  wire mixer_AXILiteS_s_axi_U_n_7;
  wire mixer_AXILiteS_s_axi_U_n_70;
  wire mixer_AXILiteS_s_axi_U_n_8;
  wire mixer_AXILiteS_s_axi_U_n_9;
  wire mixer_m_V_m_axi_U_n_10;
  wire mixer_m_V_m_axi_U_n_13;
  wire mixer_m_V_m_axi_U_n_14;
  wire mixer_m_V_m_axi_U_n_15;
  wire mixer_m_V_m_axi_U_n_16;
  wire mixer_m_V_m_axi_U_n_17;
  wire mixer_m_V_m_axi_U_n_5;
  wire mixer_m_V_m_axi_U_n_74;
  wire mixer_m_V_m_axi_U_n_75;
  wire mixer_m_V_m_axi_U_n_76;
  wire mixer_m_V_m_axi_U_n_77;
  wire mixer_m_V_m_axi_U_n_78;
  wire mixer_m_V_m_axi_U_n_79;
  wire mixer_m_V_m_axi_U_n_8;
  wire mixer_m_V_m_axi_U_n_80;
  wire mixer_m_V_m_axi_U_n_83;
  wire [56:0]\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg ;
  wire [57:0]\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ;
  wire [57:0]\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 ;
  wire [57:0]\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 ;
  wire [57:0]\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 ;
  wire [58:0]\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg ;
  wire [57:0]mul1_reg_1183;
  wire [56:0]mul2_reg_1158;
  wire [58:0]mul3_reg_1173;
  wire [57:0]mul4_reg_1209;
  wire [57:0]mul5_reg_1241;
  wire [57:0]mul_reg_1300;
  wire [57:32]neg_mul1_fu_533_p2;
  wire [56:31]neg_mul2_fu_478_p2;
  wire [57:32]neg_mul3_fu_577_p2;
  wire [58:33]neg_mul4_fu_518_p2;
  wire [57:32]neg_mul5_fu_665_p2;
  wire [57:32]neg_mul_fu_781_p2;
  wire [26:11]neg_ti1_fu_614_p2;
  wire [26:11]neg_ti1_reg_1256;
  wire neg_ti1_reg_12560;
  wire \neg_ti1_reg_1256[11]_i_3_n_0 ;
  wire \neg_ti1_reg_1256[15]_i_2_n_0 ;
  wire \neg_ti1_reg_1256[15]_i_3_n_0 ;
  wire \neg_ti1_reg_1256[15]_i_4_n_0 ;
  wire \neg_ti1_reg_1256[15]_i_5_n_0 ;
  wire \neg_ti1_reg_1256[19]_i_2_n_0 ;
  wire \neg_ti1_reg_1256[19]_i_3_n_0 ;
  wire \neg_ti1_reg_1256[19]_i_4_n_0 ;
  wire \neg_ti1_reg_1256[19]_i_5_n_0 ;
  wire \neg_ti1_reg_1256[23]_i_2_n_0 ;
  wire \neg_ti1_reg_1256[23]_i_3_n_0 ;
  wire \neg_ti1_reg_1256[23]_i_4_n_0 ;
  wire \neg_ti1_reg_1256[23]_i_5_n_0 ;
  wire \neg_ti1_reg_1256[26]_i_3_n_0 ;
  wire \neg_ti1_reg_1256[26]_i_4_n_0 ;
  wire \neg_ti1_reg_1256_reg[11]_i_1_n_0 ;
  wire \neg_ti1_reg_1256_reg[11]_i_1_n_1 ;
  wire \neg_ti1_reg_1256_reg[11]_i_1_n_2 ;
  wire \neg_ti1_reg_1256_reg[11]_i_1_n_3 ;
  wire \neg_ti1_reg_1256_reg[11]_i_2_n_0 ;
  wire \neg_ti1_reg_1256_reg[11]_i_2_n_1 ;
  wire \neg_ti1_reg_1256_reg[11]_i_2_n_2 ;
  wire \neg_ti1_reg_1256_reg[11]_i_2_n_3 ;
  wire \neg_ti1_reg_1256_reg[11]_i_4_n_0 ;
  wire \neg_ti1_reg_1256_reg[11]_i_4_n_1 ;
  wire \neg_ti1_reg_1256_reg[11]_i_4_n_2 ;
  wire \neg_ti1_reg_1256_reg[11]_i_4_n_3 ;
  wire \neg_ti1_reg_1256_reg[15]_i_1_n_0 ;
  wire \neg_ti1_reg_1256_reg[15]_i_1_n_1 ;
  wire \neg_ti1_reg_1256_reg[15]_i_1_n_2 ;
  wire \neg_ti1_reg_1256_reg[15]_i_1_n_3 ;
  wire \neg_ti1_reg_1256_reg[19]_i_1_n_0 ;
  wire \neg_ti1_reg_1256_reg[19]_i_1_n_1 ;
  wire \neg_ti1_reg_1256_reg[19]_i_1_n_2 ;
  wire \neg_ti1_reg_1256_reg[19]_i_1_n_3 ;
  wire \neg_ti1_reg_1256_reg[23]_i_1_n_0 ;
  wire \neg_ti1_reg_1256_reg[23]_i_1_n_1 ;
  wire \neg_ti1_reg_1256_reg[23]_i_1_n_2 ;
  wire \neg_ti1_reg_1256_reg[23]_i_1_n_3 ;
  wire \neg_ti1_reg_1256_reg[26]_i_2_n_2 ;
  wire \neg_ti1_reg_1256_reg[26]_i_2_n_3 ;
  wire [26:11]neg_ti2_fu_571_p2;
  wire [26:11]neg_ti2_reg_1231;
  wire neg_ti2_reg_12310;
  wire \neg_ti2_reg_1231[11]_i_3_n_0 ;
  wire \neg_ti2_reg_1231[15]_i_2_n_0 ;
  wire \neg_ti2_reg_1231[15]_i_3_n_0 ;
  wire \neg_ti2_reg_1231[15]_i_4_n_0 ;
  wire \neg_ti2_reg_1231[15]_i_5_n_0 ;
  wire \neg_ti2_reg_1231[19]_i_2_n_0 ;
  wire \neg_ti2_reg_1231[19]_i_3_n_0 ;
  wire \neg_ti2_reg_1231[19]_i_4_n_0 ;
  wire \neg_ti2_reg_1231[19]_i_5_n_0 ;
  wire \neg_ti2_reg_1231[23]_i_2_n_0 ;
  wire \neg_ti2_reg_1231[23]_i_3_n_0 ;
  wire \neg_ti2_reg_1231[23]_i_4_n_0 ;
  wire \neg_ti2_reg_1231[23]_i_5_n_0 ;
  wire \neg_ti2_reg_1231[26]_i_3_n_0 ;
  wire \neg_ti2_reg_1231[26]_i_4_n_0 ;
  wire \neg_ti2_reg_1231_reg[11]_i_1_n_0 ;
  wire \neg_ti2_reg_1231_reg[11]_i_1_n_1 ;
  wire \neg_ti2_reg_1231_reg[11]_i_1_n_2 ;
  wire \neg_ti2_reg_1231_reg[11]_i_1_n_3 ;
  wire \neg_ti2_reg_1231_reg[11]_i_2_n_0 ;
  wire \neg_ti2_reg_1231_reg[11]_i_2_n_1 ;
  wire \neg_ti2_reg_1231_reg[11]_i_2_n_2 ;
  wire \neg_ti2_reg_1231_reg[11]_i_2_n_3 ;
  wire \neg_ti2_reg_1231_reg[11]_i_4_n_0 ;
  wire \neg_ti2_reg_1231_reg[11]_i_4_n_1 ;
  wire \neg_ti2_reg_1231_reg[11]_i_4_n_2 ;
  wire \neg_ti2_reg_1231_reg[11]_i_4_n_3 ;
  wire \neg_ti2_reg_1231_reg[15]_i_1_n_0 ;
  wire \neg_ti2_reg_1231_reg[15]_i_1_n_1 ;
  wire \neg_ti2_reg_1231_reg[15]_i_1_n_2 ;
  wire \neg_ti2_reg_1231_reg[15]_i_1_n_3 ;
  wire \neg_ti2_reg_1231_reg[19]_i_1_n_0 ;
  wire \neg_ti2_reg_1231_reg[19]_i_1_n_1 ;
  wire \neg_ti2_reg_1231_reg[19]_i_1_n_2 ;
  wire \neg_ti2_reg_1231_reg[19]_i_1_n_3 ;
  wire \neg_ti2_reg_1231_reg[23]_i_1_n_0 ;
  wire \neg_ti2_reg_1231_reg[23]_i_1_n_1 ;
  wire \neg_ti2_reg_1231_reg[23]_i_1_n_2 ;
  wire \neg_ti2_reg_1231_reg[23]_i_1_n_3 ;
  wire \neg_ti2_reg_1231_reg[26]_i_2_n_2 ;
  wire \neg_ti2_reg_1231_reg[26]_i_2_n_3 ;
  wire [26:11]neg_ti3_fu_764_p2;
  wire [26:11]neg_ti3_reg_1325;
  wire neg_ti3_reg_13250;
  wire \neg_ti3_reg_1325[11]_i_3_n_0 ;
  wire \neg_ti3_reg_1325[15]_i_2_n_0 ;
  wire \neg_ti3_reg_1325[15]_i_3_n_0 ;
  wire \neg_ti3_reg_1325[15]_i_4_n_0 ;
  wire \neg_ti3_reg_1325[15]_i_5_n_0 ;
  wire \neg_ti3_reg_1325[19]_i_2_n_0 ;
  wire \neg_ti3_reg_1325[19]_i_3_n_0 ;
  wire \neg_ti3_reg_1325[19]_i_4_n_0 ;
  wire \neg_ti3_reg_1325[19]_i_5_n_0 ;
  wire \neg_ti3_reg_1325[23]_i_2_n_0 ;
  wire \neg_ti3_reg_1325[23]_i_3_n_0 ;
  wire \neg_ti3_reg_1325[23]_i_4_n_0 ;
  wire \neg_ti3_reg_1325[23]_i_5_n_0 ;
  wire \neg_ti3_reg_1325[26]_i_3_n_0 ;
  wire \neg_ti3_reg_1325[26]_i_4_n_0 ;
  wire \neg_ti3_reg_1325_reg[11]_i_1_n_0 ;
  wire \neg_ti3_reg_1325_reg[11]_i_1_n_1 ;
  wire \neg_ti3_reg_1325_reg[11]_i_1_n_2 ;
  wire \neg_ti3_reg_1325_reg[11]_i_1_n_3 ;
  wire \neg_ti3_reg_1325_reg[11]_i_2_n_0 ;
  wire \neg_ti3_reg_1325_reg[11]_i_2_n_1 ;
  wire \neg_ti3_reg_1325_reg[11]_i_2_n_2 ;
  wire \neg_ti3_reg_1325_reg[11]_i_2_n_3 ;
  wire \neg_ti3_reg_1325_reg[11]_i_4_n_0 ;
  wire \neg_ti3_reg_1325_reg[11]_i_4_n_1 ;
  wire \neg_ti3_reg_1325_reg[11]_i_4_n_2 ;
  wire \neg_ti3_reg_1325_reg[11]_i_4_n_3 ;
  wire \neg_ti3_reg_1325_reg[15]_i_1_n_0 ;
  wire \neg_ti3_reg_1325_reg[15]_i_1_n_1 ;
  wire \neg_ti3_reg_1325_reg[15]_i_1_n_2 ;
  wire \neg_ti3_reg_1325_reg[15]_i_1_n_3 ;
  wire \neg_ti3_reg_1325_reg[19]_i_1_n_0 ;
  wire \neg_ti3_reg_1325_reg[19]_i_1_n_1 ;
  wire \neg_ti3_reg_1325_reg[19]_i_1_n_2 ;
  wire \neg_ti3_reg_1325_reg[19]_i_1_n_3 ;
  wire \neg_ti3_reg_1325_reg[23]_i_1_n_0 ;
  wire \neg_ti3_reg_1325_reg[23]_i_1_n_1 ;
  wire \neg_ti3_reg_1325_reg[23]_i_1_n_2 ;
  wire \neg_ti3_reg_1325_reg[23]_i_1_n_3 ;
  wire \neg_ti3_reg_1325_reg[26]_i_2_n_2 ;
  wire \neg_ti3_reg_1325_reg[26]_i_2_n_3 ;
  wire [26:11]neg_ti4_fu_837_p2;
  wire [26:11]neg_ti4_reg_1361;
  wire neg_ti4_reg_13610;
  wire \neg_ti4_reg_1361[11]_i_3_n_0 ;
  wire \neg_ti4_reg_1361[15]_i_2_n_0 ;
  wire \neg_ti4_reg_1361[15]_i_3_n_0 ;
  wire \neg_ti4_reg_1361[15]_i_4_n_0 ;
  wire \neg_ti4_reg_1361[15]_i_5_n_0 ;
  wire \neg_ti4_reg_1361[19]_i_2_n_0 ;
  wire \neg_ti4_reg_1361[19]_i_3_n_0 ;
  wire \neg_ti4_reg_1361[19]_i_4_n_0 ;
  wire \neg_ti4_reg_1361[19]_i_5_n_0 ;
  wire \neg_ti4_reg_1361[23]_i_2_n_0 ;
  wire \neg_ti4_reg_1361[23]_i_3_n_0 ;
  wire \neg_ti4_reg_1361[23]_i_4_n_0 ;
  wire \neg_ti4_reg_1361[23]_i_5_n_0 ;
  wire \neg_ti4_reg_1361[26]_i_3_n_0 ;
  wire \neg_ti4_reg_1361[26]_i_4_n_0 ;
  wire \neg_ti4_reg_1361_reg[11]_i_1_n_0 ;
  wire \neg_ti4_reg_1361_reg[11]_i_1_n_1 ;
  wire \neg_ti4_reg_1361_reg[11]_i_1_n_2 ;
  wire \neg_ti4_reg_1361_reg[11]_i_1_n_3 ;
  wire \neg_ti4_reg_1361_reg[11]_i_2_n_0 ;
  wire \neg_ti4_reg_1361_reg[11]_i_2_n_1 ;
  wire \neg_ti4_reg_1361_reg[11]_i_2_n_2 ;
  wire \neg_ti4_reg_1361_reg[11]_i_2_n_3 ;
  wire \neg_ti4_reg_1361_reg[11]_i_4_n_0 ;
  wire \neg_ti4_reg_1361_reg[11]_i_4_n_1 ;
  wire \neg_ti4_reg_1361_reg[11]_i_4_n_2 ;
  wire \neg_ti4_reg_1361_reg[11]_i_4_n_3 ;
  wire \neg_ti4_reg_1361_reg[15]_i_1_n_0 ;
  wire \neg_ti4_reg_1361_reg[15]_i_1_n_1 ;
  wire \neg_ti4_reg_1361_reg[15]_i_1_n_2 ;
  wire \neg_ti4_reg_1361_reg[15]_i_1_n_3 ;
  wire \neg_ti4_reg_1361_reg[19]_i_1_n_0 ;
  wire \neg_ti4_reg_1361_reg[19]_i_1_n_1 ;
  wire \neg_ti4_reg_1361_reg[19]_i_1_n_2 ;
  wire \neg_ti4_reg_1361_reg[19]_i_1_n_3 ;
  wire \neg_ti4_reg_1361_reg[23]_i_1_n_0 ;
  wire \neg_ti4_reg_1361_reg[23]_i_1_n_1 ;
  wire \neg_ti4_reg_1361_reg[23]_i_1_n_2 ;
  wire \neg_ti4_reg_1361_reg[23]_i_1_n_3 ;
  wire \neg_ti4_reg_1361_reg[26]_i_2_n_2 ;
  wire \neg_ti4_reg_1361_reg[26]_i_2_n_3 ;
  wire [26:11]neg_ti9_fu_605_p2;
  wire [26:11]neg_ti9_reg_1251;
  wire \neg_ti9_reg_1251[11]_i_3_n_0 ;
  wire \neg_ti9_reg_1251[15]_i_2_n_0 ;
  wire \neg_ti9_reg_1251[15]_i_3_n_0 ;
  wire \neg_ti9_reg_1251[15]_i_4_n_0 ;
  wire \neg_ti9_reg_1251[15]_i_5_n_0 ;
  wire \neg_ti9_reg_1251[19]_i_2_n_0 ;
  wire \neg_ti9_reg_1251[19]_i_3_n_0 ;
  wire \neg_ti9_reg_1251[19]_i_4_n_0 ;
  wire \neg_ti9_reg_1251[19]_i_5_n_0 ;
  wire \neg_ti9_reg_1251[23]_i_2_n_0 ;
  wire \neg_ti9_reg_1251[23]_i_3_n_0 ;
  wire \neg_ti9_reg_1251[23]_i_4_n_0 ;
  wire \neg_ti9_reg_1251[23]_i_5_n_0 ;
  wire \neg_ti9_reg_1251[26]_i_3_n_0 ;
  wire \neg_ti9_reg_1251[26]_i_4_n_0 ;
  wire \neg_ti9_reg_1251_reg[11]_i_1_n_0 ;
  wire \neg_ti9_reg_1251_reg[11]_i_1_n_1 ;
  wire \neg_ti9_reg_1251_reg[11]_i_1_n_2 ;
  wire \neg_ti9_reg_1251_reg[11]_i_1_n_3 ;
  wire \neg_ti9_reg_1251_reg[11]_i_2_n_0 ;
  wire \neg_ti9_reg_1251_reg[11]_i_2_n_1 ;
  wire \neg_ti9_reg_1251_reg[11]_i_2_n_2 ;
  wire \neg_ti9_reg_1251_reg[11]_i_2_n_3 ;
  wire \neg_ti9_reg_1251_reg[11]_i_4_n_0 ;
  wire \neg_ti9_reg_1251_reg[11]_i_4_n_1 ;
  wire \neg_ti9_reg_1251_reg[11]_i_4_n_2 ;
  wire \neg_ti9_reg_1251_reg[11]_i_4_n_3 ;
  wire \neg_ti9_reg_1251_reg[15]_i_1_n_0 ;
  wire \neg_ti9_reg_1251_reg[15]_i_1_n_1 ;
  wire \neg_ti9_reg_1251_reg[15]_i_1_n_2 ;
  wire \neg_ti9_reg_1251_reg[15]_i_1_n_3 ;
  wire \neg_ti9_reg_1251_reg[19]_i_1_n_0 ;
  wire \neg_ti9_reg_1251_reg[19]_i_1_n_1 ;
  wire \neg_ti9_reg_1251_reg[19]_i_1_n_2 ;
  wire \neg_ti9_reg_1251_reg[19]_i_1_n_3 ;
  wire \neg_ti9_reg_1251_reg[23]_i_1_n_0 ;
  wire \neg_ti9_reg_1251_reg[23]_i_1_n_1 ;
  wire \neg_ti9_reg_1251_reg[23]_i_1_n_2 ;
  wire \neg_ti9_reg_1251_reg[23]_i_1_n_3 ;
  wire \neg_ti9_reg_1251_reg[26]_i_2_n_2 ;
  wire \neg_ti9_reg_1251_reg[26]_i_2_n_3 ;
  wire [26:11]neg_ti_fu_893_p2;
  wire [26:11]neg_ti_reg_1387;
  wire neg_ti_reg_13870;
  wire \neg_ti_reg_1387[11]_i_3_n_0 ;
  wire \neg_ti_reg_1387[15]_i_2_n_0 ;
  wire \neg_ti_reg_1387[15]_i_3_n_0 ;
  wire \neg_ti_reg_1387[15]_i_4_n_0 ;
  wire \neg_ti_reg_1387[15]_i_5_n_0 ;
  wire \neg_ti_reg_1387[19]_i_2_n_0 ;
  wire \neg_ti_reg_1387[19]_i_3_n_0 ;
  wire \neg_ti_reg_1387[19]_i_4_n_0 ;
  wire \neg_ti_reg_1387[19]_i_5_n_0 ;
  wire \neg_ti_reg_1387[23]_i_2_n_0 ;
  wire \neg_ti_reg_1387[23]_i_3_n_0 ;
  wire \neg_ti_reg_1387[23]_i_4_n_0 ;
  wire \neg_ti_reg_1387[23]_i_5_n_0 ;
  wire \neg_ti_reg_1387[26]_i_3_n_0 ;
  wire \neg_ti_reg_1387[26]_i_4_n_0 ;
  wire \neg_ti_reg_1387_reg[11]_i_1_n_0 ;
  wire \neg_ti_reg_1387_reg[11]_i_1_n_1 ;
  wire \neg_ti_reg_1387_reg[11]_i_1_n_2 ;
  wire \neg_ti_reg_1387_reg[11]_i_1_n_3 ;
  wire \neg_ti_reg_1387_reg[11]_i_2_n_0 ;
  wire \neg_ti_reg_1387_reg[11]_i_2_n_1 ;
  wire \neg_ti_reg_1387_reg[11]_i_2_n_2 ;
  wire \neg_ti_reg_1387_reg[11]_i_2_n_3 ;
  wire \neg_ti_reg_1387_reg[11]_i_4_n_0 ;
  wire \neg_ti_reg_1387_reg[11]_i_4_n_1 ;
  wire \neg_ti_reg_1387_reg[11]_i_4_n_2 ;
  wire \neg_ti_reg_1387_reg[11]_i_4_n_3 ;
  wire \neg_ti_reg_1387_reg[15]_i_1_n_0 ;
  wire \neg_ti_reg_1387_reg[15]_i_1_n_1 ;
  wire \neg_ti_reg_1387_reg[15]_i_1_n_2 ;
  wire \neg_ti_reg_1387_reg[15]_i_1_n_3 ;
  wire \neg_ti_reg_1387_reg[19]_i_1_n_0 ;
  wire \neg_ti_reg_1387_reg[19]_i_1_n_1 ;
  wire \neg_ti_reg_1387_reg[19]_i_1_n_2 ;
  wire \neg_ti_reg_1387_reg[19]_i_1_n_3 ;
  wire \neg_ti_reg_1387_reg[23]_i_1_n_0 ;
  wire \neg_ti_reg_1387_reg[23]_i_1_n_1 ;
  wire \neg_ti_reg_1387_reg[23]_i_1_n_2 ;
  wire \neg_ti_reg_1387_reg[23]_i_1_n_3 ;
  wire \neg_ti_reg_1387_reg[26]_i_2_n_2 ;
  wire \neg_ti_reg_1387_reg[26]_i_2_n_3 ;
  wire p_0_in;
  wire [26:12]p_Val2_10_1_fu_636_p2;
  wire [26:13]p_Val2_10_2_fu_811_p2;
  wire [26:13]p_Val2_10_3_fu_867_p2;
  wire [26:12]p_Val2_10_4_fu_689_p2;
  wire [26:13]p_Val2_10_5_fu_918_p2;
  wire p_Val2_4_cast_reg_10330;
  wire \p_Val2_4_cast_reg_1033_reg_n_0_[12] ;
  wire \p_Val2_4_cast_reg_1033_reg_n_0_[13] ;
  wire \p_Val2_4_cast_reg_1033_reg_n_0_[14] ;
  wire \p_Val2_4_cast_reg_1033_reg_n_0_[15] ;
  wire \p_Val2_4_cast_reg_1033_reg_n_0_[16] ;
  wire \p_Val2_4_cast_reg_1033_reg_n_0_[17] ;
  wire \p_Val2_4_cast_reg_1033_reg_n_0_[18] ;
  wire \p_Val2_4_cast_reg_1033_reg_n_0_[19] ;
  wire \p_Val2_4_cast_reg_1033_reg_n_0_[20] ;
  wire \p_Val2_4_cast_reg_1033_reg_n_0_[21] ;
  wire \p_Val2_4_cast_reg_1033_reg_n_0_[22] ;
  wire \p_Val2_4_cast_reg_1033_reg_n_0_[23] ;
  wire \p_Val2_4_cast_reg_1033_reg_n_0_[24] ;
  wire [14:0]p_Val2_4_s_fu_321_p2;
  wire \p_Val2_4_s_reg_1056[11]_i_2_n_0 ;
  wire \p_Val2_4_s_reg_1056[11]_i_3_n_0 ;
  wire \p_Val2_4_s_reg_1056[11]_i_4_n_0 ;
  wire \p_Val2_4_s_reg_1056[11]_i_5_n_0 ;
  wire \p_Val2_4_s_reg_1056[3]_i_2_n_0 ;
  wire \p_Val2_4_s_reg_1056[3]_i_3_n_0 ;
  wire \p_Val2_4_s_reg_1056[3]_i_4_n_0 ;
  wire \p_Val2_4_s_reg_1056[3]_i_5_n_0 ;
  wire \p_Val2_4_s_reg_1056[7]_i_2_n_0 ;
  wire \p_Val2_4_s_reg_1056[7]_i_3_n_0 ;
  wire \p_Val2_4_s_reg_1056[7]_i_4_n_0 ;
  wire \p_Val2_4_s_reg_1056[7]_i_5_n_0 ;
  wire \p_Val2_4_s_reg_1056_reg[11]_i_1_n_0 ;
  wire \p_Val2_4_s_reg_1056_reg[11]_i_1_n_1 ;
  wire \p_Val2_4_s_reg_1056_reg[11]_i_1_n_2 ;
  wire \p_Val2_4_s_reg_1056_reg[11]_i_1_n_3 ;
  wire \p_Val2_4_s_reg_1056_reg[3]_i_1_n_0 ;
  wire \p_Val2_4_s_reg_1056_reg[3]_i_1_n_1 ;
  wire \p_Val2_4_s_reg_1056_reg[3]_i_1_n_2 ;
  wire \p_Val2_4_s_reg_1056_reg[3]_i_1_n_3 ;
  wire \p_Val2_4_s_reg_1056_reg[7]_i_1_n_0 ;
  wire \p_Val2_4_s_reg_1056_reg[7]_i_1_n_1 ;
  wire \p_Val2_4_s_reg_1056_reg[7]_i_1_n_2 ;
  wire \p_Val2_4_s_reg_1056_reg[7]_i_1_n_3 ;
  wire [27:0]p_Val2_5_2_reg_1050;
  wire [27:0]p_Val2_5_reg_1006;
  wire [27:12]p_Val2_6_2_fu_355_p2;
  wire [27:0]p_Val2_6_2_reg_1085;
  wire \p_Val2_6_2_reg_1085[15]_i_2_n_0 ;
  wire \p_Val2_6_2_reg_1085[15]_i_3_n_0 ;
  wire \p_Val2_6_2_reg_1085[15]_i_4_n_0 ;
  wire \p_Val2_6_2_reg_1085[15]_i_5_n_0 ;
  wire \p_Val2_6_2_reg_1085[19]_i_2_n_0 ;
  wire \p_Val2_6_2_reg_1085[19]_i_3_n_0 ;
  wire \p_Val2_6_2_reg_1085[19]_i_4_n_0 ;
  wire \p_Val2_6_2_reg_1085[19]_i_5_n_0 ;
  wire \p_Val2_6_2_reg_1085[23]_i_2_n_0 ;
  wire \p_Val2_6_2_reg_1085[23]_i_3_n_0 ;
  wire \p_Val2_6_2_reg_1085[23]_i_4_n_0 ;
  wire \p_Val2_6_2_reg_1085[23]_i_5_n_0 ;
  wire \p_Val2_6_2_reg_1085[27]_i_2_n_0 ;
  wire \p_Val2_6_2_reg_1085[27]_i_3_n_0 ;
  wire \p_Val2_6_2_reg_1085[27]_i_4_n_0 ;
  wire \p_Val2_6_2_reg_1085[27]_i_5_n_0 ;
  wire \p_Val2_6_2_reg_1085[27]_i_6_n_0 ;
  wire \p_Val2_6_2_reg_1085_reg[15]_i_1_n_0 ;
  wire \p_Val2_6_2_reg_1085_reg[15]_i_1_n_1 ;
  wire \p_Val2_6_2_reg_1085_reg[15]_i_1_n_2 ;
  wire \p_Val2_6_2_reg_1085_reg[15]_i_1_n_3 ;
  wire \p_Val2_6_2_reg_1085_reg[19]_i_1_n_0 ;
  wire \p_Val2_6_2_reg_1085_reg[19]_i_1_n_1 ;
  wire \p_Val2_6_2_reg_1085_reg[19]_i_1_n_2 ;
  wire \p_Val2_6_2_reg_1085_reg[19]_i_1_n_3 ;
  wire \p_Val2_6_2_reg_1085_reg[23]_i_1_n_0 ;
  wire \p_Val2_6_2_reg_1085_reg[23]_i_1_n_1 ;
  wire \p_Val2_6_2_reg_1085_reg[23]_i_1_n_2 ;
  wire \p_Val2_6_2_reg_1085_reg[23]_i_1_n_3 ;
  wire \p_Val2_6_2_reg_1085_reg[27]_i_1_n_1 ;
  wire \p_Val2_6_2_reg_1085_reg[27]_i_1_n_2 ;
  wire \p_Val2_6_2_reg_1085_reg[27]_i_1_n_3 ;
  wire [27:0]p_Val2_6_3_fu_359_p2;
  wire [27:0]p_Val2_6_3_reg_1090;
  wire \p_Val2_6_3_reg_1090[11]_i_2_n_0 ;
  wire \p_Val2_6_3_reg_1090[11]_i_3_n_0 ;
  wire \p_Val2_6_3_reg_1090[11]_i_4_n_0 ;
  wire \p_Val2_6_3_reg_1090[11]_i_5_n_0 ;
  wire \p_Val2_6_3_reg_1090[15]_i_2_n_0 ;
  wire \p_Val2_6_3_reg_1090[15]_i_3_n_0 ;
  wire \p_Val2_6_3_reg_1090[15]_i_4_n_0 ;
  wire \p_Val2_6_3_reg_1090[15]_i_5_n_0 ;
  wire \p_Val2_6_3_reg_1090[19]_i_2_n_0 ;
  wire \p_Val2_6_3_reg_1090[19]_i_3_n_0 ;
  wire \p_Val2_6_3_reg_1090[19]_i_4_n_0 ;
  wire \p_Val2_6_3_reg_1090[19]_i_5_n_0 ;
  wire \p_Val2_6_3_reg_1090[23]_i_2_n_0 ;
  wire \p_Val2_6_3_reg_1090[23]_i_3_n_0 ;
  wire \p_Val2_6_3_reg_1090[23]_i_4_n_0 ;
  wire \p_Val2_6_3_reg_1090[23]_i_5_n_0 ;
  wire \p_Val2_6_3_reg_1090[27]_i_2_n_0 ;
  wire \p_Val2_6_3_reg_1090[27]_i_3_n_0 ;
  wire \p_Val2_6_3_reg_1090[27]_i_4_n_0 ;
  wire \p_Val2_6_3_reg_1090[27]_i_5_n_0 ;
  wire \p_Val2_6_3_reg_1090[3]_i_2_n_0 ;
  wire \p_Val2_6_3_reg_1090[3]_i_3_n_0 ;
  wire \p_Val2_6_3_reg_1090[3]_i_4_n_0 ;
  wire \p_Val2_6_3_reg_1090[3]_i_5_n_0 ;
  wire \p_Val2_6_3_reg_1090[7]_i_2_n_0 ;
  wire \p_Val2_6_3_reg_1090[7]_i_3_n_0 ;
  wire \p_Val2_6_3_reg_1090[7]_i_4_n_0 ;
  wire \p_Val2_6_3_reg_1090[7]_i_5_n_0 ;
  wire \p_Val2_6_3_reg_1090_reg[11]_i_1_n_0 ;
  wire \p_Val2_6_3_reg_1090_reg[11]_i_1_n_1 ;
  wire \p_Val2_6_3_reg_1090_reg[11]_i_1_n_2 ;
  wire \p_Val2_6_3_reg_1090_reg[11]_i_1_n_3 ;
  wire \p_Val2_6_3_reg_1090_reg[15]_i_1_n_0 ;
  wire \p_Val2_6_3_reg_1090_reg[15]_i_1_n_1 ;
  wire \p_Val2_6_3_reg_1090_reg[15]_i_1_n_2 ;
  wire \p_Val2_6_3_reg_1090_reg[15]_i_1_n_3 ;
  wire \p_Val2_6_3_reg_1090_reg[19]_i_1_n_0 ;
  wire \p_Val2_6_3_reg_1090_reg[19]_i_1_n_1 ;
  wire \p_Val2_6_3_reg_1090_reg[19]_i_1_n_2 ;
  wire \p_Val2_6_3_reg_1090_reg[19]_i_1_n_3 ;
  wire \p_Val2_6_3_reg_1090_reg[23]_i_1_n_0 ;
  wire \p_Val2_6_3_reg_1090_reg[23]_i_1_n_1 ;
  wire \p_Val2_6_3_reg_1090_reg[23]_i_1_n_2 ;
  wire \p_Val2_6_3_reg_1090_reg[23]_i_1_n_3 ;
  wire \p_Val2_6_3_reg_1090_reg[27]_i_1_n_1 ;
  wire \p_Val2_6_3_reg_1090_reg[27]_i_1_n_2 ;
  wire \p_Val2_6_3_reg_1090_reg[27]_i_1_n_3 ;
  wire \p_Val2_6_3_reg_1090_reg[3]_i_1_n_0 ;
  wire \p_Val2_6_3_reg_1090_reg[3]_i_1_n_1 ;
  wire \p_Val2_6_3_reg_1090_reg[3]_i_1_n_2 ;
  wire \p_Val2_6_3_reg_1090_reg[3]_i_1_n_3 ;
  wire \p_Val2_6_3_reg_1090_reg[7]_i_1_n_0 ;
  wire \p_Val2_6_3_reg_1090_reg[7]_i_1_n_1 ;
  wire \p_Val2_6_3_reg_1090_reg[7]_i_1_n_2 ;
  wire \p_Val2_6_3_reg_1090_reg[7]_i_1_n_3 ;
  wire [27:0]p_Val2_6_5_fu_380_p2;
  wire [27:0]p_Val2_6_5_reg_1100;
  wire \p_Val2_6_5_reg_1100[11]_i_2_n_0 ;
  wire \p_Val2_6_5_reg_1100[11]_i_3_n_0 ;
  wire \p_Val2_6_5_reg_1100[11]_i_4_n_0 ;
  wire \p_Val2_6_5_reg_1100[11]_i_5_n_0 ;
  wire \p_Val2_6_5_reg_1100[15]_i_2_n_0 ;
  wire \p_Val2_6_5_reg_1100[15]_i_3_n_0 ;
  wire \p_Val2_6_5_reg_1100[15]_i_4_n_0 ;
  wire \p_Val2_6_5_reg_1100[15]_i_5_n_0 ;
  wire \p_Val2_6_5_reg_1100[19]_i_2_n_0 ;
  wire \p_Val2_6_5_reg_1100[19]_i_3_n_0 ;
  wire \p_Val2_6_5_reg_1100[19]_i_4_n_0 ;
  wire \p_Val2_6_5_reg_1100[19]_i_5_n_0 ;
  wire \p_Val2_6_5_reg_1100[23]_i_2_n_0 ;
  wire \p_Val2_6_5_reg_1100[23]_i_3_n_0 ;
  wire \p_Val2_6_5_reg_1100[23]_i_4_n_0 ;
  wire \p_Val2_6_5_reg_1100[23]_i_5_n_0 ;
  wire \p_Val2_6_5_reg_1100[27]_i_4_n_0 ;
  wire \p_Val2_6_5_reg_1100[27]_i_5_n_0 ;
  wire \p_Val2_6_5_reg_1100[27]_i_6_n_0 ;
  wire \p_Val2_6_5_reg_1100[27]_i_7_n_0 ;
  wire \p_Val2_6_5_reg_1100[3]_i_2_n_0 ;
  wire \p_Val2_6_5_reg_1100[3]_i_3_n_0 ;
  wire \p_Val2_6_5_reg_1100[3]_i_4_n_0 ;
  wire \p_Val2_6_5_reg_1100[3]_i_5_n_0 ;
  wire \p_Val2_6_5_reg_1100[7]_i_2_n_0 ;
  wire \p_Val2_6_5_reg_1100[7]_i_3_n_0 ;
  wire \p_Val2_6_5_reg_1100[7]_i_4_n_0 ;
  wire \p_Val2_6_5_reg_1100[7]_i_5_n_0 ;
  wire \p_Val2_6_5_reg_1100_reg[11]_i_1_n_0 ;
  wire \p_Val2_6_5_reg_1100_reg[11]_i_1_n_1 ;
  wire \p_Val2_6_5_reg_1100_reg[11]_i_1_n_2 ;
  wire \p_Val2_6_5_reg_1100_reg[11]_i_1_n_3 ;
  wire \p_Val2_6_5_reg_1100_reg[15]_i_1_n_0 ;
  wire \p_Val2_6_5_reg_1100_reg[15]_i_1_n_1 ;
  wire \p_Val2_6_5_reg_1100_reg[15]_i_1_n_2 ;
  wire \p_Val2_6_5_reg_1100_reg[15]_i_1_n_3 ;
  wire \p_Val2_6_5_reg_1100_reg[19]_i_1_n_0 ;
  wire \p_Val2_6_5_reg_1100_reg[19]_i_1_n_1 ;
  wire \p_Val2_6_5_reg_1100_reg[19]_i_1_n_2 ;
  wire \p_Val2_6_5_reg_1100_reg[19]_i_1_n_3 ;
  wire \p_Val2_6_5_reg_1100_reg[23]_i_1_n_0 ;
  wire \p_Val2_6_5_reg_1100_reg[23]_i_1_n_1 ;
  wire \p_Val2_6_5_reg_1100_reg[23]_i_1_n_2 ;
  wire \p_Val2_6_5_reg_1100_reg[23]_i_1_n_3 ;
  wire \p_Val2_6_5_reg_1100_reg[27]_i_2_n_1 ;
  wire \p_Val2_6_5_reg_1100_reg[27]_i_2_n_2 ;
  wire \p_Val2_6_5_reg_1100_reg[27]_i_2_n_3 ;
  wire \p_Val2_6_5_reg_1100_reg[3]_i_1_n_0 ;
  wire \p_Val2_6_5_reg_1100_reg[3]_i_1_n_1 ;
  wire \p_Val2_6_5_reg_1100_reg[3]_i_1_n_2 ;
  wire \p_Val2_6_5_reg_1100_reg[3]_i_1_n_3 ;
  wire \p_Val2_6_5_reg_1100_reg[7]_i_1_n_0 ;
  wire \p_Val2_6_5_reg_1100_reg[7]_i_1_n_1 ;
  wire \p_Val2_6_5_reg_1100_reg[7]_i_1_n_2 ;
  wire \p_Val2_6_5_reg_1100_reg[7]_i_1_n_3 ;
  wire [27:11]p_Val2_6_fu_300_p2;
  wire [27:0]p_Val2_6_reg_1040;
  wire \p_Val2_6_reg_1040[14]_i_2_n_0 ;
  wire \p_Val2_6_reg_1040[14]_i_3_n_0 ;
  wire \p_Val2_6_reg_1040[14]_i_4_n_0 ;
  wire \p_Val2_6_reg_1040[18]_i_2_n_0 ;
  wire \p_Val2_6_reg_1040[18]_i_3_n_0 ;
  wire \p_Val2_6_reg_1040[18]_i_4_n_0 ;
  wire \p_Val2_6_reg_1040[18]_i_5_n_0 ;
  wire \p_Val2_6_reg_1040[22]_i_2_n_0 ;
  wire \p_Val2_6_reg_1040[22]_i_3_n_0 ;
  wire \p_Val2_6_reg_1040[22]_i_4_n_0 ;
  wire \p_Val2_6_reg_1040[22]_i_5_n_0 ;
  wire \p_Val2_6_reg_1040[26]_i_2_n_0 ;
  wire \p_Val2_6_reg_1040[26]_i_3_n_0 ;
  wire \p_Val2_6_reg_1040[26]_i_4_n_0 ;
  wire \p_Val2_6_reg_1040[26]_i_5_n_0 ;
  wire \p_Val2_6_reg_1040[26]_i_6_n_0 ;
  wire \p_Val2_6_reg_1040[27]_i_2_n_0 ;
  wire \p_Val2_6_reg_1040_reg[14]_i_1_n_0 ;
  wire \p_Val2_6_reg_1040_reg[14]_i_1_n_1 ;
  wire \p_Val2_6_reg_1040_reg[14]_i_1_n_2 ;
  wire \p_Val2_6_reg_1040_reg[14]_i_1_n_3 ;
  wire \p_Val2_6_reg_1040_reg[18]_i_1_n_0 ;
  wire \p_Val2_6_reg_1040_reg[18]_i_1_n_1 ;
  wire \p_Val2_6_reg_1040_reg[18]_i_1_n_2 ;
  wire \p_Val2_6_reg_1040_reg[18]_i_1_n_3 ;
  wire \p_Val2_6_reg_1040_reg[22]_i_1_n_0 ;
  wire \p_Val2_6_reg_1040_reg[22]_i_1_n_1 ;
  wire \p_Val2_6_reg_1040_reg[22]_i_1_n_2 ;
  wire \p_Val2_6_reg_1040_reg[22]_i_1_n_3 ;
  wire \p_Val2_6_reg_1040_reg[26]_i_1_n_0 ;
  wire \p_Val2_6_reg_1040_reg[26]_i_1_n_1 ;
  wire \p_Val2_6_reg_1040_reg[26]_i_1_n_2 ;
  wire \p_Val2_6_reg_1040_reg[26]_i_1_n_3 ;
  wire [26:13]p_Val2_s_12_fu_732_p2;
  wire p_scaled_power_V_1_reg_1320;
  wire \p_scaled_power_V_1_reg_1320_reg_n_0_[0] ;
  wire \p_scaled_power_V_1_reg_1320_reg_n_0_[10] ;
  wire \p_scaled_power_V_1_reg_1320_reg_n_0_[11] ;
  wire \p_scaled_power_V_1_reg_1320_reg_n_0_[12] ;
  wire \p_scaled_power_V_1_reg_1320_reg_n_0_[13] ;
  wire \p_scaled_power_V_1_reg_1320_reg_n_0_[14] ;
  wire \p_scaled_power_V_1_reg_1320_reg_n_0_[1] ;
  wire \p_scaled_power_V_1_reg_1320_reg_n_0_[2] ;
  wire \p_scaled_power_V_1_reg_1320_reg_n_0_[3] ;
  wire \p_scaled_power_V_1_reg_1320_reg_n_0_[4] ;
  wire \p_scaled_power_V_1_reg_1320_reg_n_0_[5] ;
  wire \p_scaled_power_V_1_reg_1320_reg_n_0_[6] ;
  wire \p_scaled_power_V_1_reg_1320_reg_n_0_[7] ;
  wire \p_scaled_power_V_1_reg_1320_reg_n_0_[8] ;
  wire \p_scaled_power_V_1_reg_1320_reg_n_0_[9] ;
  wire p_scaled_power_V_2_reg_1372;
  wire \p_scaled_power_V_2_reg_1372_reg_n_0_[0] ;
  wire \p_scaled_power_V_2_reg_1372_reg_n_0_[10] ;
  wire \p_scaled_power_V_2_reg_1372_reg_n_0_[11] ;
  wire \p_scaled_power_V_2_reg_1372_reg_n_0_[12] ;
  wire \p_scaled_power_V_2_reg_1372_reg_n_0_[13] ;
  wire \p_scaled_power_V_2_reg_1372_reg_n_0_[14] ;
  wire \p_scaled_power_V_2_reg_1372_reg_n_0_[1] ;
  wire \p_scaled_power_V_2_reg_1372_reg_n_0_[2] ;
  wire \p_scaled_power_V_2_reg_1372_reg_n_0_[3] ;
  wire \p_scaled_power_V_2_reg_1372_reg_n_0_[4] ;
  wire \p_scaled_power_V_2_reg_1372_reg_n_0_[5] ;
  wire \p_scaled_power_V_2_reg_1372_reg_n_0_[6] ;
  wire \p_scaled_power_V_2_reg_1372_reg_n_0_[7] ;
  wire \p_scaled_power_V_2_reg_1372_reg_n_0_[8] ;
  wire \p_scaled_power_V_2_reg_1372_reg_n_0_[9] ;
  wire p_scaled_power_V_3_reg_1392;
  wire \p_scaled_power_V_3_reg_1392_reg_n_0_[0] ;
  wire \p_scaled_power_V_3_reg_1392_reg_n_0_[10] ;
  wire \p_scaled_power_V_3_reg_1392_reg_n_0_[11] ;
  wire \p_scaled_power_V_3_reg_1392_reg_n_0_[12] ;
  wire \p_scaled_power_V_3_reg_1392_reg_n_0_[13] ;
  wire \p_scaled_power_V_3_reg_1392_reg_n_0_[14] ;
  wire \p_scaled_power_V_3_reg_1392_reg_n_0_[1] ;
  wire \p_scaled_power_V_3_reg_1392_reg_n_0_[2] ;
  wire \p_scaled_power_V_3_reg_1392_reg_n_0_[3] ;
  wire \p_scaled_power_V_3_reg_1392_reg_n_0_[4] ;
  wire \p_scaled_power_V_3_reg_1392_reg_n_0_[5] ;
  wire \p_scaled_power_V_3_reg_1392_reg_n_0_[6] ;
  wire \p_scaled_power_V_3_reg_1392_reg_n_0_[7] ;
  wire \p_scaled_power_V_3_reg_1392_reg_n_0_[8] ;
  wire \p_scaled_power_V_3_reg_1392_reg_n_0_[9] ;
  wire p_scaled_power_V_4_reg_1336;
  wire \p_scaled_power_V_4_reg_1336_reg_n_0_[0] ;
  wire \p_scaled_power_V_4_reg_1336_reg_n_0_[10] ;
  wire \p_scaled_power_V_4_reg_1336_reg_n_0_[11] ;
  wire \p_scaled_power_V_4_reg_1336_reg_n_0_[12] ;
  wire \p_scaled_power_V_4_reg_1336_reg_n_0_[13] ;
  wire \p_scaled_power_V_4_reg_1336_reg_n_0_[14] ;
  wire \p_scaled_power_V_4_reg_1336_reg_n_0_[1] ;
  wire \p_scaled_power_V_4_reg_1336_reg_n_0_[2] ;
  wire \p_scaled_power_V_4_reg_1336_reg_n_0_[3] ;
  wire \p_scaled_power_V_4_reg_1336_reg_n_0_[4] ;
  wire \p_scaled_power_V_4_reg_1336_reg_n_0_[5] ;
  wire \p_scaled_power_V_4_reg_1336_reg_n_0_[6] ;
  wire \p_scaled_power_V_4_reg_1336_reg_n_0_[7] ;
  wire \p_scaled_power_V_4_reg_1336_reg_n_0_[8] ;
  wire \p_scaled_power_V_4_reg_1336_reg_n_0_[9] ;
  wire p_scaled_power_V_5_reg_1407;
  wire \p_scaled_power_V_5_reg_1407_reg_n_0_[0] ;
  wire \p_scaled_power_V_5_reg_1407_reg_n_0_[10] ;
  wire \p_scaled_power_V_5_reg_1407_reg_n_0_[11] ;
  wire \p_scaled_power_V_5_reg_1407_reg_n_0_[12] ;
  wire \p_scaled_power_V_5_reg_1407_reg_n_0_[13] ;
  wire \p_scaled_power_V_5_reg_1407_reg_n_0_[14] ;
  wire \p_scaled_power_V_5_reg_1407_reg_n_0_[1] ;
  wire \p_scaled_power_V_5_reg_1407_reg_n_0_[2] ;
  wire \p_scaled_power_V_5_reg_1407_reg_n_0_[3] ;
  wire \p_scaled_power_V_5_reg_1407_reg_n_0_[4] ;
  wire \p_scaled_power_V_5_reg_1407_reg_n_0_[5] ;
  wire \p_scaled_power_V_5_reg_1407_reg_n_0_[6] ;
  wire \p_scaled_power_V_5_reg_1407_reg_n_0_[7] ;
  wire \p_scaled_power_V_5_reg_1407_reg_n_0_[8] ;
  wire \p_scaled_power_V_5_reg_1407_reg_n_0_[9] ;
  wire p_scaled_power_V_reg_1346;
  wire \p_scaled_power_V_reg_1346_reg_n_0_[0] ;
  wire \p_scaled_power_V_reg_1346_reg_n_0_[10] ;
  wire \p_scaled_power_V_reg_1346_reg_n_0_[11] ;
  wire \p_scaled_power_V_reg_1346_reg_n_0_[12] ;
  wire \p_scaled_power_V_reg_1346_reg_n_0_[13] ;
  wire \p_scaled_power_V_reg_1346_reg_n_0_[14] ;
  wire \p_scaled_power_V_reg_1346_reg_n_0_[1] ;
  wire \p_scaled_power_V_reg_1346_reg_n_0_[2] ;
  wire \p_scaled_power_V_reg_1346_reg_n_0_[3] ;
  wire \p_scaled_power_V_reg_1346_reg_n_0_[4] ;
  wire \p_scaled_power_V_reg_1346_reg_n_0_[5] ;
  wire \p_scaled_power_V_reg_1346_reg_n_0_[6] ;
  wire \p_scaled_power_V_reg_1346_reg_n_0_[7] ;
  wire \p_scaled_power_V_reg_1346_reg_n_0_[8] ;
  wire \p_scaled_power_V_reg_1346_reg_n_0_[9] ;
  wire \p_shl1_reg_1012_reg_n_0_[13] ;
  wire \p_shl1_reg_1012_reg_n_0_[14] ;
  wire \p_shl1_reg_1012_reg_n_0_[15] ;
  wire \p_shl1_reg_1012_reg_n_0_[16] ;
  wire \p_shl1_reg_1012_reg_n_0_[17] ;
  wire \p_shl1_reg_1012_reg_n_0_[18] ;
  wire \p_shl1_reg_1012_reg_n_0_[19] ;
  wire \p_shl1_reg_1012_reg_n_0_[20] ;
  wire \p_shl1_reg_1012_reg_n_0_[21] ;
  wire \p_shl1_reg_1012_reg_n_0_[22] ;
  wire \p_shl1_reg_1012_reg_n_0_[23] ;
  wire \p_shl1_reg_1012_reg_n_0_[24] ;
  wire \p_shl1_reg_1012_reg_n_0_[25] ;
  wire \p_shl1_reg_1012_reg_n_0_[26] ;
  wire [25:0]p_v1_v_fu_513_p3;
  wire [25:0]p_v1_v_reg_1193;
  wire \p_v1_v_reg_1193_reg[10]_inv_n_0 ;
  wire \p_v1_v_reg_1193_reg[1]_inv_n_0 ;
  wire \p_v1_v_reg_1193_reg[2]_inv_n_0 ;
  wire \p_v1_v_reg_1193_reg[3]_inv_n_0 ;
  wire \p_v1_v_reg_1193_reg[4]_inv_n_0 ;
  wire \p_v1_v_reg_1193_reg[5]_inv_n_0 ;
  wire \p_v1_v_reg_1193_reg[6]_inv_n_0 ;
  wire \p_v1_v_reg_1193_reg[7]_inv_n_0 ;
  wire \p_v1_v_reg_1193_reg[8]_inv_n_0 ;
  wire \p_v1_v_reg_1193_reg[9]_inv_n_0 ;
  wire [25:0]p_v2_v_fu_660_p3;
  wire [25:0]p_v2_v_reg_1279;
  wire \p_v2_v_reg_1279_reg[10]_inv_n_0 ;
  wire \p_v2_v_reg_1279_reg[1]_inv_n_0 ;
  wire \p_v2_v_reg_1279_reg[2]_inv_n_0 ;
  wire \p_v2_v_reg_1279_reg[3]_inv_n_0 ;
  wire \p_v2_v_reg_1279_reg[4]_inv_n_0 ;
  wire \p_v2_v_reg_1279_reg[5]_inv_n_0 ;
  wire \p_v2_v_reg_1279_reg[6]_inv_n_0 ;
  wire \p_v2_v_reg_1279_reg[7]_inv_n_0 ;
  wire \p_v2_v_reg_1279_reg[8]_inv_n_0 ;
  wire \p_v2_v_reg_1279_reg[9]_inv_n_0 ;
  wire [25:0]p_v3_v_fu_770_p3;
  wire [25:0]p_v3_v_reg_1330;
  wire \p_v3_v_reg_1330_reg[10]_inv_n_0 ;
  wire \p_v3_v_reg_1330_reg[1]_inv_n_0 ;
  wire \p_v3_v_reg_1330_reg[2]_inv_n_0 ;
  wire \p_v3_v_reg_1330_reg[3]_inv_n_0 ;
  wire \p_v3_v_reg_1330_reg[4]_inv_n_0 ;
  wire \p_v3_v_reg_1330_reg[5]_inv_n_0 ;
  wire \p_v3_v_reg_1330_reg[6]_inv_n_0 ;
  wire \p_v3_v_reg_1330_reg[7]_inv_n_0 ;
  wire \p_v3_v_reg_1330_reg[8]_inv_n_0 ;
  wire \p_v3_v_reg_1330_reg[9]_inv_n_0 ;
  wire [25:0]p_v4_v_fu_558_p3;
  wire [25:0]p_v4_v_reg_1219;
  wire \p_v4_v_reg_1219_reg[10]_inv_n_0 ;
  wire \p_v4_v_reg_1219_reg[1]_inv_n_0 ;
  wire \p_v4_v_reg_1219_reg[2]_inv_n_0 ;
  wire \p_v4_v_reg_1219_reg[3]_inv_n_0 ;
  wire \p_v4_v_reg_1219_reg[4]_inv_n_0 ;
  wire \p_v4_v_reg_1219_reg[5]_inv_n_0 ;
  wire \p_v4_v_reg_1219_reg[6]_inv_n_0 ;
  wire \p_v4_v_reg_1219_reg[7]_inv_n_0 ;
  wire \p_v4_v_reg_1219_reg[8]_inv_n_0 ;
  wire \p_v4_v_reg_1219_reg[9]_inv_n_0 ;
  wire [25:0]p_v5_v_fu_843_p3;
  wire [25:0]p_v5_v_reg_1366;
  wire \p_v5_v_reg_1366_reg[10]_inv_n_0 ;
  wire \p_v5_v_reg_1366_reg[1]_inv_n_0 ;
  wire \p_v5_v_reg_1366_reg[2]_inv_n_0 ;
  wire \p_v5_v_reg_1366_reg[3]_inv_n_0 ;
  wire \p_v5_v_reg_1366_reg[4]_inv_n_0 ;
  wire \p_v5_v_reg_1366_reg[5]_inv_n_0 ;
  wire \p_v5_v_reg_1366_reg[6]_inv_n_0 ;
  wire \p_v5_v_reg_1366_reg[7]_inv_n_0 ;
  wire \p_v5_v_reg_1366_reg[8]_inv_n_0 ;
  wire \p_v5_v_reg_1366_reg[9]_inv_n_0 ;
  wire [25:0]p_v_v_fu_563_p3;
  wire [25:0]p_v_v_reg_1225;
  wire \p_v_v_reg_1225_reg[10]_inv_n_0 ;
  wire \p_v_v_reg_1225_reg[1]_inv_n_0 ;
  wire \p_v_v_reg_1225_reg[2]_inv_n_0 ;
  wire \p_v_v_reg_1225_reg[3]_inv_n_0 ;
  wire \p_v_v_reg_1225_reg[4]_inv_n_0 ;
  wire \p_v_v_reg_1225_reg[5]_inv_n_0 ;
  wire \p_v_v_reg_1225_reg[6]_inv_n_0 ;
  wire \p_v_v_reg_1225_reg[7]_inv_n_0 ;
  wire \p_v_v_reg_1225_reg[8]_inv_n_0 ;
  wire \p_v_v_reg_1225_reg[9]_inv_n_0 ;
  wire [28:0]r_V_tr_0_tr_fu_341_p2;
  wire [27:0]r_V_tr_0_tr_reg_1074;
  wire \r_V_tr_0_tr_reg_1074[11]_i_2_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[11]_i_3_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[11]_i_4_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[11]_i_5_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[15]_i_2_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[15]_i_3_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[15]_i_4_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[15]_i_5_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[19]_i_2_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[19]_i_3_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[19]_i_4_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[19]_i_5_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[23]_i_2_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[23]_i_3_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[23]_i_4_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[23]_i_5_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[27]_i_2_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[27]_i_3_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[27]_i_4_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[27]_i_5_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[3]_i_2_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[3]_i_3_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[3]_i_4_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[3]_i_5_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[7]_i_2_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[7]_i_3_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[7]_i_4_n_0 ;
  wire \r_V_tr_0_tr_reg_1074[7]_i_5_n_0 ;
  wire \r_V_tr_0_tr_reg_1074_reg[11]_i_1_n_0 ;
  wire \r_V_tr_0_tr_reg_1074_reg[11]_i_1_n_1 ;
  wire \r_V_tr_0_tr_reg_1074_reg[11]_i_1_n_2 ;
  wire \r_V_tr_0_tr_reg_1074_reg[11]_i_1_n_3 ;
  wire \r_V_tr_0_tr_reg_1074_reg[15]_i_1_n_0 ;
  wire \r_V_tr_0_tr_reg_1074_reg[15]_i_1_n_1 ;
  wire \r_V_tr_0_tr_reg_1074_reg[15]_i_1_n_2 ;
  wire \r_V_tr_0_tr_reg_1074_reg[15]_i_1_n_3 ;
  wire \r_V_tr_0_tr_reg_1074_reg[19]_i_1_n_0 ;
  wire \r_V_tr_0_tr_reg_1074_reg[19]_i_1_n_1 ;
  wire \r_V_tr_0_tr_reg_1074_reg[19]_i_1_n_2 ;
  wire \r_V_tr_0_tr_reg_1074_reg[19]_i_1_n_3 ;
  wire \r_V_tr_0_tr_reg_1074_reg[23]_i_1_n_0 ;
  wire \r_V_tr_0_tr_reg_1074_reg[23]_i_1_n_1 ;
  wire \r_V_tr_0_tr_reg_1074_reg[23]_i_1_n_2 ;
  wire \r_V_tr_0_tr_reg_1074_reg[23]_i_1_n_3 ;
  wire \r_V_tr_0_tr_reg_1074_reg[27]_i_1_n_0 ;
  wire \r_V_tr_0_tr_reg_1074_reg[27]_i_1_n_1 ;
  wire \r_V_tr_0_tr_reg_1074_reg[27]_i_1_n_2 ;
  wire \r_V_tr_0_tr_reg_1074_reg[27]_i_1_n_3 ;
  wire \r_V_tr_0_tr_reg_1074_reg[3]_i_1_n_0 ;
  wire \r_V_tr_0_tr_reg_1074_reg[3]_i_1_n_1 ;
  wire \r_V_tr_0_tr_reg_1074_reg[3]_i_1_n_2 ;
  wire \r_V_tr_0_tr_reg_1074_reg[3]_i_1_n_3 ;
  wire \r_V_tr_0_tr_reg_1074_reg[7]_i_1_n_0 ;
  wire \r_V_tr_0_tr_reg_1074_reg[7]_i_1_n_1 ;
  wire \r_V_tr_0_tr_reg_1074_reg[7]_i_1_n_2 ;
  wire \r_V_tr_0_tr_reg_1074_reg[7]_i_1_n_3 ;
  wire [27:13]r_V_tr_1_tr_fu_274_p2;
  wire \r_V_tr_1_tr_reg_1022[15]_i_2_n_0 ;
  wire \r_V_tr_1_tr_reg_1022[15]_i_3_n_0 ;
  wire \r_V_tr_1_tr_reg_1022[15]_i_4_n_0 ;
  wire \r_V_tr_1_tr_reg_1022[19]_i_2_n_0 ;
  wire \r_V_tr_1_tr_reg_1022[19]_i_3_n_0 ;
  wire \r_V_tr_1_tr_reg_1022[19]_i_4_n_0 ;
  wire \r_V_tr_1_tr_reg_1022[19]_i_5_n_0 ;
  wire \r_V_tr_1_tr_reg_1022[23]_i_2_n_0 ;
  wire \r_V_tr_1_tr_reg_1022[23]_i_3_n_0 ;
  wire \r_V_tr_1_tr_reg_1022[23]_i_4_n_0 ;
  wire \r_V_tr_1_tr_reg_1022[23]_i_5_n_0 ;
  wire \r_V_tr_1_tr_reg_1022[26]_i_3_n_0 ;
  wire \r_V_tr_1_tr_reg_1022[26]_i_4_n_0 ;
  wire \r_V_tr_1_tr_reg_1022[26]_i_5_n_0 ;
  wire \r_V_tr_1_tr_reg_1022[26]_i_6_n_0 ;
  wire \r_V_tr_1_tr_reg_1022_reg[15]_i_1_n_0 ;
  wire \r_V_tr_1_tr_reg_1022_reg[15]_i_1_n_1 ;
  wire \r_V_tr_1_tr_reg_1022_reg[15]_i_1_n_2 ;
  wire \r_V_tr_1_tr_reg_1022_reg[15]_i_1_n_3 ;
  wire \r_V_tr_1_tr_reg_1022_reg[19]_i_1_n_0 ;
  wire \r_V_tr_1_tr_reg_1022_reg[19]_i_1_n_1 ;
  wire \r_V_tr_1_tr_reg_1022_reg[19]_i_1_n_2 ;
  wire \r_V_tr_1_tr_reg_1022_reg[19]_i_1_n_3 ;
  wire \r_V_tr_1_tr_reg_1022_reg[23]_i_1_n_0 ;
  wire \r_V_tr_1_tr_reg_1022_reg[23]_i_1_n_1 ;
  wire \r_V_tr_1_tr_reg_1022_reg[23]_i_1_n_2 ;
  wire \r_V_tr_1_tr_reg_1022_reg[23]_i_1_n_3 ;
  wire \r_V_tr_1_tr_reg_1022_reg[26]_i_2_n_1 ;
  wire \r_V_tr_1_tr_reg_1022_reg[26]_i_2_n_2 ;
  wire \r_V_tr_1_tr_reg_1022_reg[26]_i_2_n_3 ;
  wire \r_V_tr_1_tr_reg_1022_reg_n_0_[13] ;
  wire \r_V_tr_1_tr_reg_1022_reg_n_0_[14] ;
  wire \r_V_tr_1_tr_reg_1022_reg_n_0_[15] ;
  wire \r_V_tr_1_tr_reg_1022_reg_n_0_[16] ;
  wire \r_V_tr_1_tr_reg_1022_reg_n_0_[17] ;
  wire \r_V_tr_1_tr_reg_1022_reg_n_0_[18] ;
  wire \r_V_tr_1_tr_reg_1022_reg_n_0_[19] ;
  wire \r_V_tr_1_tr_reg_1022_reg_n_0_[20] ;
  wire \r_V_tr_1_tr_reg_1022_reg_n_0_[21] ;
  wire \r_V_tr_1_tr_reg_1022_reg_n_0_[22] ;
  wire \r_V_tr_1_tr_reg_1022_reg_n_0_[23] ;
  wire \r_V_tr_1_tr_reg_1022_reg_n_0_[24] ;
  wire \r_V_tr_1_tr_reg_1022_reg_n_0_[25] ;
  wire \r_V_tr_1_tr_reg_1022_reg_n_0_[26] ;
  wire [28:0]r_V_tr_2_tr_fu_396_p2;
  wire [27:0]r_V_tr_2_tr_reg_1110;
  wire \r_V_tr_2_tr_reg_1110[11]_i_2_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[11]_i_3_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[11]_i_4_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[11]_i_5_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[15]_i_2_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[15]_i_3_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[15]_i_4_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[15]_i_5_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[19]_i_2_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[19]_i_3_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[19]_i_4_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[19]_i_5_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[23]_i_2_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[23]_i_3_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[23]_i_4_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[23]_i_5_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[27]_i_2_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[27]_i_3_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[27]_i_4_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[27]_i_5_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[3]_i_2_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[3]_i_3_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[3]_i_4_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[3]_i_5_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[7]_i_2_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[7]_i_3_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[7]_i_4_n_0 ;
  wire \r_V_tr_2_tr_reg_1110[7]_i_5_n_0 ;
  wire \r_V_tr_2_tr_reg_1110_reg[11]_i_1_n_0 ;
  wire \r_V_tr_2_tr_reg_1110_reg[11]_i_1_n_1 ;
  wire \r_V_tr_2_tr_reg_1110_reg[11]_i_1_n_2 ;
  wire \r_V_tr_2_tr_reg_1110_reg[11]_i_1_n_3 ;
  wire \r_V_tr_2_tr_reg_1110_reg[15]_i_1_n_0 ;
  wire \r_V_tr_2_tr_reg_1110_reg[15]_i_1_n_1 ;
  wire \r_V_tr_2_tr_reg_1110_reg[15]_i_1_n_2 ;
  wire \r_V_tr_2_tr_reg_1110_reg[15]_i_1_n_3 ;
  wire \r_V_tr_2_tr_reg_1110_reg[19]_i_1_n_0 ;
  wire \r_V_tr_2_tr_reg_1110_reg[19]_i_1_n_1 ;
  wire \r_V_tr_2_tr_reg_1110_reg[19]_i_1_n_2 ;
  wire \r_V_tr_2_tr_reg_1110_reg[19]_i_1_n_3 ;
  wire \r_V_tr_2_tr_reg_1110_reg[23]_i_1_n_0 ;
  wire \r_V_tr_2_tr_reg_1110_reg[23]_i_1_n_1 ;
  wire \r_V_tr_2_tr_reg_1110_reg[23]_i_1_n_2 ;
  wire \r_V_tr_2_tr_reg_1110_reg[23]_i_1_n_3 ;
  wire \r_V_tr_2_tr_reg_1110_reg[27]_i_1_n_0 ;
  wire \r_V_tr_2_tr_reg_1110_reg[27]_i_1_n_1 ;
  wire \r_V_tr_2_tr_reg_1110_reg[27]_i_1_n_2 ;
  wire \r_V_tr_2_tr_reg_1110_reg[27]_i_1_n_3 ;
  wire \r_V_tr_2_tr_reg_1110_reg[3]_i_1_n_0 ;
  wire \r_V_tr_2_tr_reg_1110_reg[3]_i_1_n_1 ;
  wire \r_V_tr_2_tr_reg_1110_reg[3]_i_1_n_2 ;
  wire \r_V_tr_2_tr_reg_1110_reg[3]_i_1_n_3 ;
  wire \r_V_tr_2_tr_reg_1110_reg[7]_i_1_n_0 ;
  wire \r_V_tr_2_tr_reg_1110_reg[7]_i_1_n_1 ;
  wire \r_V_tr_2_tr_reg_1110_reg[7]_i_1_n_2 ;
  wire \r_V_tr_2_tr_reg_1110_reg[7]_i_1_n_3 ;
  wire [28:13]r_V_tr_3_tr_fu_412_p2;
  wire [27:0]r_V_tr_3_tr_reg_1121;
  wire \r_V_tr_3_tr_reg_1121[16]_i_2_n_0 ;
  wire \r_V_tr_3_tr_reg_1121[16]_i_3_n_0 ;
  wire \r_V_tr_3_tr_reg_1121[16]_i_4_n_0 ;
  wire \r_V_tr_3_tr_reg_1121[16]_i_5_n_0 ;
  wire \r_V_tr_3_tr_reg_1121[20]_i_2_n_0 ;
  wire \r_V_tr_3_tr_reg_1121[20]_i_3_n_0 ;
  wire \r_V_tr_3_tr_reg_1121[20]_i_4_n_0 ;
  wire \r_V_tr_3_tr_reg_1121[20]_i_5_n_0 ;
  wire \r_V_tr_3_tr_reg_1121[24]_i_2_n_0 ;
  wire \r_V_tr_3_tr_reg_1121[24]_i_3_n_0 ;
  wire \r_V_tr_3_tr_reg_1121[24]_i_4_n_0 ;
  wire \r_V_tr_3_tr_reg_1121[24]_i_5_n_0 ;
  wire \r_V_tr_3_tr_reg_1121_reg[16]_i_1_n_0 ;
  wire \r_V_tr_3_tr_reg_1121_reg[16]_i_1_n_1 ;
  wire \r_V_tr_3_tr_reg_1121_reg[16]_i_1_n_2 ;
  wire \r_V_tr_3_tr_reg_1121_reg[16]_i_1_n_3 ;
  wire \r_V_tr_3_tr_reg_1121_reg[20]_i_1_n_0 ;
  wire \r_V_tr_3_tr_reg_1121_reg[20]_i_1_n_1 ;
  wire \r_V_tr_3_tr_reg_1121_reg[20]_i_1_n_2 ;
  wire \r_V_tr_3_tr_reg_1121_reg[20]_i_1_n_3 ;
  wire \r_V_tr_3_tr_reg_1121_reg[24]_i_1_n_0 ;
  wire \r_V_tr_3_tr_reg_1121_reg[24]_i_1_n_1 ;
  wire \r_V_tr_3_tr_reg_1121_reg[24]_i_1_n_2 ;
  wire \r_V_tr_3_tr_reg_1121_reg[24]_i_1_n_3 ;
  wire [27:0]r_V_tr_5_tr_reg_1132;
  wire \r_V_tr_5_tr_reg_1132[13]_i_1_n_0 ;
  wire \r_V_tr_5_tr_reg_1132[16]_i_2_n_0 ;
  wire \r_V_tr_5_tr_reg_1132[16]_i_3_n_0 ;
  wire \r_V_tr_5_tr_reg_1132[16]_i_4_n_0 ;
  wire \r_V_tr_5_tr_reg_1132[16]_i_5_n_0 ;
  wire \r_V_tr_5_tr_reg_1132[20]_i_2_n_0 ;
  wire \r_V_tr_5_tr_reg_1132[20]_i_3_n_0 ;
  wire \r_V_tr_5_tr_reg_1132[20]_i_4_n_0 ;
  wire \r_V_tr_5_tr_reg_1132[20]_i_5_n_0 ;
  wire \r_V_tr_5_tr_reg_1132[24]_i_2_n_0 ;
  wire \r_V_tr_5_tr_reg_1132[24]_i_3_n_0 ;
  wire \r_V_tr_5_tr_reg_1132[24]_i_4_n_0 ;
  wire \r_V_tr_5_tr_reg_1132[24]_i_5_n_0 ;
  wire \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_0 ;
  wire \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_1 ;
  wire \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_2 ;
  wire \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_3 ;
  wire \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_4 ;
  wire \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_5 ;
  wire \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_6 ;
  wire \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_0 ;
  wire \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_1 ;
  wire \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_2 ;
  wire \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_3 ;
  wire \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_4 ;
  wire \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_5 ;
  wire \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_6 ;
  wire \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_7 ;
  wire \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_0 ;
  wire \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_1 ;
  wire \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_2 ;
  wire \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_3 ;
  wire \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_4 ;
  wire \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_5 ;
  wire \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_6 ;
  wire \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_7 ;
  wire \rdata_reg[0]_i_3_n_0 ;
  wire \rdata_reg[10]_i_2_n_0 ;
  wire \rdata_reg[11]_i_2_n_0 ;
  wire \rdata_reg[12]_i_2_n_0 ;
  wire \rdata_reg[13]_i_2_n_0 ;
  wire \rdata_reg[14]_i_2_n_0 ;
  wire \rdata_reg[15]_i_2_n_0 ;
  wire \rdata_reg[16]_i_2_n_0 ;
  wire \rdata_reg[17]_i_2_n_0 ;
  wire \rdata_reg[18]_i_2_n_0 ;
  wire \rdata_reg[19]_i_2_n_0 ;
  wire \rdata_reg[1]_i_3_n_0 ;
  wire \rdata_reg[20]_i_2_n_0 ;
  wire \rdata_reg[21]_i_2_n_0 ;
  wire \rdata_reg[22]_i_2_n_0 ;
  wire \rdata_reg[23]_i_2_n_0 ;
  wire \rdata_reg[24]_i_2_n_0 ;
  wire \rdata_reg[25]_i_2_n_0 ;
  wire \rdata_reg[26]_i_2_n_0 ;
  wire \rdata_reg[27]_i_2_n_0 ;
  wire \rdata_reg[28]_i_2_n_0 ;
  wire \rdata_reg[29]_i_2_n_0 ;
  wire \rdata_reg[2]_i_3_n_0 ;
  wire \rdata_reg[30]_i_2_n_0 ;
  wire \rdata_reg[31]_i_4_n_0 ;
  wire \rdata_reg[31]_i_5_n_0 ;
  wire \rdata_reg[3]_i_3_n_0 ;
  wire \rdata_reg[4]_i_2_n_0 ;
  wire \rdata_reg[5]_i_2_n_0 ;
  wire \rdata_reg[6]_i_2_n_0 ;
  wire \rdata_reg[7]_i_4_n_0 ;
  wire \rdata_reg[8]_i_2_n_0 ;
  wire \rdata_reg[9]_i_2_n_0 ;
  wire reg_2430;
  wire \reg_243_reg[0]_i_2_n_0 ;
  wire \reg_243_reg[0]_i_3_n_0 ;
  wire \reg_243_reg[10]_i_2_n_0 ;
  wire \reg_243_reg[10]_i_3_n_0 ;
  wire \reg_243_reg[11]_i_2_n_0 ;
  wire \reg_243_reg[11]_i_3_n_0 ;
  wire \reg_243_reg[12]_i_2_n_0 ;
  wire \reg_243_reg[12]_i_3_n_0 ;
  wire \reg_243_reg[13]_i_3_n_0 ;
  wire \reg_243_reg[13]_i_4_n_0 ;
  wire \reg_243_reg[13]_i_5_n_0 ;
  wire \reg_243_reg[1]_i_2_n_0 ;
  wire \reg_243_reg[1]_i_3_n_0 ;
  wire \reg_243_reg[2]_i_2_n_0 ;
  wire \reg_243_reg[2]_i_3_n_0 ;
  wire \reg_243_reg[3]_i_2_n_0 ;
  wire \reg_243_reg[3]_i_3_n_0 ;
  wire \reg_243_reg[4]_i_2_n_0 ;
  wire \reg_243_reg[4]_i_3_n_0 ;
  wire \reg_243_reg[5]_i_2_n_0 ;
  wire \reg_243_reg[5]_i_3_n_0 ;
  wire \reg_243_reg[6]_i_2_n_0 ;
  wire \reg_243_reg[6]_i_3_n_0 ;
  wire \reg_243_reg[7]_i_2_n_0 ;
  wire \reg_243_reg[7]_i_3_n_0 ;
  wire \reg_243_reg[8]_i_2_n_0 ;
  wire \reg_243_reg[8]_i_3_n_0 ;
  wire \reg_243_reg[9]_i_2_n_0 ;
  wire \reg_243_reg[9]_i_3_n_0 ;
  wire regs_in_V_ce0;
  wire regs_in_V_ce0333_out;
  wire [15:2]regs_in_V_q0;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [14:0]scaled_power_V_1_cas_reg_1269;
  wire \scaled_power_V_1_cas_reg_1269[12]_i_2_n_0 ;
  wire \scaled_power_V_1_cas_reg_1269[12]_i_3_n_0 ;
  wire \scaled_power_V_1_cas_reg_1269[12]_i_4_n_0 ;
  wire \scaled_power_V_1_cas_reg_1269[12]_i_5_n_0 ;
  wire \scaled_power_V_1_cas_reg_1269[4]_i_2_n_0 ;
  wire \scaled_power_V_1_cas_reg_1269[4]_i_3_n_0 ;
  wire \scaled_power_V_1_cas_reg_1269[4]_i_4_n_0 ;
  wire \scaled_power_V_1_cas_reg_1269[8]_i_2_n_0 ;
  wire \scaled_power_V_1_cas_reg_1269[8]_i_3_n_0 ;
  wire \scaled_power_V_1_cas_reg_1269[8]_i_4_n_0 ;
  wire \scaled_power_V_1_cas_reg_1269[8]_i_5_n_0 ;
  wire \scaled_power_V_1_cas_reg_1269_reg[12]_i_1_n_0 ;
  wire \scaled_power_V_1_cas_reg_1269_reg[12]_i_1_n_1 ;
  wire \scaled_power_V_1_cas_reg_1269_reg[12]_i_1_n_2 ;
  wire \scaled_power_V_1_cas_reg_1269_reg[12]_i_1_n_3 ;
  wire \scaled_power_V_1_cas_reg_1269_reg[4]_i_1_n_0 ;
  wire \scaled_power_V_1_cas_reg_1269_reg[4]_i_1_n_1 ;
  wire \scaled_power_V_1_cas_reg_1269_reg[4]_i_1_n_2 ;
  wire \scaled_power_V_1_cas_reg_1269_reg[4]_i_1_n_3 ;
  wire \scaled_power_V_1_cas_reg_1269_reg[8]_i_1_n_0 ;
  wire \scaled_power_V_1_cas_reg_1269_reg[8]_i_1_n_1 ;
  wire \scaled_power_V_1_cas_reg_1269_reg[8]_i_1_n_2 ;
  wire \scaled_power_V_1_cas_reg_1269_reg[8]_i_1_n_3 ;
  wire [14:0]scaled_power_V_2_cas_reg_1351;
  wire \scaled_power_V_2_cas_reg_1351[13]_i_2_n_0 ;
  wire \scaled_power_V_2_cas_reg_1351[13]_i_3_n_0 ;
  wire \scaled_power_V_2_cas_reg_1351[13]_i_4_n_0 ;
  wire \scaled_power_V_2_cas_reg_1351[13]_i_5_n_0 ;
  wire \scaled_power_V_2_cas_reg_1351[5]_i_2_n_0 ;
  wire \scaled_power_V_2_cas_reg_1351[5]_i_3_n_0 ;
  wire \scaled_power_V_2_cas_reg_1351[5]_i_4_n_0 ;
  wire \scaled_power_V_2_cas_reg_1351[5]_i_5_n_0 ;
  wire \scaled_power_V_2_cas_reg_1351[9]_i_2_n_0 ;
  wire \scaled_power_V_2_cas_reg_1351[9]_i_3_n_0 ;
  wire \scaled_power_V_2_cas_reg_1351[9]_i_4_n_0 ;
  wire \scaled_power_V_2_cas_reg_1351[9]_i_5_n_0 ;
  wire \scaled_power_V_2_cas_reg_1351_reg[13]_i_1_n_0 ;
  wire \scaled_power_V_2_cas_reg_1351_reg[13]_i_1_n_1 ;
  wire \scaled_power_V_2_cas_reg_1351_reg[13]_i_1_n_2 ;
  wire \scaled_power_V_2_cas_reg_1351_reg[13]_i_1_n_3 ;
  wire \scaled_power_V_2_cas_reg_1351_reg[5]_i_1_n_0 ;
  wire \scaled_power_V_2_cas_reg_1351_reg[5]_i_1_n_1 ;
  wire \scaled_power_V_2_cas_reg_1351_reg[5]_i_1_n_2 ;
  wire \scaled_power_V_2_cas_reg_1351_reg[5]_i_1_n_3 ;
  wire \scaled_power_V_2_cas_reg_1351_reg[9]_i_1_n_0 ;
  wire \scaled_power_V_2_cas_reg_1351_reg[9]_i_1_n_1 ;
  wire \scaled_power_V_2_cas_reg_1351_reg[9]_i_1_n_2 ;
  wire \scaled_power_V_2_cas_reg_1351_reg[9]_i_1_n_3 ;
  wire [14:0]scaled_power_V_3_cas_reg_1377;
  wire \scaled_power_V_3_cas_reg_1377[13]_i_2_n_0 ;
  wire \scaled_power_V_3_cas_reg_1377[13]_i_3_n_0 ;
  wire \scaled_power_V_3_cas_reg_1377[13]_i_4_n_0 ;
  wire \scaled_power_V_3_cas_reg_1377[13]_i_5_n_0 ;
  wire \scaled_power_V_3_cas_reg_1377[5]_i_2_n_0 ;
  wire \scaled_power_V_3_cas_reg_1377[5]_i_3_n_0 ;
  wire \scaled_power_V_3_cas_reg_1377[5]_i_4_n_0 ;
  wire \scaled_power_V_3_cas_reg_1377[5]_i_5_n_0 ;
  wire \scaled_power_V_3_cas_reg_1377[9]_i_2_n_0 ;
  wire \scaled_power_V_3_cas_reg_1377[9]_i_3_n_0 ;
  wire \scaled_power_V_3_cas_reg_1377[9]_i_4_n_0 ;
  wire \scaled_power_V_3_cas_reg_1377[9]_i_5_n_0 ;
  wire \scaled_power_V_3_cas_reg_1377_reg[13]_i_1_n_0 ;
  wire \scaled_power_V_3_cas_reg_1377_reg[13]_i_1_n_1 ;
  wire \scaled_power_V_3_cas_reg_1377_reg[13]_i_1_n_2 ;
  wire \scaled_power_V_3_cas_reg_1377_reg[13]_i_1_n_3 ;
  wire \scaled_power_V_3_cas_reg_1377_reg[5]_i_1_n_0 ;
  wire \scaled_power_V_3_cas_reg_1377_reg[5]_i_1_n_1 ;
  wire \scaled_power_V_3_cas_reg_1377_reg[5]_i_1_n_2 ;
  wire \scaled_power_V_3_cas_reg_1377_reg[5]_i_1_n_3 ;
  wire \scaled_power_V_3_cas_reg_1377_reg[9]_i_1_n_0 ;
  wire \scaled_power_V_3_cas_reg_1377_reg[9]_i_1_n_1 ;
  wire \scaled_power_V_3_cas_reg_1377_reg[9]_i_1_n_2 ;
  wire \scaled_power_V_3_cas_reg_1377_reg[9]_i_1_n_3 ;
  wire [14:0]scaled_power_V_4_cas_reg_1290;
  wire \scaled_power_V_4_cas_reg_1290[12]_i_2_n_0 ;
  wire \scaled_power_V_4_cas_reg_1290[12]_i_3_n_0 ;
  wire \scaled_power_V_4_cas_reg_1290[12]_i_4_n_0 ;
  wire \scaled_power_V_4_cas_reg_1290[12]_i_5_n_0 ;
  wire \scaled_power_V_4_cas_reg_1290[4]_i_2_n_0 ;
  wire \scaled_power_V_4_cas_reg_1290[4]_i_3_n_0 ;
  wire \scaled_power_V_4_cas_reg_1290[4]_i_4_n_0 ;
  wire \scaled_power_V_4_cas_reg_1290[8]_i_2_n_0 ;
  wire \scaled_power_V_4_cas_reg_1290[8]_i_3_n_0 ;
  wire \scaled_power_V_4_cas_reg_1290[8]_i_4_n_0 ;
  wire \scaled_power_V_4_cas_reg_1290[8]_i_5_n_0 ;
  wire \scaled_power_V_4_cas_reg_1290_reg[12]_i_1_n_0 ;
  wire \scaled_power_V_4_cas_reg_1290_reg[12]_i_1_n_1 ;
  wire \scaled_power_V_4_cas_reg_1290_reg[12]_i_1_n_2 ;
  wire \scaled_power_V_4_cas_reg_1290_reg[12]_i_1_n_3 ;
  wire \scaled_power_V_4_cas_reg_1290_reg[4]_i_1_n_0 ;
  wire \scaled_power_V_4_cas_reg_1290_reg[4]_i_1_n_1 ;
  wire \scaled_power_V_4_cas_reg_1290_reg[4]_i_1_n_2 ;
  wire \scaled_power_V_4_cas_reg_1290_reg[4]_i_1_n_3 ;
  wire \scaled_power_V_4_cas_reg_1290_reg[8]_i_1_n_0 ;
  wire \scaled_power_V_4_cas_reg_1290_reg[8]_i_1_n_1 ;
  wire \scaled_power_V_4_cas_reg_1290_reg[8]_i_1_n_2 ;
  wire \scaled_power_V_4_cas_reg_1290_reg[8]_i_1_n_3 ;
  wire [14:0]scaled_power_V_5_cas_reg_1397;
  wire \scaled_power_V_5_cas_reg_1397[13]_i_2_n_0 ;
  wire \scaled_power_V_5_cas_reg_1397[13]_i_3_n_0 ;
  wire \scaled_power_V_5_cas_reg_1397[13]_i_4_n_0 ;
  wire \scaled_power_V_5_cas_reg_1397[13]_i_5_n_0 ;
  wire \scaled_power_V_5_cas_reg_1397[5]_i_2_n_0 ;
  wire \scaled_power_V_5_cas_reg_1397[5]_i_3_n_0 ;
  wire \scaled_power_V_5_cas_reg_1397[5]_i_4_n_0 ;
  wire \scaled_power_V_5_cas_reg_1397[5]_i_5_n_0 ;
  wire \scaled_power_V_5_cas_reg_1397[9]_i_2_n_0 ;
  wire \scaled_power_V_5_cas_reg_1397[9]_i_3_n_0 ;
  wire \scaled_power_V_5_cas_reg_1397[9]_i_4_n_0 ;
  wire \scaled_power_V_5_cas_reg_1397[9]_i_5_n_0 ;
  wire \scaled_power_V_5_cas_reg_1397_reg[13]_i_1_n_0 ;
  wire \scaled_power_V_5_cas_reg_1397_reg[13]_i_1_n_1 ;
  wire \scaled_power_V_5_cas_reg_1397_reg[13]_i_1_n_2 ;
  wire \scaled_power_V_5_cas_reg_1397_reg[13]_i_1_n_3 ;
  wire \scaled_power_V_5_cas_reg_1397_reg[5]_i_1_n_0 ;
  wire \scaled_power_V_5_cas_reg_1397_reg[5]_i_1_n_1 ;
  wire \scaled_power_V_5_cas_reg_1397_reg[5]_i_1_n_2 ;
  wire \scaled_power_V_5_cas_reg_1397_reg[5]_i_1_n_3 ;
  wire \scaled_power_V_5_cas_reg_1397_reg[9]_i_1_n_0 ;
  wire \scaled_power_V_5_cas_reg_1397_reg[9]_i_1_n_1 ;
  wire \scaled_power_V_5_cas_reg_1397_reg[9]_i_1_n_2 ;
  wire \scaled_power_V_5_cas_reg_1397_reg[9]_i_1_n_3 ;
  wire [14:0]scaled_power_V_cast_reg_1310;
  wire \scaled_power_V_cast_reg_1310[13]_i_2_n_0 ;
  wire \scaled_power_V_cast_reg_1310[13]_i_3_n_0 ;
  wire \scaled_power_V_cast_reg_1310[13]_i_4_n_0 ;
  wire \scaled_power_V_cast_reg_1310[13]_i_5_n_0 ;
  wire \scaled_power_V_cast_reg_1310[5]_i_2_n_0 ;
  wire \scaled_power_V_cast_reg_1310[5]_i_3_n_0 ;
  wire \scaled_power_V_cast_reg_1310[5]_i_4_n_0 ;
  wire \scaled_power_V_cast_reg_1310[5]_i_5_n_0 ;
  wire \scaled_power_V_cast_reg_1310[9]_i_2_n_0 ;
  wire \scaled_power_V_cast_reg_1310[9]_i_3_n_0 ;
  wire \scaled_power_V_cast_reg_1310[9]_i_4_n_0 ;
  wire \scaled_power_V_cast_reg_1310[9]_i_5_n_0 ;
  wire \scaled_power_V_cast_reg_1310_reg[13]_i_1_n_0 ;
  wire \scaled_power_V_cast_reg_1310_reg[13]_i_1_n_1 ;
  wire \scaled_power_V_cast_reg_1310_reg[13]_i_1_n_2 ;
  wire \scaled_power_V_cast_reg_1310_reg[13]_i_1_n_3 ;
  wire \scaled_power_V_cast_reg_1310_reg[5]_i_1_n_0 ;
  wire \scaled_power_V_cast_reg_1310_reg[5]_i_1_n_1 ;
  wire \scaled_power_V_cast_reg_1310_reg[5]_i_1_n_2 ;
  wire \scaled_power_V_cast_reg_1310_reg[5]_i_1_n_3 ;
  wire \scaled_power_V_cast_reg_1310_reg[9]_i_1_n_0 ;
  wire \scaled_power_V_cast_reg_1310_reg[9]_i_1_n_1 ;
  wire \scaled_power_V_cast_reg_1310_reg[9]_i_1_n_2 ;
  wire \scaled_power_V_cast_reg_1310_reg[9]_i_1_n_3 ;
  wire tmp_11_reg_1027;
  wire [26:13]tmp_12_cast_fu_266_p1;
  wire [25:0]tmp_12_reg_1168;
  wire tmp_12_reg_11680;
  wire \tmp_12_reg_1168[0]_i_10_n_0 ;
  wire \tmp_12_reg_1168[0]_i_11_n_0 ;
  wire \tmp_12_reg_1168[0]_i_13_n_0 ;
  wire \tmp_12_reg_1168[0]_i_14_n_0 ;
  wire \tmp_12_reg_1168[0]_i_15_n_0 ;
  wire \tmp_12_reg_1168[0]_i_16_n_0 ;
  wire \tmp_12_reg_1168[0]_i_18_n_0 ;
  wire \tmp_12_reg_1168[0]_i_19_n_0 ;
  wire \tmp_12_reg_1168[0]_i_20_n_0 ;
  wire \tmp_12_reg_1168[0]_i_21_n_0 ;
  wire \tmp_12_reg_1168[0]_i_23_n_0 ;
  wire \tmp_12_reg_1168[0]_i_24_n_0 ;
  wire \tmp_12_reg_1168[0]_i_25_n_0 ;
  wire \tmp_12_reg_1168[0]_i_26_n_0 ;
  wire \tmp_12_reg_1168[0]_i_28_n_0 ;
  wire \tmp_12_reg_1168[0]_i_29_n_0 ;
  wire \tmp_12_reg_1168[0]_i_30_n_0 ;
  wire \tmp_12_reg_1168[0]_i_31_n_0 ;
  wire \tmp_12_reg_1168[0]_i_33_n_0 ;
  wire \tmp_12_reg_1168[0]_i_34_n_0 ;
  wire \tmp_12_reg_1168[0]_i_35_n_0 ;
  wire \tmp_12_reg_1168[0]_i_36_n_0 ;
  wire \tmp_12_reg_1168[0]_i_37_n_0 ;
  wire \tmp_12_reg_1168[0]_i_38_n_0 ;
  wire \tmp_12_reg_1168[0]_i_39_n_0 ;
  wire \tmp_12_reg_1168[0]_i_3_n_0 ;
  wire \tmp_12_reg_1168[0]_i_4_n_0 ;
  wire \tmp_12_reg_1168[0]_i_5_n_0 ;
  wire \tmp_12_reg_1168[0]_i_6_n_0 ;
  wire \tmp_12_reg_1168[0]_i_8_n_0 ;
  wire \tmp_12_reg_1168[0]_i_9_n_0 ;
  wire \tmp_12_reg_1168[12]_i_2_n_0 ;
  wire \tmp_12_reg_1168[12]_i_3_n_0 ;
  wire \tmp_12_reg_1168[12]_i_4_n_0 ;
  wire \tmp_12_reg_1168[12]_i_5_n_0 ;
  wire \tmp_12_reg_1168[16]_i_2_n_0 ;
  wire \tmp_12_reg_1168[16]_i_3_n_0 ;
  wire \tmp_12_reg_1168[16]_i_4_n_0 ;
  wire \tmp_12_reg_1168[16]_i_5_n_0 ;
  wire \tmp_12_reg_1168[20]_i_2_n_0 ;
  wire \tmp_12_reg_1168[20]_i_3_n_0 ;
  wire \tmp_12_reg_1168[20]_i_4_n_0 ;
  wire \tmp_12_reg_1168[20]_i_5_n_0 ;
  wire \tmp_12_reg_1168[24]_i_2_n_0 ;
  wire \tmp_12_reg_1168[24]_i_3_n_0 ;
  wire \tmp_12_reg_1168[24]_i_4_n_0 ;
  wire \tmp_12_reg_1168[24]_i_5_n_0 ;
  wire \tmp_12_reg_1168[25]_i_3_n_0 ;
  wire \tmp_12_reg_1168[4]_i_2_n_0 ;
  wire \tmp_12_reg_1168[4]_i_3_n_0 ;
  wire \tmp_12_reg_1168[4]_i_4_n_0 ;
  wire \tmp_12_reg_1168[4]_i_5_n_0 ;
  wire \tmp_12_reg_1168[8]_i_2_n_0 ;
  wire \tmp_12_reg_1168[8]_i_3_n_0 ;
  wire \tmp_12_reg_1168[8]_i_4_n_0 ;
  wire \tmp_12_reg_1168[8]_i_5_n_0 ;
  wire \tmp_12_reg_1168_reg[0]_i_12_n_0 ;
  wire \tmp_12_reg_1168_reg[0]_i_12_n_1 ;
  wire \tmp_12_reg_1168_reg[0]_i_12_n_2 ;
  wire \tmp_12_reg_1168_reg[0]_i_12_n_3 ;
  wire \tmp_12_reg_1168_reg[0]_i_17_n_0 ;
  wire \tmp_12_reg_1168_reg[0]_i_17_n_1 ;
  wire \tmp_12_reg_1168_reg[0]_i_17_n_2 ;
  wire \tmp_12_reg_1168_reg[0]_i_17_n_3 ;
  wire \tmp_12_reg_1168_reg[0]_i_1_n_0 ;
  wire \tmp_12_reg_1168_reg[0]_i_1_n_1 ;
  wire \tmp_12_reg_1168_reg[0]_i_1_n_2 ;
  wire \tmp_12_reg_1168_reg[0]_i_1_n_3 ;
  wire \tmp_12_reg_1168_reg[0]_i_22_n_0 ;
  wire \tmp_12_reg_1168_reg[0]_i_22_n_1 ;
  wire \tmp_12_reg_1168_reg[0]_i_22_n_2 ;
  wire \tmp_12_reg_1168_reg[0]_i_22_n_3 ;
  wire \tmp_12_reg_1168_reg[0]_i_27_n_0 ;
  wire \tmp_12_reg_1168_reg[0]_i_27_n_1 ;
  wire \tmp_12_reg_1168_reg[0]_i_27_n_2 ;
  wire \tmp_12_reg_1168_reg[0]_i_27_n_3 ;
  wire \tmp_12_reg_1168_reg[0]_i_2_n_0 ;
  wire \tmp_12_reg_1168_reg[0]_i_2_n_1 ;
  wire \tmp_12_reg_1168_reg[0]_i_2_n_2 ;
  wire \tmp_12_reg_1168_reg[0]_i_2_n_3 ;
  wire \tmp_12_reg_1168_reg[0]_i_32_n_0 ;
  wire \tmp_12_reg_1168_reg[0]_i_32_n_1 ;
  wire \tmp_12_reg_1168_reg[0]_i_32_n_2 ;
  wire \tmp_12_reg_1168_reg[0]_i_32_n_3 ;
  wire \tmp_12_reg_1168_reg[0]_i_7_n_0 ;
  wire \tmp_12_reg_1168_reg[0]_i_7_n_1 ;
  wire \tmp_12_reg_1168_reg[0]_i_7_n_2 ;
  wire \tmp_12_reg_1168_reg[0]_i_7_n_3 ;
  wire \tmp_12_reg_1168_reg[12]_i_1_n_0 ;
  wire \tmp_12_reg_1168_reg[12]_i_1_n_1 ;
  wire \tmp_12_reg_1168_reg[12]_i_1_n_2 ;
  wire \tmp_12_reg_1168_reg[12]_i_1_n_3 ;
  wire \tmp_12_reg_1168_reg[16]_i_1_n_0 ;
  wire \tmp_12_reg_1168_reg[16]_i_1_n_1 ;
  wire \tmp_12_reg_1168_reg[16]_i_1_n_2 ;
  wire \tmp_12_reg_1168_reg[16]_i_1_n_3 ;
  wire \tmp_12_reg_1168_reg[20]_i_1_n_0 ;
  wire \tmp_12_reg_1168_reg[20]_i_1_n_1 ;
  wire \tmp_12_reg_1168_reg[20]_i_1_n_2 ;
  wire \tmp_12_reg_1168_reg[20]_i_1_n_3 ;
  wire \tmp_12_reg_1168_reg[24]_i_1_n_0 ;
  wire \tmp_12_reg_1168_reg[24]_i_1_n_1 ;
  wire \tmp_12_reg_1168_reg[24]_i_1_n_2 ;
  wire \tmp_12_reg_1168_reg[24]_i_1_n_3 ;
  wire \tmp_12_reg_1168_reg[4]_i_1_n_0 ;
  wire \tmp_12_reg_1168_reg[4]_i_1_n_1 ;
  wire \tmp_12_reg_1168_reg[4]_i_1_n_2 ;
  wire \tmp_12_reg_1168_reg[4]_i_1_n_3 ;
  wire \tmp_12_reg_1168_reg[8]_i_1_n_0 ;
  wire \tmp_12_reg_1168_reg[8]_i_1_n_1 ;
  wire \tmp_12_reg_1168_reg[8]_i_1_n_2 ;
  wire \tmp_12_reg_1168_reg[8]_i_1_n_3 ;
  wire [25:0]tmp_13_reg_1163;
  wire [11:11]tmp_15_fu_630_p3;
  wire [12:12]tmp_15_fu_630_p3__0;
  wire tmp_16_reg_1274;
  wire \tmp_16_reg_1274[0]_i_2_n_0 ;
  wire \tmp_16_reg_1274[0]_i_3_n_0 ;
  wire \tmp_16_reg_1274[0]_i_4_n_0 ;
  wire \tmp_16_reg_1274_reg[0]_i_1_n_2 ;
  wire \tmp_16_reg_1274_reg[0]_i_1_n_3 ;
  wire tmp_17_reg_1115;
  wire [25:0]tmp_18_reg_1236;
  wire tmp_18_reg_12360;
  wire \tmp_18_reg_1236[11]_i_2_n_0 ;
  wire \tmp_18_reg_1236[11]_i_3_n_0 ;
  wire \tmp_18_reg_1236[11]_i_4_n_0 ;
  wire \tmp_18_reg_1236[11]_i_5_n_0 ;
  wire \tmp_18_reg_1236[15]_i_2_n_0 ;
  wire \tmp_18_reg_1236[15]_i_3_n_0 ;
  wire \tmp_18_reg_1236[15]_i_4_n_0 ;
  wire \tmp_18_reg_1236[15]_i_5_n_0 ;
  wire \tmp_18_reg_1236[19]_i_2_n_0 ;
  wire \tmp_18_reg_1236[19]_i_3_n_0 ;
  wire \tmp_18_reg_1236[19]_i_4_n_0 ;
  wire \tmp_18_reg_1236[19]_i_5_n_0 ;
  wire \tmp_18_reg_1236[23]_i_2_n_0 ;
  wire \tmp_18_reg_1236[23]_i_3_n_0 ;
  wire \tmp_18_reg_1236[23]_i_4_n_0 ;
  wire \tmp_18_reg_1236[23]_i_5_n_0 ;
  wire \tmp_18_reg_1236[25]_i_3_n_0 ;
  wire \tmp_18_reg_1236[25]_i_4_n_0 ;
  wire \tmp_18_reg_1236[3]_i_10_n_0 ;
  wire \tmp_18_reg_1236[3]_i_11_n_0 ;
  wire \tmp_18_reg_1236[3]_i_13_n_0 ;
  wire \tmp_18_reg_1236[3]_i_14_n_0 ;
  wire \tmp_18_reg_1236[3]_i_15_n_0 ;
  wire \tmp_18_reg_1236[3]_i_16_n_0 ;
  wire \tmp_18_reg_1236[3]_i_18_n_0 ;
  wire \tmp_18_reg_1236[3]_i_19_n_0 ;
  wire \tmp_18_reg_1236[3]_i_20_n_0 ;
  wire \tmp_18_reg_1236[3]_i_21_n_0 ;
  wire \tmp_18_reg_1236[3]_i_23_n_0 ;
  wire \tmp_18_reg_1236[3]_i_24_n_0 ;
  wire \tmp_18_reg_1236[3]_i_25_n_0 ;
  wire \tmp_18_reg_1236[3]_i_26_n_0 ;
  wire \tmp_18_reg_1236[3]_i_28_n_0 ;
  wire \tmp_18_reg_1236[3]_i_29_n_0 ;
  wire \tmp_18_reg_1236[3]_i_30_n_0 ;
  wire \tmp_18_reg_1236[3]_i_31_n_0 ;
  wire \tmp_18_reg_1236[3]_i_33_n_0 ;
  wire \tmp_18_reg_1236[3]_i_34_n_0 ;
  wire \tmp_18_reg_1236[3]_i_35_n_0 ;
  wire \tmp_18_reg_1236[3]_i_36_n_0 ;
  wire \tmp_18_reg_1236[3]_i_38_n_0 ;
  wire \tmp_18_reg_1236[3]_i_39_n_0 ;
  wire \tmp_18_reg_1236[3]_i_3_n_0 ;
  wire \tmp_18_reg_1236[3]_i_40_n_0 ;
  wire \tmp_18_reg_1236[3]_i_41_n_0 ;
  wire \tmp_18_reg_1236[3]_i_42_n_0 ;
  wire \tmp_18_reg_1236[3]_i_43_n_0 ;
  wire \tmp_18_reg_1236[3]_i_44_n_0 ;
  wire \tmp_18_reg_1236[3]_i_4_n_0 ;
  wire \tmp_18_reg_1236[3]_i_5_n_0 ;
  wire \tmp_18_reg_1236[3]_i_6_n_0 ;
  wire \tmp_18_reg_1236[3]_i_8_n_0 ;
  wire \tmp_18_reg_1236[3]_i_9_n_0 ;
  wire \tmp_18_reg_1236[7]_i_2_n_0 ;
  wire \tmp_18_reg_1236[7]_i_3_n_0 ;
  wire \tmp_18_reg_1236[7]_i_4_n_0 ;
  wire \tmp_18_reg_1236[7]_i_5_n_0 ;
  wire \tmp_18_reg_1236_reg[11]_i_1_n_0 ;
  wire \tmp_18_reg_1236_reg[11]_i_1_n_1 ;
  wire \tmp_18_reg_1236_reg[11]_i_1_n_2 ;
  wire \tmp_18_reg_1236_reg[11]_i_1_n_3 ;
  wire \tmp_18_reg_1236_reg[15]_i_1_n_0 ;
  wire \tmp_18_reg_1236_reg[15]_i_1_n_1 ;
  wire \tmp_18_reg_1236_reg[15]_i_1_n_2 ;
  wire \tmp_18_reg_1236_reg[15]_i_1_n_3 ;
  wire \tmp_18_reg_1236_reg[19]_i_1_n_0 ;
  wire \tmp_18_reg_1236_reg[19]_i_1_n_1 ;
  wire \tmp_18_reg_1236_reg[19]_i_1_n_2 ;
  wire \tmp_18_reg_1236_reg[19]_i_1_n_3 ;
  wire \tmp_18_reg_1236_reg[23]_i_1_n_0 ;
  wire \tmp_18_reg_1236_reg[23]_i_1_n_1 ;
  wire \tmp_18_reg_1236_reg[23]_i_1_n_2 ;
  wire \tmp_18_reg_1236_reg[23]_i_1_n_3 ;
  wire \tmp_18_reg_1236_reg[25]_i_2_n_3 ;
  wire \tmp_18_reg_1236_reg[3]_i_12_n_0 ;
  wire \tmp_18_reg_1236_reg[3]_i_12_n_1 ;
  wire \tmp_18_reg_1236_reg[3]_i_12_n_2 ;
  wire \tmp_18_reg_1236_reg[3]_i_12_n_3 ;
  wire \tmp_18_reg_1236_reg[3]_i_17_n_0 ;
  wire \tmp_18_reg_1236_reg[3]_i_17_n_1 ;
  wire \tmp_18_reg_1236_reg[3]_i_17_n_2 ;
  wire \tmp_18_reg_1236_reg[3]_i_17_n_3 ;
  wire \tmp_18_reg_1236_reg[3]_i_1_n_0 ;
  wire \tmp_18_reg_1236_reg[3]_i_1_n_1 ;
  wire \tmp_18_reg_1236_reg[3]_i_1_n_2 ;
  wire \tmp_18_reg_1236_reg[3]_i_1_n_3 ;
  wire \tmp_18_reg_1236_reg[3]_i_22_n_0 ;
  wire \tmp_18_reg_1236_reg[3]_i_22_n_1 ;
  wire \tmp_18_reg_1236_reg[3]_i_22_n_2 ;
  wire \tmp_18_reg_1236_reg[3]_i_22_n_3 ;
  wire \tmp_18_reg_1236_reg[3]_i_27_n_0 ;
  wire \tmp_18_reg_1236_reg[3]_i_27_n_1 ;
  wire \tmp_18_reg_1236_reg[3]_i_27_n_2 ;
  wire \tmp_18_reg_1236_reg[3]_i_27_n_3 ;
  wire \tmp_18_reg_1236_reg[3]_i_2_n_0 ;
  wire \tmp_18_reg_1236_reg[3]_i_2_n_1 ;
  wire \tmp_18_reg_1236_reg[3]_i_2_n_2 ;
  wire \tmp_18_reg_1236_reg[3]_i_2_n_3 ;
  wire \tmp_18_reg_1236_reg[3]_i_32_n_0 ;
  wire \tmp_18_reg_1236_reg[3]_i_32_n_1 ;
  wire \tmp_18_reg_1236_reg[3]_i_32_n_2 ;
  wire \tmp_18_reg_1236_reg[3]_i_32_n_3 ;
  wire \tmp_18_reg_1236_reg[3]_i_37_n_0 ;
  wire \tmp_18_reg_1236_reg[3]_i_37_n_1 ;
  wire \tmp_18_reg_1236_reg[3]_i_37_n_2 ;
  wire \tmp_18_reg_1236_reg[3]_i_37_n_3 ;
  wire \tmp_18_reg_1236_reg[3]_i_7_n_0 ;
  wire \tmp_18_reg_1236_reg[3]_i_7_n_1 ;
  wire \tmp_18_reg_1236_reg[3]_i_7_n_2 ;
  wire \tmp_18_reg_1236_reg[3]_i_7_n_3 ;
  wire \tmp_18_reg_1236_reg[7]_i_1_n_0 ;
  wire \tmp_18_reg_1236_reg[7]_i_1_n_1 ;
  wire \tmp_18_reg_1236_reg[7]_i_1_n_2 ;
  wire \tmp_18_reg_1236_reg[7]_i_1_n_3 ;
  wire [25:0]tmp_19_reg_1214;
  wire [12:11]tmp_21_fu_805_p3;
  wire tmp_22_reg_1356;
  wire \tmp_22_reg_1356[0]_i_2_n_0 ;
  wire \tmp_22_reg_1356[0]_i_3_n_0 ;
  wire \tmp_22_reg_1356_reg[0]_i_1_n_3 ;
  wire tmp_23_reg_1126;
  wire \tmp_23_reg_1126[0]_i_2_n_0 ;
  wire \tmp_23_reg_1126[0]_i_3_n_0 ;
  wire \tmp_23_reg_1126[0]_i_4_n_0 ;
  wire \tmp_23_reg_1126[0]_i_5_n_0 ;
  wire \tmp_23_reg_1126_reg[0]_i_1_n_1 ;
  wire \tmp_23_reg_1126_reg[0]_i_1_n_2 ;
  wire \tmp_23_reg_1126_reg[0]_i_1_n_3 ;
  wire [25:0]tmp_24_reg_1285;
  wire tmp_24_reg_12850;
  wire \tmp_24_reg_1285[11]_i_2_n_0 ;
  wire \tmp_24_reg_1285[11]_i_3_n_0 ;
  wire \tmp_24_reg_1285[11]_i_4_n_0 ;
  wire \tmp_24_reg_1285[11]_i_5_n_0 ;
  wire \tmp_24_reg_1285[15]_i_2_n_0 ;
  wire \tmp_24_reg_1285[15]_i_3_n_0 ;
  wire \tmp_24_reg_1285[15]_i_4_n_0 ;
  wire \tmp_24_reg_1285[15]_i_5_n_0 ;
  wire \tmp_24_reg_1285[19]_i_2_n_0 ;
  wire \tmp_24_reg_1285[19]_i_3_n_0 ;
  wire \tmp_24_reg_1285[19]_i_4_n_0 ;
  wire \tmp_24_reg_1285[19]_i_5_n_0 ;
  wire \tmp_24_reg_1285[23]_i_2_n_0 ;
  wire \tmp_24_reg_1285[23]_i_3_n_0 ;
  wire \tmp_24_reg_1285[23]_i_4_n_0 ;
  wire \tmp_24_reg_1285[23]_i_5_n_0 ;
  wire \tmp_24_reg_1285[25]_i_3_n_0 ;
  wire \tmp_24_reg_1285[25]_i_4_n_0 ;
  wire \tmp_24_reg_1285[3]_i_10_n_0 ;
  wire \tmp_24_reg_1285[3]_i_11_n_0 ;
  wire \tmp_24_reg_1285[3]_i_13_n_0 ;
  wire \tmp_24_reg_1285[3]_i_14_n_0 ;
  wire \tmp_24_reg_1285[3]_i_15_n_0 ;
  wire \tmp_24_reg_1285[3]_i_16_n_0 ;
  wire \tmp_24_reg_1285[3]_i_18_n_0 ;
  wire \tmp_24_reg_1285[3]_i_19_n_0 ;
  wire \tmp_24_reg_1285[3]_i_20_n_0 ;
  wire \tmp_24_reg_1285[3]_i_21_n_0 ;
  wire \tmp_24_reg_1285[3]_i_23_n_0 ;
  wire \tmp_24_reg_1285[3]_i_24_n_0 ;
  wire \tmp_24_reg_1285[3]_i_25_n_0 ;
  wire \tmp_24_reg_1285[3]_i_26_n_0 ;
  wire \tmp_24_reg_1285[3]_i_28_n_0 ;
  wire \tmp_24_reg_1285[3]_i_29_n_0 ;
  wire \tmp_24_reg_1285[3]_i_30_n_0 ;
  wire \tmp_24_reg_1285[3]_i_31_n_0 ;
  wire \tmp_24_reg_1285[3]_i_33_n_0 ;
  wire \tmp_24_reg_1285[3]_i_34_n_0 ;
  wire \tmp_24_reg_1285[3]_i_35_n_0 ;
  wire \tmp_24_reg_1285[3]_i_36_n_0 ;
  wire \tmp_24_reg_1285[3]_i_38_n_0 ;
  wire \tmp_24_reg_1285[3]_i_39_n_0 ;
  wire \tmp_24_reg_1285[3]_i_3_n_0 ;
  wire \tmp_24_reg_1285[3]_i_40_n_0 ;
  wire \tmp_24_reg_1285[3]_i_41_n_0 ;
  wire \tmp_24_reg_1285[3]_i_42_n_0 ;
  wire \tmp_24_reg_1285[3]_i_43_n_0 ;
  wire \tmp_24_reg_1285[3]_i_44_n_0 ;
  wire \tmp_24_reg_1285[3]_i_4_n_0 ;
  wire \tmp_24_reg_1285[3]_i_5_n_0 ;
  wire \tmp_24_reg_1285[3]_i_6_n_0 ;
  wire \tmp_24_reg_1285[3]_i_8_n_0 ;
  wire \tmp_24_reg_1285[3]_i_9_n_0 ;
  wire \tmp_24_reg_1285[7]_i_2_n_0 ;
  wire \tmp_24_reg_1285[7]_i_3_n_0 ;
  wire \tmp_24_reg_1285[7]_i_4_n_0 ;
  wire \tmp_24_reg_1285[7]_i_5_n_0 ;
  wire \tmp_24_reg_1285_reg[11]_i_1_n_0 ;
  wire \tmp_24_reg_1285_reg[11]_i_1_n_1 ;
  wire \tmp_24_reg_1285_reg[11]_i_1_n_2 ;
  wire \tmp_24_reg_1285_reg[11]_i_1_n_3 ;
  wire \tmp_24_reg_1285_reg[15]_i_1_n_0 ;
  wire \tmp_24_reg_1285_reg[15]_i_1_n_1 ;
  wire \tmp_24_reg_1285_reg[15]_i_1_n_2 ;
  wire \tmp_24_reg_1285_reg[15]_i_1_n_3 ;
  wire \tmp_24_reg_1285_reg[19]_i_1_n_0 ;
  wire \tmp_24_reg_1285_reg[19]_i_1_n_1 ;
  wire \tmp_24_reg_1285_reg[19]_i_1_n_2 ;
  wire \tmp_24_reg_1285_reg[19]_i_1_n_3 ;
  wire \tmp_24_reg_1285_reg[23]_i_1_n_0 ;
  wire \tmp_24_reg_1285_reg[23]_i_1_n_1 ;
  wire \tmp_24_reg_1285_reg[23]_i_1_n_2 ;
  wire \tmp_24_reg_1285_reg[23]_i_1_n_3 ;
  wire \tmp_24_reg_1285_reg[25]_i_2_n_3 ;
  wire \tmp_24_reg_1285_reg[3]_i_12_n_0 ;
  wire \tmp_24_reg_1285_reg[3]_i_12_n_1 ;
  wire \tmp_24_reg_1285_reg[3]_i_12_n_2 ;
  wire \tmp_24_reg_1285_reg[3]_i_12_n_3 ;
  wire \tmp_24_reg_1285_reg[3]_i_17_n_0 ;
  wire \tmp_24_reg_1285_reg[3]_i_17_n_1 ;
  wire \tmp_24_reg_1285_reg[3]_i_17_n_2 ;
  wire \tmp_24_reg_1285_reg[3]_i_17_n_3 ;
  wire \tmp_24_reg_1285_reg[3]_i_1_n_0 ;
  wire \tmp_24_reg_1285_reg[3]_i_1_n_1 ;
  wire \tmp_24_reg_1285_reg[3]_i_1_n_2 ;
  wire \tmp_24_reg_1285_reg[3]_i_1_n_3 ;
  wire \tmp_24_reg_1285_reg[3]_i_22_n_0 ;
  wire \tmp_24_reg_1285_reg[3]_i_22_n_1 ;
  wire \tmp_24_reg_1285_reg[3]_i_22_n_2 ;
  wire \tmp_24_reg_1285_reg[3]_i_22_n_3 ;
  wire \tmp_24_reg_1285_reg[3]_i_27_n_0 ;
  wire \tmp_24_reg_1285_reg[3]_i_27_n_1 ;
  wire \tmp_24_reg_1285_reg[3]_i_27_n_2 ;
  wire \tmp_24_reg_1285_reg[3]_i_27_n_3 ;
  wire \tmp_24_reg_1285_reg[3]_i_2_n_0 ;
  wire \tmp_24_reg_1285_reg[3]_i_2_n_1 ;
  wire \tmp_24_reg_1285_reg[3]_i_2_n_2 ;
  wire \tmp_24_reg_1285_reg[3]_i_2_n_3 ;
  wire \tmp_24_reg_1285_reg[3]_i_32_n_0 ;
  wire \tmp_24_reg_1285_reg[3]_i_32_n_1 ;
  wire \tmp_24_reg_1285_reg[3]_i_32_n_2 ;
  wire \tmp_24_reg_1285_reg[3]_i_32_n_3 ;
  wire \tmp_24_reg_1285_reg[3]_i_37_n_0 ;
  wire \tmp_24_reg_1285_reg[3]_i_37_n_1 ;
  wire \tmp_24_reg_1285_reg[3]_i_37_n_2 ;
  wire \tmp_24_reg_1285_reg[3]_i_37_n_3 ;
  wire \tmp_24_reg_1285_reg[3]_i_7_n_0 ;
  wire \tmp_24_reg_1285_reg[3]_i_7_n_1 ;
  wire \tmp_24_reg_1285_reg[3]_i_7_n_2 ;
  wire \tmp_24_reg_1285_reg[3]_i_7_n_3 ;
  wire \tmp_24_reg_1285_reg[7]_i_1_n_0 ;
  wire \tmp_24_reg_1285_reg[7]_i_1_n_1 ;
  wire \tmp_24_reg_1285_reg[7]_i_1_n_2 ;
  wire \tmp_24_reg_1285_reg[7]_i_1_n_3 ;
  wire [25:0]tmp_25_reg_1246;
  wire [12:11]tmp_27_fu_861_p3;
  wire tmp_28_reg_1382;
  wire \tmp_28_reg_1382[0]_i_2_n_0 ;
  wire \tmp_28_reg_1382[0]_i_3_n_0 ;
  wire \tmp_28_reg_1382_reg[0]_i_1_n_3 ;
  wire [26:13]tmp_29_fu_363_p3;
  wire [25:0]tmp_2_reg_1204;
  wire tmp_2_reg_12040;
  wire \tmp_2_reg_1204[11]_i_2_n_0 ;
  wire \tmp_2_reg_1204[11]_i_3_n_0 ;
  wire \tmp_2_reg_1204[11]_i_4_n_0 ;
  wire \tmp_2_reg_1204[11]_i_5_n_0 ;
  wire \tmp_2_reg_1204[15]_i_2_n_0 ;
  wire \tmp_2_reg_1204[15]_i_3_n_0 ;
  wire \tmp_2_reg_1204[15]_i_4_n_0 ;
  wire \tmp_2_reg_1204[15]_i_5_n_0 ;
  wire \tmp_2_reg_1204[19]_i_2_n_0 ;
  wire \tmp_2_reg_1204[19]_i_3_n_0 ;
  wire \tmp_2_reg_1204[19]_i_4_n_0 ;
  wire \tmp_2_reg_1204[19]_i_5_n_0 ;
  wire \tmp_2_reg_1204[23]_i_2_n_0 ;
  wire \tmp_2_reg_1204[23]_i_3_n_0 ;
  wire \tmp_2_reg_1204[23]_i_4_n_0 ;
  wire \tmp_2_reg_1204[23]_i_5_n_0 ;
  wire \tmp_2_reg_1204[25]_i_3_n_0 ;
  wire \tmp_2_reg_1204[25]_i_4_n_0 ;
  wire \tmp_2_reg_1204[3]_i_10_n_0 ;
  wire \tmp_2_reg_1204[3]_i_11_n_0 ;
  wire \tmp_2_reg_1204[3]_i_13_n_0 ;
  wire \tmp_2_reg_1204[3]_i_14_n_0 ;
  wire \tmp_2_reg_1204[3]_i_15_n_0 ;
  wire \tmp_2_reg_1204[3]_i_16_n_0 ;
  wire \tmp_2_reg_1204[3]_i_18_n_0 ;
  wire \tmp_2_reg_1204[3]_i_19_n_0 ;
  wire \tmp_2_reg_1204[3]_i_20_n_0 ;
  wire \tmp_2_reg_1204[3]_i_21_n_0 ;
  wire \tmp_2_reg_1204[3]_i_23_n_0 ;
  wire \tmp_2_reg_1204[3]_i_24_n_0 ;
  wire \tmp_2_reg_1204[3]_i_25_n_0 ;
  wire \tmp_2_reg_1204[3]_i_26_n_0 ;
  wire \tmp_2_reg_1204[3]_i_28_n_0 ;
  wire \tmp_2_reg_1204[3]_i_29_n_0 ;
  wire \tmp_2_reg_1204[3]_i_30_n_0 ;
  wire \tmp_2_reg_1204[3]_i_31_n_0 ;
  wire \tmp_2_reg_1204[3]_i_33_n_0 ;
  wire \tmp_2_reg_1204[3]_i_34_n_0 ;
  wire \tmp_2_reg_1204[3]_i_35_n_0 ;
  wire \tmp_2_reg_1204[3]_i_36_n_0 ;
  wire \tmp_2_reg_1204[3]_i_38_n_0 ;
  wire \tmp_2_reg_1204[3]_i_39_n_0 ;
  wire \tmp_2_reg_1204[3]_i_3_n_0 ;
  wire \tmp_2_reg_1204[3]_i_40_n_0 ;
  wire \tmp_2_reg_1204[3]_i_41_n_0 ;
  wire \tmp_2_reg_1204[3]_i_42_n_0 ;
  wire \tmp_2_reg_1204[3]_i_43_n_0 ;
  wire \tmp_2_reg_1204[3]_i_44_n_0 ;
  wire \tmp_2_reg_1204[3]_i_4_n_0 ;
  wire \tmp_2_reg_1204[3]_i_5_n_0 ;
  wire \tmp_2_reg_1204[3]_i_6_n_0 ;
  wire \tmp_2_reg_1204[3]_i_8_n_0 ;
  wire \tmp_2_reg_1204[3]_i_9_n_0 ;
  wire \tmp_2_reg_1204[7]_i_2_n_0 ;
  wire \tmp_2_reg_1204[7]_i_3_n_0 ;
  wire \tmp_2_reg_1204[7]_i_4_n_0 ;
  wire \tmp_2_reg_1204[7]_i_5_n_0 ;
  wire \tmp_2_reg_1204_reg[11]_i_1_n_0 ;
  wire \tmp_2_reg_1204_reg[11]_i_1_n_1 ;
  wire \tmp_2_reg_1204_reg[11]_i_1_n_2 ;
  wire \tmp_2_reg_1204_reg[11]_i_1_n_3 ;
  wire \tmp_2_reg_1204_reg[15]_i_1_n_0 ;
  wire \tmp_2_reg_1204_reg[15]_i_1_n_1 ;
  wire \tmp_2_reg_1204_reg[15]_i_1_n_2 ;
  wire \tmp_2_reg_1204_reg[15]_i_1_n_3 ;
  wire \tmp_2_reg_1204_reg[19]_i_1_n_0 ;
  wire \tmp_2_reg_1204_reg[19]_i_1_n_1 ;
  wire \tmp_2_reg_1204_reg[19]_i_1_n_2 ;
  wire \tmp_2_reg_1204_reg[19]_i_1_n_3 ;
  wire \tmp_2_reg_1204_reg[23]_i_1_n_0 ;
  wire \tmp_2_reg_1204_reg[23]_i_1_n_1 ;
  wire \tmp_2_reg_1204_reg[23]_i_1_n_2 ;
  wire \tmp_2_reg_1204_reg[23]_i_1_n_3 ;
  wire \tmp_2_reg_1204_reg[25]_i_2_n_3 ;
  wire \tmp_2_reg_1204_reg[3]_i_12_n_0 ;
  wire \tmp_2_reg_1204_reg[3]_i_12_n_1 ;
  wire \tmp_2_reg_1204_reg[3]_i_12_n_2 ;
  wire \tmp_2_reg_1204_reg[3]_i_12_n_3 ;
  wire \tmp_2_reg_1204_reg[3]_i_17_n_0 ;
  wire \tmp_2_reg_1204_reg[3]_i_17_n_1 ;
  wire \tmp_2_reg_1204_reg[3]_i_17_n_2 ;
  wire \tmp_2_reg_1204_reg[3]_i_17_n_3 ;
  wire \tmp_2_reg_1204_reg[3]_i_1_n_0 ;
  wire \tmp_2_reg_1204_reg[3]_i_1_n_1 ;
  wire \tmp_2_reg_1204_reg[3]_i_1_n_2 ;
  wire \tmp_2_reg_1204_reg[3]_i_1_n_3 ;
  wire \tmp_2_reg_1204_reg[3]_i_22_n_0 ;
  wire \tmp_2_reg_1204_reg[3]_i_22_n_1 ;
  wire \tmp_2_reg_1204_reg[3]_i_22_n_2 ;
  wire \tmp_2_reg_1204_reg[3]_i_22_n_3 ;
  wire \tmp_2_reg_1204_reg[3]_i_27_n_0 ;
  wire \tmp_2_reg_1204_reg[3]_i_27_n_1 ;
  wire \tmp_2_reg_1204_reg[3]_i_27_n_2 ;
  wire \tmp_2_reg_1204_reg[3]_i_27_n_3 ;
  wire \tmp_2_reg_1204_reg[3]_i_2_n_0 ;
  wire \tmp_2_reg_1204_reg[3]_i_2_n_1 ;
  wire \tmp_2_reg_1204_reg[3]_i_2_n_2 ;
  wire \tmp_2_reg_1204_reg[3]_i_2_n_3 ;
  wire \tmp_2_reg_1204_reg[3]_i_32_n_0 ;
  wire \tmp_2_reg_1204_reg[3]_i_32_n_1 ;
  wire \tmp_2_reg_1204_reg[3]_i_32_n_2 ;
  wire \tmp_2_reg_1204_reg[3]_i_32_n_3 ;
  wire \tmp_2_reg_1204_reg[3]_i_37_n_0 ;
  wire \tmp_2_reg_1204_reg[3]_i_37_n_1 ;
  wire \tmp_2_reg_1204_reg[3]_i_37_n_2 ;
  wire \tmp_2_reg_1204_reg[3]_i_37_n_3 ;
  wire \tmp_2_reg_1204_reg[3]_i_7_n_0 ;
  wire \tmp_2_reg_1204_reg[3]_i_7_n_1 ;
  wire \tmp_2_reg_1204_reg[3]_i_7_n_2 ;
  wire \tmp_2_reg_1204_reg[3]_i_7_n_3 ;
  wire \tmp_2_reg_1204_reg[7]_i_1_n_0 ;
  wire \tmp_2_reg_1204_reg[7]_i_1_n_1 ;
  wire \tmp_2_reg_1204_reg[7]_i_1_n_2 ;
  wire \tmp_2_reg_1204_reg[7]_i_1_n_3 ;
  wire tmp_30_reg_1061;
  wire \tmp_30_reg_1061[0]_i_2_n_0 ;
  wire \tmp_30_reg_1061[0]_i_3_n_0 ;
  wire \tmp_30_reg_1061[0]_i_4_n_0 ;
  wire \tmp_30_reg_1061_reg[0]_i_1_n_2 ;
  wire \tmp_30_reg_1061_reg[0]_i_1_n_3 ;
  wire [25:0]tmp_31_reg_1199;
  wire tmp_31_reg_11990;
  wire \tmp_31_reg_1199[10]_i_2_n_0 ;
  wire \tmp_31_reg_1199[10]_i_3_n_0 ;
  wire \tmp_31_reg_1199[10]_i_4_n_0 ;
  wire \tmp_31_reg_1199[10]_i_5_n_0 ;
  wire \tmp_31_reg_1199[14]_i_2_n_0 ;
  wire \tmp_31_reg_1199[14]_i_3_n_0 ;
  wire \tmp_31_reg_1199[14]_i_4_n_0 ;
  wire \tmp_31_reg_1199[14]_i_5_n_0 ;
  wire \tmp_31_reg_1199[18]_i_2_n_0 ;
  wire \tmp_31_reg_1199[18]_i_3_n_0 ;
  wire \tmp_31_reg_1199[18]_i_4_n_0 ;
  wire \tmp_31_reg_1199[18]_i_5_n_0 ;
  wire \tmp_31_reg_1199[22]_i_2_n_0 ;
  wire \tmp_31_reg_1199[22]_i_3_n_0 ;
  wire \tmp_31_reg_1199[22]_i_4_n_0 ;
  wire \tmp_31_reg_1199[22]_i_5_n_0 ;
  wire \tmp_31_reg_1199[25]_i_3_n_0 ;
  wire \tmp_31_reg_1199[25]_i_4_n_0 ;
  wire \tmp_31_reg_1199[25]_i_5_n_0 ;
  wire \tmp_31_reg_1199[2]_i_10_n_0 ;
  wire \tmp_31_reg_1199[2]_i_11_n_0 ;
  wire \tmp_31_reg_1199[2]_i_13_n_0 ;
  wire \tmp_31_reg_1199[2]_i_14_n_0 ;
  wire \tmp_31_reg_1199[2]_i_15_n_0 ;
  wire \tmp_31_reg_1199[2]_i_16_n_0 ;
  wire \tmp_31_reg_1199[2]_i_18_n_0 ;
  wire \tmp_31_reg_1199[2]_i_19_n_0 ;
  wire \tmp_31_reg_1199[2]_i_20_n_0 ;
  wire \tmp_31_reg_1199[2]_i_21_n_0 ;
  wire \tmp_31_reg_1199[2]_i_23_n_0 ;
  wire \tmp_31_reg_1199[2]_i_24_n_0 ;
  wire \tmp_31_reg_1199[2]_i_25_n_0 ;
  wire \tmp_31_reg_1199[2]_i_26_n_0 ;
  wire \tmp_31_reg_1199[2]_i_28_n_0 ;
  wire \tmp_31_reg_1199[2]_i_29_n_0 ;
  wire \tmp_31_reg_1199[2]_i_30_n_0 ;
  wire \tmp_31_reg_1199[2]_i_31_n_0 ;
  wire \tmp_31_reg_1199[2]_i_33_n_0 ;
  wire \tmp_31_reg_1199[2]_i_34_n_0 ;
  wire \tmp_31_reg_1199[2]_i_35_n_0 ;
  wire \tmp_31_reg_1199[2]_i_36_n_0 ;
  wire \tmp_31_reg_1199[2]_i_38_n_0 ;
  wire \tmp_31_reg_1199[2]_i_39_n_0 ;
  wire \tmp_31_reg_1199[2]_i_3_n_0 ;
  wire \tmp_31_reg_1199[2]_i_40_n_0 ;
  wire \tmp_31_reg_1199[2]_i_41_n_0 ;
  wire \tmp_31_reg_1199[2]_i_42_n_0 ;
  wire \tmp_31_reg_1199[2]_i_43_n_0 ;
  wire \tmp_31_reg_1199[2]_i_44_n_0 ;
  wire \tmp_31_reg_1199[2]_i_4_n_0 ;
  wire \tmp_31_reg_1199[2]_i_5_n_0 ;
  wire \tmp_31_reg_1199[2]_i_6_n_0 ;
  wire \tmp_31_reg_1199[2]_i_8_n_0 ;
  wire \tmp_31_reg_1199[2]_i_9_n_0 ;
  wire \tmp_31_reg_1199[6]_i_2_n_0 ;
  wire \tmp_31_reg_1199[6]_i_3_n_0 ;
  wire \tmp_31_reg_1199[6]_i_4_n_0 ;
  wire \tmp_31_reg_1199[6]_i_5_n_0 ;
  wire \tmp_31_reg_1199_reg[10]_i_1_n_0 ;
  wire \tmp_31_reg_1199_reg[10]_i_1_n_1 ;
  wire \tmp_31_reg_1199_reg[10]_i_1_n_2 ;
  wire \tmp_31_reg_1199_reg[10]_i_1_n_3 ;
  wire \tmp_31_reg_1199_reg[14]_i_1_n_0 ;
  wire \tmp_31_reg_1199_reg[14]_i_1_n_1 ;
  wire \tmp_31_reg_1199_reg[14]_i_1_n_2 ;
  wire \tmp_31_reg_1199_reg[14]_i_1_n_3 ;
  wire \tmp_31_reg_1199_reg[18]_i_1_n_0 ;
  wire \tmp_31_reg_1199_reg[18]_i_1_n_1 ;
  wire \tmp_31_reg_1199_reg[18]_i_1_n_2 ;
  wire \tmp_31_reg_1199_reg[18]_i_1_n_3 ;
  wire \tmp_31_reg_1199_reg[22]_i_1_n_0 ;
  wire \tmp_31_reg_1199_reg[22]_i_1_n_1 ;
  wire \tmp_31_reg_1199_reg[22]_i_1_n_2 ;
  wire \tmp_31_reg_1199_reg[22]_i_1_n_3 ;
  wire \tmp_31_reg_1199_reg[25]_i_2_n_2 ;
  wire \tmp_31_reg_1199_reg[25]_i_2_n_3 ;
  wire \tmp_31_reg_1199_reg[2]_i_12_n_0 ;
  wire \tmp_31_reg_1199_reg[2]_i_12_n_1 ;
  wire \tmp_31_reg_1199_reg[2]_i_12_n_2 ;
  wire \tmp_31_reg_1199_reg[2]_i_12_n_3 ;
  wire \tmp_31_reg_1199_reg[2]_i_17_n_0 ;
  wire \tmp_31_reg_1199_reg[2]_i_17_n_1 ;
  wire \tmp_31_reg_1199_reg[2]_i_17_n_2 ;
  wire \tmp_31_reg_1199_reg[2]_i_17_n_3 ;
  wire \tmp_31_reg_1199_reg[2]_i_1_n_0 ;
  wire \tmp_31_reg_1199_reg[2]_i_1_n_1 ;
  wire \tmp_31_reg_1199_reg[2]_i_1_n_2 ;
  wire \tmp_31_reg_1199_reg[2]_i_1_n_3 ;
  wire \tmp_31_reg_1199_reg[2]_i_22_n_0 ;
  wire \tmp_31_reg_1199_reg[2]_i_22_n_1 ;
  wire \tmp_31_reg_1199_reg[2]_i_22_n_2 ;
  wire \tmp_31_reg_1199_reg[2]_i_22_n_3 ;
  wire \tmp_31_reg_1199_reg[2]_i_27_n_0 ;
  wire \tmp_31_reg_1199_reg[2]_i_27_n_1 ;
  wire \tmp_31_reg_1199_reg[2]_i_27_n_2 ;
  wire \tmp_31_reg_1199_reg[2]_i_27_n_3 ;
  wire \tmp_31_reg_1199_reg[2]_i_2_n_0 ;
  wire \tmp_31_reg_1199_reg[2]_i_2_n_1 ;
  wire \tmp_31_reg_1199_reg[2]_i_2_n_2 ;
  wire \tmp_31_reg_1199_reg[2]_i_2_n_3 ;
  wire \tmp_31_reg_1199_reg[2]_i_32_n_0 ;
  wire \tmp_31_reg_1199_reg[2]_i_32_n_1 ;
  wire \tmp_31_reg_1199_reg[2]_i_32_n_2 ;
  wire \tmp_31_reg_1199_reg[2]_i_32_n_3 ;
  wire \tmp_31_reg_1199_reg[2]_i_37_n_0 ;
  wire \tmp_31_reg_1199_reg[2]_i_37_n_1 ;
  wire \tmp_31_reg_1199_reg[2]_i_37_n_2 ;
  wire \tmp_31_reg_1199_reg[2]_i_37_n_3 ;
  wire \tmp_31_reg_1199_reg[2]_i_7_n_0 ;
  wire \tmp_31_reg_1199_reg[2]_i_7_n_1 ;
  wire \tmp_31_reg_1199_reg[2]_i_7_n_2 ;
  wire \tmp_31_reg_1199_reg[2]_i_7_n_3 ;
  wire \tmp_31_reg_1199_reg[6]_i_1_n_0 ;
  wire \tmp_31_reg_1199_reg[6]_i_1_n_1 ;
  wire \tmp_31_reg_1199_reg[6]_i_1_n_2 ;
  wire \tmp_31_reg_1199_reg[6]_i_1_n_3 ;
  wire [25:0]tmp_32_reg_1178;
  wire [11:11]tmp_34_fu_683_p3;
  wire [12:12]tmp_34_fu_683_p3__0;
  wire tmp_35_reg_1295;
  wire \tmp_35_reg_1295[0]_i_2_n_0 ;
  wire \tmp_35_reg_1295[0]_i_3_n_0 ;
  wire \tmp_35_reg_1295[0]_i_4_n_0 ;
  wire \tmp_35_reg_1295_reg[0]_i_1_n_2 ;
  wire \tmp_35_reg_1295_reg[0]_i_1_n_3 ;
  wire tmp_36_reg_1137;
  wire \tmp_36_reg_1137[0]_i_3_n_0 ;
  wire \tmp_36_reg_1137[0]_i_4_n_0 ;
  wire \tmp_36_reg_1137[0]_i_5_n_0 ;
  wire \tmp_36_reg_1137[0]_i_6_n_0 ;
  wire \tmp_36_reg_1137_reg[0]_i_2_n_1 ;
  wire \tmp_36_reg_1137_reg[0]_i_2_n_2 ;
  wire \tmp_36_reg_1137_reg[0]_i_2_n_3 ;
  wire \tmp_36_reg_1137_reg[0]_i_2_n_5 ;
  wire \tmp_36_reg_1137_reg[0]_i_2_n_6 ;
  wire \tmp_36_reg_1137_reg[0]_i_2_n_7 ;
  wire [25:0]tmp_37_reg_1341;
  wire tmp_37_reg_13410;
  wire \tmp_37_reg_1341[11]_i_2_n_0 ;
  wire \tmp_37_reg_1341[11]_i_3_n_0 ;
  wire \tmp_37_reg_1341[11]_i_4_n_0 ;
  wire \tmp_37_reg_1341[11]_i_5_n_0 ;
  wire \tmp_37_reg_1341[15]_i_2_n_0 ;
  wire \tmp_37_reg_1341[15]_i_3_n_0 ;
  wire \tmp_37_reg_1341[15]_i_4_n_0 ;
  wire \tmp_37_reg_1341[15]_i_5_n_0 ;
  wire \tmp_37_reg_1341[19]_i_2_n_0 ;
  wire \tmp_37_reg_1341[19]_i_3_n_0 ;
  wire \tmp_37_reg_1341[19]_i_4_n_0 ;
  wire \tmp_37_reg_1341[19]_i_5_n_0 ;
  wire \tmp_37_reg_1341[23]_i_2_n_0 ;
  wire \tmp_37_reg_1341[23]_i_3_n_0 ;
  wire \tmp_37_reg_1341[23]_i_4_n_0 ;
  wire \tmp_37_reg_1341[23]_i_5_n_0 ;
  wire \tmp_37_reg_1341[25]_i_3_n_0 ;
  wire \tmp_37_reg_1341[25]_i_4_n_0 ;
  wire \tmp_37_reg_1341[3]_i_10_n_0 ;
  wire \tmp_37_reg_1341[3]_i_11_n_0 ;
  wire \tmp_37_reg_1341[3]_i_13_n_0 ;
  wire \tmp_37_reg_1341[3]_i_14_n_0 ;
  wire \tmp_37_reg_1341[3]_i_15_n_0 ;
  wire \tmp_37_reg_1341[3]_i_16_n_0 ;
  wire \tmp_37_reg_1341[3]_i_18_n_0 ;
  wire \tmp_37_reg_1341[3]_i_19_n_0 ;
  wire \tmp_37_reg_1341[3]_i_20_n_0 ;
  wire \tmp_37_reg_1341[3]_i_21_n_0 ;
  wire \tmp_37_reg_1341[3]_i_23_n_0 ;
  wire \tmp_37_reg_1341[3]_i_24_n_0 ;
  wire \tmp_37_reg_1341[3]_i_25_n_0 ;
  wire \tmp_37_reg_1341[3]_i_26_n_0 ;
  wire \tmp_37_reg_1341[3]_i_28_n_0 ;
  wire \tmp_37_reg_1341[3]_i_29_n_0 ;
  wire \tmp_37_reg_1341[3]_i_30_n_0 ;
  wire \tmp_37_reg_1341[3]_i_31_n_0 ;
  wire \tmp_37_reg_1341[3]_i_33_n_0 ;
  wire \tmp_37_reg_1341[3]_i_34_n_0 ;
  wire \tmp_37_reg_1341[3]_i_35_n_0 ;
  wire \tmp_37_reg_1341[3]_i_36_n_0 ;
  wire \tmp_37_reg_1341[3]_i_38_n_0 ;
  wire \tmp_37_reg_1341[3]_i_39_n_0 ;
  wire \tmp_37_reg_1341[3]_i_3_n_0 ;
  wire \tmp_37_reg_1341[3]_i_40_n_0 ;
  wire \tmp_37_reg_1341[3]_i_41_n_0 ;
  wire \tmp_37_reg_1341[3]_i_42_n_0 ;
  wire \tmp_37_reg_1341[3]_i_43_n_0 ;
  wire \tmp_37_reg_1341[3]_i_44_n_0 ;
  wire \tmp_37_reg_1341[3]_i_4_n_0 ;
  wire \tmp_37_reg_1341[3]_i_5_n_0 ;
  wire \tmp_37_reg_1341[3]_i_6_n_0 ;
  wire \tmp_37_reg_1341[3]_i_8_n_0 ;
  wire \tmp_37_reg_1341[3]_i_9_n_0 ;
  wire \tmp_37_reg_1341[7]_i_2_n_0 ;
  wire \tmp_37_reg_1341[7]_i_3_n_0 ;
  wire \tmp_37_reg_1341[7]_i_4_n_0 ;
  wire \tmp_37_reg_1341[7]_i_5_n_0 ;
  wire \tmp_37_reg_1341_reg[11]_i_1_n_0 ;
  wire \tmp_37_reg_1341_reg[11]_i_1_n_1 ;
  wire \tmp_37_reg_1341_reg[11]_i_1_n_2 ;
  wire \tmp_37_reg_1341_reg[11]_i_1_n_3 ;
  wire \tmp_37_reg_1341_reg[15]_i_1_n_0 ;
  wire \tmp_37_reg_1341_reg[15]_i_1_n_1 ;
  wire \tmp_37_reg_1341_reg[15]_i_1_n_2 ;
  wire \tmp_37_reg_1341_reg[15]_i_1_n_3 ;
  wire \tmp_37_reg_1341_reg[19]_i_1_n_0 ;
  wire \tmp_37_reg_1341_reg[19]_i_1_n_1 ;
  wire \tmp_37_reg_1341_reg[19]_i_1_n_2 ;
  wire \tmp_37_reg_1341_reg[19]_i_1_n_3 ;
  wire \tmp_37_reg_1341_reg[23]_i_1_n_0 ;
  wire \tmp_37_reg_1341_reg[23]_i_1_n_1 ;
  wire \tmp_37_reg_1341_reg[23]_i_1_n_2 ;
  wire \tmp_37_reg_1341_reg[23]_i_1_n_3 ;
  wire \tmp_37_reg_1341_reg[25]_i_2_n_3 ;
  wire \tmp_37_reg_1341_reg[3]_i_12_n_0 ;
  wire \tmp_37_reg_1341_reg[3]_i_12_n_1 ;
  wire \tmp_37_reg_1341_reg[3]_i_12_n_2 ;
  wire \tmp_37_reg_1341_reg[3]_i_12_n_3 ;
  wire \tmp_37_reg_1341_reg[3]_i_17_n_0 ;
  wire \tmp_37_reg_1341_reg[3]_i_17_n_1 ;
  wire \tmp_37_reg_1341_reg[3]_i_17_n_2 ;
  wire \tmp_37_reg_1341_reg[3]_i_17_n_3 ;
  wire \tmp_37_reg_1341_reg[3]_i_1_n_0 ;
  wire \tmp_37_reg_1341_reg[3]_i_1_n_1 ;
  wire \tmp_37_reg_1341_reg[3]_i_1_n_2 ;
  wire \tmp_37_reg_1341_reg[3]_i_1_n_3 ;
  wire \tmp_37_reg_1341_reg[3]_i_22_n_0 ;
  wire \tmp_37_reg_1341_reg[3]_i_22_n_1 ;
  wire \tmp_37_reg_1341_reg[3]_i_22_n_2 ;
  wire \tmp_37_reg_1341_reg[3]_i_22_n_3 ;
  wire \tmp_37_reg_1341_reg[3]_i_27_n_0 ;
  wire \tmp_37_reg_1341_reg[3]_i_27_n_1 ;
  wire \tmp_37_reg_1341_reg[3]_i_27_n_2 ;
  wire \tmp_37_reg_1341_reg[3]_i_27_n_3 ;
  wire \tmp_37_reg_1341_reg[3]_i_2_n_0 ;
  wire \tmp_37_reg_1341_reg[3]_i_2_n_1 ;
  wire \tmp_37_reg_1341_reg[3]_i_2_n_2 ;
  wire \tmp_37_reg_1341_reg[3]_i_2_n_3 ;
  wire \tmp_37_reg_1341_reg[3]_i_32_n_0 ;
  wire \tmp_37_reg_1341_reg[3]_i_32_n_1 ;
  wire \tmp_37_reg_1341_reg[3]_i_32_n_2 ;
  wire \tmp_37_reg_1341_reg[3]_i_32_n_3 ;
  wire \tmp_37_reg_1341_reg[3]_i_37_n_0 ;
  wire \tmp_37_reg_1341_reg[3]_i_37_n_1 ;
  wire \tmp_37_reg_1341_reg[3]_i_37_n_2 ;
  wire \tmp_37_reg_1341_reg[3]_i_37_n_3 ;
  wire \tmp_37_reg_1341_reg[3]_i_7_n_0 ;
  wire \tmp_37_reg_1341_reg[3]_i_7_n_1 ;
  wire \tmp_37_reg_1341_reg[3]_i_7_n_2 ;
  wire \tmp_37_reg_1341_reg[3]_i_7_n_3 ;
  wire \tmp_37_reg_1341_reg[7]_i_1_n_0 ;
  wire \tmp_37_reg_1341_reg[7]_i_1_n_1 ;
  wire \tmp_37_reg_1341_reg[7]_i_1_n_2 ;
  wire \tmp_37_reg_1341_reg[7]_i_1_n_3 ;
  wire [25:0]tmp_38_reg_1305;
  wire [12:11]tmp_40_fu_912_p3;
  wire tmp_41_reg_1402;
  wire \tmp_41_reg_1402[0]_i_3_n_0 ;
  wire \tmp_41_reg_1402[0]_i_4_n_0 ;
  wire \tmp_41_reg_1402_reg[0]_i_2_n_3 ;
  wire [25:0]tmp_4_reg_1188;
  wire [13:0]tmp_5_reg_995;
  wire [12:11]tmp_6_fu_726_p3;
  wire tmp_7_reg_1315;
  wire \tmp_7_reg_1315[0]_i_2_n_0 ;
  wire \tmp_7_reg_1315[0]_i_3_n_0 ;
  wire \tmp_7_reg_1315_reg[0]_i_1_n_3 ;
  wire [26:13]tmp_8_fu_620_p3;
  wire [26:13]tmp_8_reg_1261;
  wire [13:0]tmp_9_cast_reg_1067_reg__0;
  wire [13:0]tmp_9_reg_1017;
  wire tmp_9_reg_10170;
  wire tmp_reg_1079;
  wire [2:0]\NLW_neg_ti1_reg_1256_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti1_reg_1256_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti1_reg_1256_reg[11]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_neg_ti1_reg_1256_reg[26]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_ti1_reg_1256_reg[26]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_neg_ti2_reg_1231_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti2_reg_1231_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti2_reg_1231_reg[11]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_neg_ti2_reg_1231_reg[26]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_ti2_reg_1231_reg[26]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_neg_ti3_reg_1325_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti3_reg_1325_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti3_reg_1325_reg[11]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_neg_ti3_reg_1325_reg[26]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_ti3_reg_1325_reg[26]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_neg_ti4_reg_1361_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti4_reg_1361_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti4_reg_1361_reg[11]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_neg_ti4_reg_1361_reg[26]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_ti4_reg_1361_reg[26]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_neg_ti9_reg_1251_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti9_reg_1251_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti9_reg_1251_reg[11]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_neg_ti9_reg_1251_reg[26]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_ti9_reg_1251_reg[26]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_neg_ti_reg_1387_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti_reg_1387_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti_reg_1387_reg[11]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_neg_ti_reg_1387_reg[26]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_ti_reg_1387_reg[26]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_6_2_reg_1085_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_6_2_reg_1085_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_6_3_reg_1090_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_6_5_reg_1100_reg[27]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_6_reg_1040_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_6_reg_1040_reg[27]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_r_V_tr_1_tr_reg_1022_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_r_V_tr_1_tr_reg_1022_reg[26]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_r_V_tr_3_tr_reg_1121_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_r_V_tr_5_tr_reg_1132_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_scaled_power_V_2_cas_reg_1351_reg[5]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_scaled_power_V_3_cas_reg_1377_reg[5]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_scaled_power_V_5_cas_reg_1397_reg[5]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_scaled_power_V_cast_reg_1310_reg[5]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_tmp_12_reg_1168_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_12_reg_1168_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_12_reg_1168_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_12_reg_1168_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_12_reg_1168_reg[0]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_12_reg_1168_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_12_reg_1168_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_12_reg_1168_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_12_reg_1168_reg[25]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_12_reg_1168_reg[25]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_16_reg_1274_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_16_reg_1274_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_17_reg_1115_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_17_reg_1115_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_18_reg_1236_reg[25]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_18_reg_1236_reg[25]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_18_reg_1236_reg[3]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_18_reg_1236_reg[3]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_18_reg_1236_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_18_reg_1236_reg[3]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_18_reg_1236_reg[3]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_18_reg_1236_reg[3]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_18_reg_1236_reg[3]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_18_reg_1236_reg[3]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_22_reg_1356_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_22_reg_1356_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_23_reg_1126_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_24_reg_1285_reg[25]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_24_reg_1285_reg[25]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_24_reg_1285_reg[3]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_24_reg_1285_reg[3]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_24_reg_1285_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_24_reg_1285_reg[3]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_24_reg_1285_reg[3]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_24_reg_1285_reg[3]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_24_reg_1285_reg[3]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_24_reg_1285_reg[3]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_28_reg_1382_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_28_reg_1382_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_2_reg_1204_reg[25]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_2_reg_1204_reg[25]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_1204_reg[3]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_1204_reg[3]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_1204_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_1204_reg[3]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_1204_reg[3]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_1204_reg[3]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_1204_reg[3]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_1204_reg[3]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_30_reg_1061_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_30_reg_1061_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_31_reg_1199_reg[25]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_31_reg_1199_reg[25]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_31_reg_1199_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_31_reg_1199_reg[2]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_31_reg_1199_reg[2]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_31_reg_1199_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_31_reg_1199_reg[2]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_31_reg_1199_reg[2]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_31_reg_1199_reg[2]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_31_reg_1199_reg[2]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_31_reg_1199_reg[2]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_35_reg_1295_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_35_reg_1295_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_36_reg_1137_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_37_reg_1341_reg[25]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_37_reg_1341_reg[25]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_37_reg_1341_reg[3]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_37_reg_1341_reg[3]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_37_reg_1341_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_37_reg_1341_reg[3]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_37_reg_1341_reg[3]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_37_reg_1341_reg[3]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_37_reg_1341_reg[3]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_37_reg_1341_reg[3]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_41_reg_1402_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_41_reg_1402_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_7_reg_1315_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_7_reg_1315_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_reg_1079_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_reg_1079_reg[0]_i_1_O_UNCONNECTED ;

  assign m_axi_m_V_ARADDR[31] = \<const0> ;
  assign m_axi_m_V_ARADDR[30] = \<const0> ;
  assign m_axi_m_V_ARADDR[29] = \<const0> ;
  assign m_axi_m_V_ARADDR[28] = \<const0> ;
  assign m_axi_m_V_ARADDR[27] = \<const0> ;
  assign m_axi_m_V_ARADDR[26] = \<const0> ;
  assign m_axi_m_V_ARADDR[25] = \<const0> ;
  assign m_axi_m_V_ARADDR[24] = \<const0> ;
  assign m_axi_m_V_ARADDR[23] = \<const0> ;
  assign m_axi_m_V_ARADDR[22] = \<const0> ;
  assign m_axi_m_V_ARADDR[21] = \<const0> ;
  assign m_axi_m_V_ARADDR[20] = \<const0> ;
  assign m_axi_m_V_ARADDR[19] = \<const0> ;
  assign m_axi_m_V_ARADDR[18] = \<const0> ;
  assign m_axi_m_V_ARADDR[17] = \<const0> ;
  assign m_axi_m_V_ARADDR[16] = \<const0> ;
  assign m_axi_m_V_ARADDR[15] = \<const0> ;
  assign m_axi_m_V_ARADDR[14] = \<const0> ;
  assign m_axi_m_V_ARADDR[13] = \<const0> ;
  assign m_axi_m_V_ARADDR[12] = \<const0> ;
  assign m_axi_m_V_ARADDR[11] = \<const0> ;
  assign m_axi_m_V_ARADDR[10] = \<const0> ;
  assign m_axi_m_V_ARADDR[9] = \<const0> ;
  assign m_axi_m_V_ARADDR[8] = \<const0> ;
  assign m_axi_m_V_ARADDR[7] = \<const0> ;
  assign m_axi_m_V_ARADDR[6] = \<const0> ;
  assign m_axi_m_V_ARADDR[5] = \<const0> ;
  assign m_axi_m_V_ARADDR[4] = \<const0> ;
  assign m_axi_m_V_ARADDR[3] = \<const0> ;
  assign m_axi_m_V_ARADDR[2] = \<const0> ;
  assign m_axi_m_V_ARADDR[1] = \<const0> ;
  assign m_axi_m_V_ARADDR[0] = \<const0> ;
  assign m_axi_m_V_ARBURST[1] = \<const0> ;
  assign m_axi_m_V_ARBURST[0] = \<const1> ;
  assign m_axi_m_V_ARCACHE[3] = \<const0> ;
  assign m_axi_m_V_ARCACHE[2] = \<const0> ;
  assign m_axi_m_V_ARCACHE[1] = \<const1> ;
  assign m_axi_m_V_ARCACHE[0] = \<const1> ;
  assign m_axi_m_V_ARID[0] = \<const0> ;
  assign m_axi_m_V_ARLEN[7] = \<const0> ;
  assign m_axi_m_V_ARLEN[6] = \<const0> ;
  assign m_axi_m_V_ARLEN[5] = \<const0> ;
  assign m_axi_m_V_ARLEN[4] = \<const0> ;
  assign m_axi_m_V_ARLEN[3] = \<const0> ;
  assign m_axi_m_V_ARLEN[2] = \<const0> ;
  assign m_axi_m_V_ARLEN[1] = \<const0> ;
  assign m_axi_m_V_ARLEN[0] = \<const0> ;
  assign m_axi_m_V_ARLOCK[1] = \<const0> ;
  assign m_axi_m_V_ARLOCK[0] = \<const0> ;
  assign m_axi_m_V_ARPROT[2] = \<const0> ;
  assign m_axi_m_V_ARPROT[1] = \<const0> ;
  assign m_axi_m_V_ARPROT[0] = \<const0> ;
  assign m_axi_m_V_ARQOS[3] = \<const0> ;
  assign m_axi_m_V_ARQOS[2] = \<const0> ;
  assign m_axi_m_V_ARQOS[1] = \<const0> ;
  assign m_axi_m_V_ARQOS[0] = \<const0> ;
  assign m_axi_m_V_ARREGION[3] = \<const0> ;
  assign m_axi_m_V_ARREGION[2] = \<const0> ;
  assign m_axi_m_V_ARREGION[1] = \<const0> ;
  assign m_axi_m_V_ARREGION[0] = \<const0> ;
  assign m_axi_m_V_ARSIZE[2] = \<const0> ;
  assign m_axi_m_V_ARSIZE[1] = \<const1> ;
  assign m_axi_m_V_ARSIZE[0] = \<const0> ;
  assign m_axi_m_V_ARUSER[0] = \<const0> ;
  assign m_axi_m_V_ARVALID = \<const0> ;
  assign m_axi_m_V_AWADDR[31:2] = \^m_axi_m_V_AWADDR [31:2];
  assign m_axi_m_V_AWADDR[1] = \<const0> ;
  assign m_axi_m_V_AWADDR[0] = \<const0> ;
  assign m_axi_m_V_AWBURST[1] = \<const0> ;
  assign m_axi_m_V_AWBURST[0] = \<const1> ;
  assign m_axi_m_V_AWCACHE[3] = \<const0> ;
  assign m_axi_m_V_AWCACHE[2] = \<const0> ;
  assign m_axi_m_V_AWCACHE[1] = \<const1> ;
  assign m_axi_m_V_AWCACHE[0] = \<const1> ;
  assign m_axi_m_V_AWID[0] = \<const0> ;
  assign m_axi_m_V_AWLEN[7] = \<const0> ;
  assign m_axi_m_V_AWLEN[6] = \<const0> ;
  assign m_axi_m_V_AWLEN[5] = \<const0> ;
  assign m_axi_m_V_AWLEN[4] = \<const0> ;
  assign m_axi_m_V_AWLEN[3] = \^m_axi_m_V_AWLEN [3];
  assign m_axi_m_V_AWLEN[2] = \^m_axi_m_V_AWLEN [3];
  assign m_axi_m_V_AWLEN[1:0] = \^m_axi_m_V_AWLEN [1:0];
  assign m_axi_m_V_AWLOCK[1] = \<const0> ;
  assign m_axi_m_V_AWLOCK[0] = \<const0> ;
  assign m_axi_m_V_AWPROT[2] = \<const0> ;
  assign m_axi_m_V_AWPROT[1] = \<const0> ;
  assign m_axi_m_V_AWPROT[0] = \<const0> ;
  assign m_axi_m_V_AWQOS[3] = \<const0> ;
  assign m_axi_m_V_AWQOS[2] = \<const0> ;
  assign m_axi_m_V_AWQOS[1] = \<const0> ;
  assign m_axi_m_V_AWQOS[0] = \<const0> ;
  assign m_axi_m_V_AWREGION[3] = \<const0> ;
  assign m_axi_m_V_AWREGION[2] = \<const0> ;
  assign m_axi_m_V_AWREGION[1] = \<const0> ;
  assign m_axi_m_V_AWREGION[0] = \<const0> ;
  assign m_axi_m_V_AWSIZE[2] = \<const0> ;
  assign m_axi_m_V_AWSIZE[1] = \<const1> ;
  assign m_axi_m_V_AWSIZE[0] = \<const0> ;
  assign m_axi_m_V_AWUSER[0] = \<const0> ;
  assign m_axi_m_V_WID[0] = \<const0> ;
  assign m_axi_m_V_WUSER[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE \OP1_V_1_cast_reg_989_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(tmp_12_cast_fu_266_p1[13]),
        .Q(OP1_V_1_cast_reg_989[0]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_989_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(tmp_12_cast_fu_266_p1[23]),
        .Q(OP1_V_1_cast_reg_989[10]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_989_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(tmp_12_cast_fu_266_p1[24]),
        .Q(OP1_V_1_cast_reg_989[11]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_989_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(tmp_12_cast_fu_266_p1[25]),
        .Q(OP1_V_1_cast_reg_989[12]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_989_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(tmp_12_cast_fu_266_p1[26]),
        .Q(OP1_V_1_cast_reg_989[13]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_989_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(tmp_12_cast_fu_266_p1[14]),
        .Q(OP1_V_1_cast_reg_989[1]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_989_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(tmp_12_cast_fu_266_p1[15]),
        .Q(OP1_V_1_cast_reg_989[2]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_989_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(tmp_12_cast_fu_266_p1[16]),
        .Q(OP1_V_1_cast_reg_989[3]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_989_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(tmp_12_cast_fu_266_p1[17]),
        .Q(OP1_V_1_cast_reg_989[4]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_989_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(tmp_12_cast_fu_266_p1[18]),
        .Q(OP1_V_1_cast_reg_989[5]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_989_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(tmp_12_cast_fu_266_p1[19]),
        .Q(OP1_V_1_cast_reg_989[6]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_989_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(tmp_12_cast_fu_266_p1[20]),
        .Q(OP1_V_1_cast_reg_989[7]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_989_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(tmp_12_cast_fu_266_p1[21]),
        .Q(OP1_V_1_cast_reg_989[8]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_989_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(tmp_12_cast_fu_266_p1[22]),
        .Q(OP1_V_1_cast_reg_989[9]),
        .R(1'b0));
  VCC VCC
       (.P(\<const1> ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_reg_ioackin_m_V_AWREADY_i_3
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_reg_ioackin_m_V_AWREADY1));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_m_V_AWREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(mixer_m_V_m_axi_U_n_17),
        .Q(ap_reg_ioackin_m_V_AWREADY),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_m_V_WREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(mixer_m_V_m_axi_U_n_10),
        .Q(ap_reg_ioackin_m_V_WREADY_reg_n_0),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_11_reg_1027_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_11_reg_1027),
        .Q(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_30_reg_1061_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_30_reg_1061),
        .Q(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_1017_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_9_reg_1017[0]),
        .Q(tmp_8_fu_620_p3[13]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_1017_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_9_reg_1017[10]),
        .Q(tmp_8_fu_620_p3[23]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_1017_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_9_reg_1017[11]),
        .Q(tmp_8_fu_620_p3[24]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_1017_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_9_reg_1017[12]),
        .Q(tmp_8_fu_620_p3[25]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_1017_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_9_reg_1017[13]),
        .Q(tmp_8_fu_620_p3[26]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_1017_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_9_reg_1017[1]),
        .Q(tmp_8_fu_620_p3[14]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_1017_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_9_reg_1017[2]),
        .Q(tmp_8_fu_620_p3[15]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_1017_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_9_reg_1017[3]),
        .Q(tmp_8_fu_620_p3[16]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_1017_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_9_reg_1017[4]),
        .Q(tmp_8_fu_620_p3[17]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_1017_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_9_reg_1017[5]),
        .Q(tmp_8_fu_620_p3[18]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_1017_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_9_reg_1017[6]),
        .Q(tmp_8_fu_620_p3[19]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_1017_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_9_reg_1017[7]),
        .Q(tmp_8_fu_620_p3[20]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_1017_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_9_reg_1017[8]),
        .Q(tmp_8_fu_620_p3[21]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_1017_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_9_reg_1017[9]),
        .Q(tmp_8_fu_620_p3[22]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_17_reg_1115_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(tmp_17_reg_1115),
        .Q(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_23_reg_1126_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(tmp_23_reg_1126),
        .Q(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_36_reg_1137_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(tmp_36_reg_1137),
        .Q(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_reg_1079_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(tmp_reg_1079),
        .Q(ap_reg_pp0_iter2_tmp_reg_1079),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_36_reg_1137_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .Q(ap_reg_pp0_iter3_tmp_36_reg_1137),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi mixer_AXILiteS_s_axi_U
       (.D(regs_in_V_q0),
        .DOADO({mixer_AXILiteS_s_axi_U_n_0,mixer_AXILiteS_s_axi_U_n_1,mixer_AXILiteS_s_axi_U_n_2,mixer_AXILiteS_s_axi_U_n_3,mixer_AXILiteS_s_axi_U_n_4,mixer_AXILiteS_s_axi_U_n_5,mixer_AXILiteS_s_axi_U_n_6,mixer_AXILiteS_s_axi_U_n_7,mixer_AXILiteS_s_axi_U_n_8,mixer_AXILiteS_s_axi_U_n_9,mixer_AXILiteS_s_axi_U_n_10,mixer_AXILiteS_s_axi_U_n_11,mixer_AXILiteS_s_axi_U_n_12,mixer_AXILiteS_s_axi_U_n_13,mixer_AXILiteS_s_axi_U_n_14,mixer_AXILiteS_s_axi_U_n_15,mixer_AXILiteS_s_axi_U_n_16,mixer_AXILiteS_s_axi_U_n_17,mixer_AXILiteS_s_axi_U_n_18,mixer_AXILiteS_s_axi_U_n_19,mixer_AXILiteS_s_axi_U_n_20,mixer_AXILiteS_s_axi_U_n_21,mixer_AXILiteS_s_axi_U_n_22,mixer_AXILiteS_s_axi_U_n_23,mixer_AXILiteS_s_axi_U_n_24,mixer_AXILiteS_s_axi_U_n_25,mixer_AXILiteS_s_axi_U_n_26,mixer_AXILiteS_s_axi_U_n_27}),
        .DOBDO({mixer_AXILiteS_s_axi_U_n_28,mixer_AXILiteS_s_axi_U_n_29,mixer_AXILiteS_s_axi_U_n_30,mixer_AXILiteS_s_axi_U_n_31,mixer_AXILiteS_s_axi_U_n_32,mixer_AXILiteS_s_axi_U_n_33,mixer_AXILiteS_s_axi_U_n_34,mixer_AXILiteS_s_axi_U_n_35,mixer_AXILiteS_s_axi_U_n_36,mixer_AXILiteS_s_axi_U_n_37,mixer_AXILiteS_s_axi_U_n_38,mixer_AXILiteS_s_axi_U_n_39,mixer_AXILiteS_s_axi_U_n_40,mixer_AXILiteS_s_axi_U_n_41,mixer_AXILiteS_s_axi_U_n_42,mixer_AXILiteS_s_axi_U_n_43,mixer_AXILiteS_s_axi_U_n_44,mixer_AXILiteS_s_axi_U_n_45,mixer_AXILiteS_s_axi_U_n_46,mixer_AXILiteS_s_axi_U_n_47,mixer_AXILiteS_s_axi_U_n_48,mixer_AXILiteS_s_axi_U_n_49,mixer_AXILiteS_s_axi_U_n_50,mixer_AXILiteS_s_axi_U_n_51,mixer_AXILiteS_s_axi_U_n_52,mixer_AXILiteS_s_axi_U_n_53,mixer_AXILiteS_s_axi_U_n_54,mixer_AXILiteS_s_axi_U_n_55,mixer_AXILiteS_s_axi_U_n_56,mixer_AXILiteS_s_axi_U_n_57,mixer_AXILiteS_s_axi_U_n_58,mixer_AXILiteS_s_axi_U_n_59}),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,\ap_CS_fsm_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[3] (mixer_m_V_m_axi_U_n_74),
        .\ap_CS_fsm_reg[5] (mixer_m_V_m_axi_U_n_5),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_ready(ap_ready),
        .ap_reg_ioackin_m_V_AWREADY_reg(mixer_AXILiteS_s_axi_U_n_70),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .interrupt(interrupt),
        .\rdata_reg[0]_i_3 (\rdata_reg[0]_i_3_n_0 ),
        .\rdata_reg[10]_i_2 (\rdata_reg[10]_i_2_n_0 ),
        .\rdata_reg[11]_i_2 (\rdata_reg[11]_i_2_n_0 ),
        .\rdata_reg[12]_i_2 (\rdata_reg[12]_i_2_n_0 ),
        .\rdata_reg[13]_i_2 (\rdata_reg[13]_i_2_n_0 ),
        .\rdata_reg[14]_i_2 (\rdata_reg[14]_i_2_n_0 ),
        .\rdata_reg[15]_i_2 (\rdata_reg[15]_i_2_n_0 ),
        .\rdata_reg[16]_i_2 (\rdata_reg[16]_i_2_n_0 ),
        .\rdata_reg[17]_i_2 (\rdata_reg[17]_i_2_n_0 ),
        .\rdata_reg[18]_i_2 (\rdata_reg[18]_i_2_n_0 ),
        .\rdata_reg[19]_i_2 (\rdata_reg[19]_i_2_n_0 ),
        .\rdata_reg[1]_i_3 (\rdata_reg[1]_i_3_n_0 ),
        .\rdata_reg[20]_i_2 (\rdata_reg[20]_i_2_n_0 ),
        .\rdata_reg[21]_i_2 (\rdata_reg[21]_i_2_n_0 ),
        .\rdata_reg[22]_i_2 (\rdata_reg[22]_i_2_n_0 ),
        .\rdata_reg[23]_i_2 (\rdata_reg[23]_i_2_n_0 ),
        .\rdata_reg[24]_i_2 (\rdata_reg[24]_i_2_n_0 ),
        .\rdata_reg[25]_i_2 (\rdata_reg[25]_i_2_n_0 ),
        .\rdata_reg[26]_i_2 (\rdata_reg[26]_i_2_n_0 ),
        .\rdata_reg[27]_i_2 (\rdata_reg[27]_i_2_n_0 ),
        .\rdata_reg[28]_i_2 (\rdata_reg[28]_i_2_n_0 ),
        .\rdata_reg[29]_i_2 (\rdata_reg[29]_i_2_n_0 ),
        .\rdata_reg[2]_i_3 (\rdata_reg[2]_i_3_n_0 ),
        .\rdata_reg[30]_i_2 (\rdata_reg[30]_i_2_n_0 ),
        .\rdata_reg[31]_i_4 (mixer_AXILiteS_s_axi_U_n_61),
        .\rdata_reg[31]_i_4_0 (\rdata_reg[31]_i_4_n_0 ),
        .\rdata_reg[31]_i_5 (\rdata_reg[31]_i_5_n_0 ),
        .\rdata_reg[3]_i_3 (\rdata_reg[3]_i_3_n_0 ),
        .\rdata_reg[4]_i_2 (\rdata_reg[4]_i_2_n_0 ),
        .\rdata_reg[5]_i_2 (\rdata_reg[5]_i_2_n_0 ),
        .\rdata_reg[6]_i_2 (\rdata_reg[6]_i_2_n_0 ),
        .\rdata_reg[7]_i_4 (\rdata_reg[7]_i_4_n_0 ),
        .\rdata_reg[8]_i_2 (\rdata_reg[8]_i_2_n_0 ),
        .\rdata_reg[9]_i_2 (\rdata_reg[9]_i_2_n_0 ),
        .\reg_243_reg[0]_i_2 (\reg_243_reg[0]_i_2_n_0 ),
        .\reg_243_reg[0]_i_3 (\reg_243_reg[0]_i_3_n_0 ),
        .\reg_243_reg[10]_i_2 (\reg_243_reg[10]_i_2_n_0 ),
        .\reg_243_reg[10]_i_3 (\reg_243_reg[10]_i_3_n_0 ),
        .\reg_243_reg[11]_i_2 (\reg_243_reg[11]_i_2_n_0 ),
        .\reg_243_reg[11]_i_3 (\reg_243_reg[11]_i_3_n_0 ),
        .\reg_243_reg[12]_i_2 (\reg_243_reg[12]_i_2_n_0 ),
        .\reg_243_reg[12]_i_3 (\reg_243_reg[12]_i_3_n_0 ),
        .\reg_243_reg[13]_i_3 (\reg_243_reg[13]_i_3_n_0 ),
        .\reg_243_reg[13]_i_4 (\reg_243_reg[13]_i_4_n_0 ),
        .\reg_243_reg[13]_i_5 (\reg_243_reg[13]_i_5_n_0 ),
        .\reg_243_reg[1]_i_2 (\reg_243_reg[1]_i_2_n_0 ),
        .\reg_243_reg[1]_i_3 (\reg_243_reg[1]_i_3_n_0 ),
        .\reg_243_reg[2]_i_2 (\reg_243_reg[2]_i_2_n_0 ),
        .\reg_243_reg[2]_i_3 (\reg_243_reg[2]_i_3_n_0 ),
        .\reg_243_reg[3]_i_2 (\reg_243_reg[3]_i_2_n_0 ),
        .\reg_243_reg[3]_i_3 (\reg_243_reg[3]_i_3_n_0 ),
        .\reg_243_reg[4]_i_2 (\reg_243_reg[4]_i_2_n_0 ),
        .\reg_243_reg[4]_i_3 (\reg_243_reg[4]_i_3_n_0 ),
        .\reg_243_reg[5]_i_2 (\reg_243_reg[5]_i_2_n_0 ),
        .\reg_243_reg[5]_i_3 (\reg_243_reg[5]_i_3_n_0 ),
        .\reg_243_reg[6]_i_2 (\reg_243_reg[6]_i_2_n_0 ),
        .\reg_243_reg[6]_i_3 (\reg_243_reg[6]_i_3_n_0 ),
        .\reg_243_reg[7]_i_2 (\reg_243_reg[7]_i_2_n_0 ),
        .\reg_243_reg[7]_i_3 (\reg_243_reg[7]_i_3_n_0 ),
        .\reg_243_reg[8]_i_2 (\reg_243_reg[8]_i_2_n_0 ),
        .\reg_243_reg[8]_i_3 (\reg_243_reg[8]_i_3_n_0 ),
        .\reg_243_reg[9]_i_2 (\reg_243_reg[9]_i_2_n_0 ),
        .\reg_243_reg[9]_i_3 (\reg_243_reg[9]_i_3_n_0 ),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .\tmp_9_reg_1017_reg[0] (mixer_AXILiteS_s_axi_U_n_60));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi mixer_m_V_m_axi_U
       (.D(ap_NS_fsm),
        .E(reg_2430),
        .Q({ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(p_scaled_power_V_reg_1346),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(mixer_AXILiteS_s_axi_U_n_70),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(mixer_m_V_m_axi_U_n_5),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_ready(ap_ready),
        .ap_reg_ioackin_m_V_AWREADY(ap_reg_ioackin_m_V_AWREADY),
        .ap_reg_ioackin_m_V_AWREADY1(ap_reg_ioackin_m_V_AWREADY1),
        .ap_reg_ioackin_m_V_AWREADY_reg(mixer_m_V_m_axi_U_n_17),
        .ap_reg_ioackin_m_V_WREADY_reg(mixer_m_V_m_axi_U_n_10),
        .ap_reg_ioackin_m_V_WREADY_reg_0(ap_reg_ioackin_m_V_WREADY_reg_n_0),
        .ap_reg_pp0_iter1_tmp_11_reg_1027(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .ap_reg_pp0_iter1_tmp_30_reg_1061(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .ap_reg_pp0_iter2_tmp_17_reg_1115(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .ap_reg_pp0_iter2_tmp_23_reg_1126(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .ap_reg_pp0_iter2_tmp_36_reg_1137(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .ap_reg_pp0_iter2_tmp_reg_1079(ap_reg_pp0_iter2_tmp_reg_1079),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .grp_fu_308_ce(grp_fu_308_ce),
        .grp_fu_963_ce(grp_fu_963_ce),
        .grp_fu_969_ce(grp_fu_969_ce),
        .\int_regs_in_V_shift_reg[0] (mixer_m_V_m_axi_U_n_74),
        .\int_regs_in_V_shift_reg[0]_0 (mixer_AXILiteS_s_axi_U_n_60),
        .m_axi_m_V_AWADDR(\^m_axi_m_V_AWADDR ),
        .\m_axi_m_V_AWLEN[3] ({\^m_axi_m_V_AWLEN [3],\^m_axi_m_V_AWLEN [1:0]}),
        .m_axi_m_V_AWREADY(m_axi_m_V_AWREADY),
        .m_axi_m_V_AWVALID(m_axi_m_V_AWVALID),
        .m_axi_m_V_BREADY(m_axi_m_V_BREADY),
        .m_axi_m_V_BVALID(m_axi_m_V_BVALID),
        .m_axi_m_V_RREADY(m_axi_m_V_RREADY),
        .m_axi_m_V_RVALID(m_axi_m_V_RVALID),
        .m_axi_m_V_WDATA(m_axi_m_V_WDATA),
        .m_axi_m_V_WLAST(m_axi_m_V_WLAST),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .m_axi_m_V_WSTRB(m_axi_m_V_WSTRB),
        .m_axi_m_V_WVALID(m_axi_m_V_WVALID),
        .\mul5_reg_1241_reg[57] (mixer_m_V_m_axi_U_n_15),
        .\neg_ti1_reg_1256_reg[11] (neg_ti1_reg_12560),
        .\neg_ti2_reg_1231_reg[11] (neg_ti2_reg_12310),
        .\neg_ti3_reg_1325_reg[11] (neg_ti3_reg_13250),
        .\neg_ti4_reg_1361_reg[11] (neg_ti4_reg_13610),
        .\neg_ti9_reg_1251_reg[26] (mixer_m_V_m_axi_U_n_79),
        .\neg_ti_reg_1387_reg[11] (neg_ti_reg_13870),
        .\p_Val2_6_5_reg_1100_reg[27] (mixer_m_V_m_axi_U_n_8),
        .\p_scaled_power_V_1_reg_1320_reg[0] (p_scaled_power_V_1_reg_1320),
        .\p_scaled_power_V_1_reg_1320_reg[14] ({\p_scaled_power_V_1_reg_1320_reg_n_0_[14] ,\p_scaled_power_V_1_reg_1320_reg_n_0_[13] ,\p_scaled_power_V_1_reg_1320_reg_n_0_[12] ,\p_scaled_power_V_1_reg_1320_reg_n_0_[11] ,\p_scaled_power_V_1_reg_1320_reg_n_0_[10] ,\p_scaled_power_V_1_reg_1320_reg_n_0_[9] ,\p_scaled_power_V_1_reg_1320_reg_n_0_[8] ,\p_scaled_power_V_1_reg_1320_reg_n_0_[7] ,\p_scaled_power_V_1_reg_1320_reg_n_0_[6] ,\p_scaled_power_V_1_reg_1320_reg_n_0_[5] ,\p_scaled_power_V_1_reg_1320_reg_n_0_[4] ,\p_scaled_power_V_1_reg_1320_reg_n_0_[3] ,\p_scaled_power_V_1_reg_1320_reg_n_0_[2] ,\p_scaled_power_V_1_reg_1320_reg_n_0_[1] ,\p_scaled_power_V_1_reg_1320_reg_n_0_[0] }),
        .\p_scaled_power_V_2_reg_1372_reg[0] (p_scaled_power_V_2_reg_1372),
        .\p_scaled_power_V_2_reg_1372_reg[14] ({\p_scaled_power_V_2_reg_1372_reg_n_0_[14] ,\p_scaled_power_V_2_reg_1372_reg_n_0_[13] ,\p_scaled_power_V_2_reg_1372_reg_n_0_[12] ,\p_scaled_power_V_2_reg_1372_reg_n_0_[11] ,\p_scaled_power_V_2_reg_1372_reg_n_0_[10] ,\p_scaled_power_V_2_reg_1372_reg_n_0_[9] ,\p_scaled_power_V_2_reg_1372_reg_n_0_[8] ,\p_scaled_power_V_2_reg_1372_reg_n_0_[7] ,\p_scaled_power_V_2_reg_1372_reg_n_0_[6] ,\p_scaled_power_V_2_reg_1372_reg_n_0_[5] ,\p_scaled_power_V_2_reg_1372_reg_n_0_[4] ,\p_scaled_power_V_2_reg_1372_reg_n_0_[3] ,\p_scaled_power_V_2_reg_1372_reg_n_0_[2] ,\p_scaled_power_V_2_reg_1372_reg_n_0_[1] ,\p_scaled_power_V_2_reg_1372_reg_n_0_[0] }),
        .\p_scaled_power_V_3_reg_1392_reg[0] (p_scaled_power_V_3_reg_1392),
        .\p_scaled_power_V_3_reg_1392_reg[14] ({\p_scaled_power_V_3_reg_1392_reg_n_0_[14] ,\p_scaled_power_V_3_reg_1392_reg_n_0_[13] ,\p_scaled_power_V_3_reg_1392_reg_n_0_[12] ,\p_scaled_power_V_3_reg_1392_reg_n_0_[11] ,\p_scaled_power_V_3_reg_1392_reg_n_0_[10] ,\p_scaled_power_V_3_reg_1392_reg_n_0_[9] ,\p_scaled_power_V_3_reg_1392_reg_n_0_[8] ,\p_scaled_power_V_3_reg_1392_reg_n_0_[7] ,\p_scaled_power_V_3_reg_1392_reg_n_0_[6] ,\p_scaled_power_V_3_reg_1392_reg_n_0_[5] ,\p_scaled_power_V_3_reg_1392_reg_n_0_[4] ,\p_scaled_power_V_3_reg_1392_reg_n_0_[3] ,\p_scaled_power_V_3_reg_1392_reg_n_0_[2] ,\p_scaled_power_V_3_reg_1392_reg_n_0_[1] ,\p_scaled_power_V_3_reg_1392_reg_n_0_[0] }),
        .\p_scaled_power_V_4_reg_1336_reg[0] (p_scaled_power_V_4_reg_1336),
        .\p_scaled_power_V_4_reg_1336_reg[14] ({\p_scaled_power_V_4_reg_1336_reg_n_0_[14] ,\p_scaled_power_V_4_reg_1336_reg_n_0_[13] ,\p_scaled_power_V_4_reg_1336_reg_n_0_[12] ,\p_scaled_power_V_4_reg_1336_reg_n_0_[11] ,\p_scaled_power_V_4_reg_1336_reg_n_0_[10] ,\p_scaled_power_V_4_reg_1336_reg_n_0_[9] ,\p_scaled_power_V_4_reg_1336_reg_n_0_[8] ,\p_scaled_power_V_4_reg_1336_reg_n_0_[7] ,\p_scaled_power_V_4_reg_1336_reg_n_0_[6] ,\p_scaled_power_V_4_reg_1336_reg_n_0_[5] ,\p_scaled_power_V_4_reg_1336_reg_n_0_[4] ,\p_scaled_power_V_4_reg_1336_reg_n_0_[3] ,\p_scaled_power_V_4_reg_1336_reg_n_0_[2] ,\p_scaled_power_V_4_reg_1336_reg_n_0_[1] ,\p_scaled_power_V_4_reg_1336_reg_n_0_[0] }),
        .\p_scaled_power_V_5_reg_1407_reg[0] (p_scaled_power_V_5_reg_1407),
        .\p_scaled_power_V_5_reg_1407_reg[14] ({\p_scaled_power_V_5_reg_1407_reg_n_0_[14] ,\p_scaled_power_V_5_reg_1407_reg_n_0_[13] ,\p_scaled_power_V_5_reg_1407_reg_n_0_[12] ,\p_scaled_power_V_5_reg_1407_reg_n_0_[11] ,\p_scaled_power_V_5_reg_1407_reg_n_0_[10] ,\p_scaled_power_V_5_reg_1407_reg_n_0_[9] ,\p_scaled_power_V_5_reg_1407_reg_n_0_[8] ,\p_scaled_power_V_5_reg_1407_reg_n_0_[7] ,\p_scaled_power_V_5_reg_1407_reg_n_0_[6] ,\p_scaled_power_V_5_reg_1407_reg_n_0_[5] ,\p_scaled_power_V_5_reg_1407_reg_n_0_[4] ,\p_scaled_power_V_5_reg_1407_reg_n_0_[3] ,\p_scaled_power_V_5_reg_1407_reg_n_0_[2] ,\p_scaled_power_V_5_reg_1407_reg_n_0_[1] ,\p_scaled_power_V_5_reg_1407_reg_n_0_[0] }),
        .\p_scaled_power_V_reg_1346_reg[14] ({\p_scaled_power_V_reg_1346_reg_n_0_[14] ,\p_scaled_power_V_reg_1346_reg_n_0_[13] ,\p_scaled_power_V_reg_1346_reg_n_0_[12] ,\p_scaled_power_V_reg_1346_reg_n_0_[11] ,\p_scaled_power_V_reg_1346_reg_n_0_[10] ,\p_scaled_power_V_reg_1346_reg_n_0_[9] ,\p_scaled_power_V_reg_1346_reg_n_0_[8] ,\p_scaled_power_V_reg_1346_reg_n_0_[7] ,\p_scaled_power_V_reg_1346_reg_n_0_[6] ,\p_scaled_power_V_reg_1346_reg_n_0_[5] ,\p_scaled_power_V_reg_1346_reg_n_0_[4] ,\p_scaled_power_V_reg_1346_reg_n_0_[3] ,\p_scaled_power_V_reg_1346_reg_n_0_[2] ,\p_scaled_power_V_reg_1346_reg_n_0_[1] ,\p_scaled_power_V_reg_1346_reg_n_0_[0] }),
        .\r_V_tr_1_tr_reg_1022_reg[26] (mixer_m_V_m_axi_U_n_14),
        .\r_V_tr_2_tr_reg_1110_reg[0] (mixer_m_V_m_axi_U_n_13),
        .regs_in_V_ce0(regs_in_V_ce0),
        .\tmp_12_reg_1168_reg[0] (tmp_12_reg_11680),
        .\tmp_13_reg_1163_reg[25] (mixer_m_V_m_axi_U_n_75),
        .tmp_16_reg_1274(tmp_16_reg_1274),
        .\tmp_18_reg_1236_reg[0] (tmp_18_reg_12360),
        .\tmp_19_reg_1214_reg[25] (mixer_m_V_m_axi_U_n_76),
        .tmp_22_reg_1356(tmp_22_reg_1356),
        .\tmp_24_reg_1285_reg[0] (tmp_24_reg_12850),
        .\tmp_25_reg_1246_reg[25] (mixer_m_V_m_axi_U_n_78),
        .tmp_28_reg_1382(tmp_28_reg_1382),
        .\tmp_2_reg_1204_reg[0] (tmp_2_reg_12040),
        .\tmp_31_reg_1199_reg[0] (tmp_31_reg_11990),
        .\tmp_32_reg_1178_reg[25] (mixer_m_V_m_axi_U_n_83),
        .tmp_35_reg_1295(tmp_35_reg_1295),
        .\tmp_37_reg_1341_reg[0] (tmp_37_reg_13410),
        .\tmp_38_reg_1305_reg[25] (mixer_m_V_m_axi_U_n_80),
        .tmp_41_reg_1402(tmp_41_reg_1402),
        .\tmp_41_reg_1402_reg[0] (mixer_m_V_m_axi_U_n_16),
        .\tmp_4_reg_1188_reg[25] (mixer_m_V_m_axi_U_n_77),
        .\tmp_5_reg_995_reg[0] (regs_in_V_ce0333_out),
        .tmp_7_reg_1315(tmp_7_reg_1315),
        .\tmp_9_reg_1017_reg[0] (tmp_9_reg_10170));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30ns_28bkb mixer_mul_30ns_28bkb_U1
       (.D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg ),
        .ap_clk(ap_clk),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0({tmp_11_reg_1027,\r_V_tr_1_tr_reg_1022_reg_n_0_[26] ,\r_V_tr_1_tr_reg_1022_reg_n_0_[25] ,\r_V_tr_1_tr_reg_1022_reg_n_0_[24] ,\r_V_tr_1_tr_reg_1022_reg_n_0_[23] ,\r_V_tr_1_tr_reg_1022_reg_n_0_[22] ,\r_V_tr_1_tr_reg_1022_reg_n_0_[21] ,\r_V_tr_1_tr_reg_1022_reg_n_0_[20] ,\r_V_tr_1_tr_reg_1022_reg_n_0_[19] ,\r_V_tr_1_tr_reg_1022_reg_n_0_[18] ,\r_V_tr_1_tr_reg_1022_reg_n_0_[17] ,\r_V_tr_1_tr_reg_1022_reg_n_0_[16] ,\r_V_tr_1_tr_reg_1022_reg_n_0_[15] ,\r_V_tr_1_tr_reg_1022_reg_n_0_[14] ,\r_V_tr_1_tr_reg_1022_reg_n_0_[13] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe mixer_mul_31ns_29dEe_U3
       (.D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ),
        .ap_clk(ap_clk),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0({tmp_reg_1079,r_V_tr_0_tr_reg_1074}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_0 mixer_mul_31ns_29dEe_U4
       (.D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 ),
        .ap_clk(ap_clk),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0({tmp_17_reg_1115,r_V_tr_2_tr_reg_1110}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_1 mixer_mul_31ns_29dEe_U5
       (.D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 ),
        .ap_clk(ap_clk),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0({tmp_23_reg_1126,r_V_tr_3_tr_reg_1121}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_2 mixer_mul_31ns_29dEe_U6
       (.D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 ),
        .ap_clk(ap_clk),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0({tmp_36_reg_1137,r_V_tr_5_tr_reg_1132}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_32ns_28cud mixer_mul_32ns_28cud_U2
       (.D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg ),
        .ap_clk(ap_clk),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0({tmp_30_reg_1061,tmp_29_fu_363_p3}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14nfYi mixer_mul_mul_14nfYi_U8
       (.D(grp_fu_969_p2),
        .Q(OP1_V_1_cast_reg_989),
        .ap_clk(ap_clk),
        .grp_fu_969_ce(grp_fu_969_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14seOg mixer_mul_mul_14seOg_U7
       (.D(grp_fu_963_p2),
        .Q(tmp_12_cast_fu_266_p1),
        .ap_clk(ap_clk),
        .grp_fu_963_ce(grp_fu_963_ce));
  FDRE \mul1_reg_1183_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [0]),
        .Q(mul1_reg_1183[0]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [10]),
        .Q(mul1_reg_1183[10]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [11]),
        .Q(mul1_reg_1183[11]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [12]),
        .Q(mul1_reg_1183[12]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [13]),
        .Q(mul1_reg_1183[13]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [14]),
        .Q(mul1_reg_1183[14]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [15]),
        .Q(mul1_reg_1183[15]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [16]),
        .Q(mul1_reg_1183[16]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [17]),
        .Q(mul1_reg_1183[17]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [18]),
        .Q(mul1_reg_1183[18]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [19]),
        .Q(mul1_reg_1183[19]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [1]),
        .Q(mul1_reg_1183[1]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [20]),
        .Q(mul1_reg_1183[20]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [21]),
        .Q(mul1_reg_1183[21]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [22]),
        .Q(mul1_reg_1183[22]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [23]),
        .Q(mul1_reg_1183[23]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [24]),
        .Q(mul1_reg_1183[24]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [25]),
        .Q(mul1_reg_1183[25]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [26]),
        .Q(mul1_reg_1183[26]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [27]),
        .Q(mul1_reg_1183[27]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[28] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [28]),
        .Q(mul1_reg_1183[28]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[29] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [29]),
        .Q(mul1_reg_1183[29]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [2]),
        .Q(mul1_reg_1183[2]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[30] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [30]),
        .Q(mul1_reg_1183[30]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[31] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [31]),
        .Q(mul1_reg_1183[31]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[32] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [32]),
        .Q(mul1_reg_1183[32]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[33] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [33]),
        .Q(mul1_reg_1183[33]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[34] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [34]),
        .Q(mul1_reg_1183[34]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[35] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [35]),
        .Q(mul1_reg_1183[35]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[36] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [36]),
        .Q(mul1_reg_1183[36]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[37] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [37]),
        .Q(mul1_reg_1183[37]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[38] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [38]),
        .Q(mul1_reg_1183[38]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[39] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [39]),
        .Q(mul1_reg_1183[39]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [3]),
        .Q(mul1_reg_1183[3]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[40] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [40]),
        .Q(mul1_reg_1183[40]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[41] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [41]),
        .Q(mul1_reg_1183[41]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[42] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [42]),
        .Q(mul1_reg_1183[42]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[43] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [43]),
        .Q(mul1_reg_1183[43]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[44] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [44]),
        .Q(mul1_reg_1183[44]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[45] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [45]),
        .Q(mul1_reg_1183[45]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[46] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [46]),
        .Q(mul1_reg_1183[46]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[47] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [47]),
        .Q(mul1_reg_1183[47]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[48] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [48]),
        .Q(mul1_reg_1183[48]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[49] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [49]),
        .Q(mul1_reg_1183[49]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [4]),
        .Q(mul1_reg_1183[4]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[50] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [50]),
        .Q(mul1_reg_1183[50]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[51] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [51]),
        .Q(mul1_reg_1183[51]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[52] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [52]),
        .Q(mul1_reg_1183[52]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[53] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [53]),
        .Q(mul1_reg_1183[53]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[54] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [54]),
        .Q(mul1_reg_1183[54]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[55] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [55]),
        .Q(mul1_reg_1183[55]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[56] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [56]),
        .Q(mul1_reg_1183[56]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[57] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [57]),
        .Q(mul1_reg_1183[57]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [5]),
        .Q(mul1_reg_1183[5]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [6]),
        .Q(mul1_reg_1183[6]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [7]),
        .Q(mul1_reg_1183[7]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [8]),
        .Q(mul1_reg_1183[8]),
        .R(1'b0));
  FDRE \mul1_reg_1183_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [9]),
        .Q(mul1_reg_1183[9]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [0]),
        .Q(mul2_reg_1158[0]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [10]),
        .Q(mul2_reg_1158[10]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [11]),
        .Q(mul2_reg_1158[11]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [12]),
        .Q(mul2_reg_1158[12]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [13]),
        .Q(mul2_reg_1158[13]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [14]),
        .Q(mul2_reg_1158[14]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [15]),
        .Q(mul2_reg_1158[15]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [16]),
        .Q(mul2_reg_1158[16]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [17]),
        .Q(mul2_reg_1158[17]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [18]),
        .Q(mul2_reg_1158[18]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [19]),
        .Q(mul2_reg_1158[19]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [1]),
        .Q(mul2_reg_1158[1]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [20]),
        .Q(mul2_reg_1158[20]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [21]),
        .Q(mul2_reg_1158[21]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [22]),
        .Q(mul2_reg_1158[22]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [23]),
        .Q(mul2_reg_1158[23]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [24]),
        .Q(mul2_reg_1158[24]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [25]),
        .Q(mul2_reg_1158[25]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [26]),
        .Q(mul2_reg_1158[26]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [27]),
        .Q(mul2_reg_1158[27]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[28] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [28]),
        .Q(mul2_reg_1158[28]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[29] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [29]),
        .Q(mul2_reg_1158[29]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [2]),
        .Q(mul2_reg_1158[2]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[30] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [30]),
        .Q(mul2_reg_1158[30]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[31] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [31]),
        .Q(mul2_reg_1158[31]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[32] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [32]),
        .Q(mul2_reg_1158[32]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[33] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [33]),
        .Q(mul2_reg_1158[33]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[34] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [34]),
        .Q(mul2_reg_1158[34]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[35] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [35]),
        .Q(mul2_reg_1158[35]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[36] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [36]),
        .Q(mul2_reg_1158[36]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[37] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [37]),
        .Q(mul2_reg_1158[37]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[38] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [38]),
        .Q(mul2_reg_1158[38]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[39] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [39]),
        .Q(mul2_reg_1158[39]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [3]),
        .Q(mul2_reg_1158[3]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[40] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [40]),
        .Q(mul2_reg_1158[40]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[41] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [41]),
        .Q(mul2_reg_1158[41]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[42] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [42]),
        .Q(mul2_reg_1158[42]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[43] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [43]),
        .Q(mul2_reg_1158[43]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[44] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [44]),
        .Q(mul2_reg_1158[44]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[45] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [45]),
        .Q(mul2_reg_1158[45]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[46] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [46]),
        .Q(mul2_reg_1158[46]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[47] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [47]),
        .Q(mul2_reg_1158[47]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[48] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [48]),
        .Q(mul2_reg_1158[48]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[49] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [49]),
        .Q(mul2_reg_1158[49]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [4]),
        .Q(mul2_reg_1158[4]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[50] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [50]),
        .Q(mul2_reg_1158[50]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[51] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [51]),
        .Q(mul2_reg_1158[51]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[52] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [52]),
        .Q(mul2_reg_1158[52]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[53] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [53]),
        .Q(mul2_reg_1158[53]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[54] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [54]),
        .Q(mul2_reg_1158[54]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[55] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [55]),
        .Q(mul2_reg_1158[55]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[56] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [56]),
        .Q(mul2_reg_1158[56]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [5]),
        .Q(mul2_reg_1158[5]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [6]),
        .Q(mul2_reg_1158[6]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [7]),
        .Q(mul2_reg_1158[7]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [8]),
        .Q(mul2_reg_1158[8]),
        .R(1'b0));
  FDRE \mul2_reg_1158_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [9]),
        .Q(mul2_reg_1158[9]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [0]),
        .Q(mul3_reg_1173[0]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [10]),
        .Q(mul3_reg_1173[10]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [11]),
        .Q(mul3_reg_1173[11]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [12]),
        .Q(mul3_reg_1173[12]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [13]),
        .Q(mul3_reg_1173[13]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [14]),
        .Q(mul3_reg_1173[14]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [15]),
        .Q(mul3_reg_1173[15]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [16]),
        .Q(mul3_reg_1173[16]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [17]),
        .Q(mul3_reg_1173[17]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [18]),
        .Q(mul3_reg_1173[18]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [19]),
        .Q(mul3_reg_1173[19]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [1]),
        .Q(mul3_reg_1173[1]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [20]),
        .Q(mul3_reg_1173[20]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [21]),
        .Q(mul3_reg_1173[21]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [22]),
        .Q(mul3_reg_1173[22]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [23]),
        .Q(mul3_reg_1173[23]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [24]),
        .Q(mul3_reg_1173[24]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [25]),
        .Q(mul3_reg_1173[25]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [26]),
        .Q(mul3_reg_1173[26]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [27]),
        .Q(mul3_reg_1173[27]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[28] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [28]),
        .Q(mul3_reg_1173[28]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[29] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [29]),
        .Q(mul3_reg_1173[29]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [2]),
        .Q(mul3_reg_1173[2]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[30] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [30]),
        .Q(mul3_reg_1173[30]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[31] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [31]),
        .Q(mul3_reg_1173[31]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[32] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [32]),
        .Q(mul3_reg_1173[32]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[33] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [33]),
        .Q(mul3_reg_1173[33]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[34] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [34]),
        .Q(mul3_reg_1173[34]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[35] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [35]),
        .Q(mul3_reg_1173[35]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[36] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [36]),
        .Q(mul3_reg_1173[36]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[37] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [37]),
        .Q(mul3_reg_1173[37]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[38] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [38]),
        .Q(mul3_reg_1173[38]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[39] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [39]),
        .Q(mul3_reg_1173[39]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [3]),
        .Q(mul3_reg_1173[3]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[40] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [40]),
        .Q(mul3_reg_1173[40]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[41] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [41]),
        .Q(mul3_reg_1173[41]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[42] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [42]),
        .Q(mul3_reg_1173[42]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[43] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [43]),
        .Q(mul3_reg_1173[43]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[44] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [44]),
        .Q(mul3_reg_1173[44]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[45] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [45]),
        .Q(mul3_reg_1173[45]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[46] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [46]),
        .Q(mul3_reg_1173[46]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[47] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [47]),
        .Q(mul3_reg_1173[47]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[48] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [48]),
        .Q(mul3_reg_1173[48]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[49] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [49]),
        .Q(mul3_reg_1173[49]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [4]),
        .Q(mul3_reg_1173[4]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[50] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [50]),
        .Q(mul3_reg_1173[50]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[51] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [51]),
        .Q(mul3_reg_1173[51]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[52] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [52]),
        .Q(mul3_reg_1173[52]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[53] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [53]),
        .Q(mul3_reg_1173[53]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[54] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [54]),
        .Q(mul3_reg_1173[54]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[55] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [55]),
        .Q(mul3_reg_1173[55]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[56] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [56]),
        .Q(mul3_reg_1173[56]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[57] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [57]),
        .Q(mul3_reg_1173[57]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[58] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [58]),
        .Q(mul3_reg_1173[58]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [5]),
        .Q(mul3_reg_1173[5]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [6]),
        .Q(mul3_reg_1173[6]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [7]),
        .Q(mul3_reg_1173[7]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [8]),
        .Q(mul3_reg_1173[8]),
        .R(1'b0));
  FDRE \mul3_reg_1173_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [9]),
        .Q(mul3_reg_1173[9]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [0]),
        .Q(mul4_reg_1209[0]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [10]),
        .Q(mul4_reg_1209[10]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [11]),
        .Q(mul4_reg_1209[11]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [12]),
        .Q(mul4_reg_1209[12]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [13]),
        .Q(mul4_reg_1209[13]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [14]),
        .Q(mul4_reg_1209[14]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [15]),
        .Q(mul4_reg_1209[15]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [16]),
        .Q(mul4_reg_1209[16]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [17]),
        .Q(mul4_reg_1209[17]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [18]),
        .Q(mul4_reg_1209[18]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [19]),
        .Q(mul4_reg_1209[19]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [1]),
        .Q(mul4_reg_1209[1]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [20]),
        .Q(mul4_reg_1209[20]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [21]),
        .Q(mul4_reg_1209[21]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [22]),
        .Q(mul4_reg_1209[22]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [23]),
        .Q(mul4_reg_1209[23]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [24]),
        .Q(mul4_reg_1209[24]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [25]),
        .Q(mul4_reg_1209[25]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [26]),
        .Q(mul4_reg_1209[26]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [27]),
        .Q(mul4_reg_1209[27]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[28] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [28]),
        .Q(mul4_reg_1209[28]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[29] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [29]),
        .Q(mul4_reg_1209[29]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [2]),
        .Q(mul4_reg_1209[2]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[30] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [30]),
        .Q(mul4_reg_1209[30]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[31] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [31]),
        .Q(mul4_reg_1209[31]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[32] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [32]),
        .Q(mul4_reg_1209[32]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[33] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [33]),
        .Q(mul4_reg_1209[33]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[34] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [34]),
        .Q(mul4_reg_1209[34]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[35] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [35]),
        .Q(mul4_reg_1209[35]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[36] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [36]),
        .Q(mul4_reg_1209[36]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[37] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [37]),
        .Q(mul4_reg_1209[37]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[38] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [38]),
        .Q(mul4_reg_1209[38]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[39] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [39]),
        .Q(mul4_reg_1209[39]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [3]),
        .Q(mul4_reg_1209[3]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[40] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [40]),
        .Q(mul4_reg_1209[40]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[41] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [41]),
        .Q(mul4_reg_1209[41]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[42] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [42]),
        .Q(mul4_reg_1209[42]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[43] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [43]),
        .Q(mul4_reg_1209[43]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[44] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [44]),
        .Q(mul4_reg_1209[44]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[45] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [45]),
        .Q(mul4_reg_1209[45]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[46] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [46]),
        .Q(mul4_reg_1209[46]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[47] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [47]),
        .Q(mul4_reg_1209[47]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[48] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [48]),
        .Q(mul4_reg_1209[48]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[49] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [49]),
        .Q(mul4_reg_1209[49]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [4]),
        .Q(mul4_reg_1209[4]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[50] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [50]),
        .Q(mul4_reg_1209[50]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[51] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [51]),
        .Q(mul4_reg_1209[51]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[52] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [52]),
        .Q(mul4_reg_1209[52]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[53] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [53]),
        .Q(mul4_reg_1209[53]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[54] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [54]),
        .Q(mul4_reg_1209[54]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[55] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [55]),
        .Q(mul4_reg_1209[55]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[56] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [56]),
        .Q(mul4_reg_1209[56]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[57] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [57]),
        .Q(mul4_reg_1209[57]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [5]),
        .Q(mul4_reg_1209[5]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [6]),
        .Q(mul4_reg_1209[6]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [7]),
        .Q(mul4_reg_1209[7]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [8]),
        .Q(mul4_reg_1209[8]),
        .R(1'b0));
  FDRE \mul4_reg_1209_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [9]),
        .Q(mul4_reg_1209[9]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [0]),
        .Q(mul5_reg_1241[0]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [10]),
        .Q(mul5_reg_1241[10]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [11]),
        .Q(mul5_reg_1241[11]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [12]),
        .Q(mul5_reg_1241[12]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [13]),
        .Q(mul5_reg_1241[13]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [14]),
        .Q(mul5_reg_1241[14]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [15]),
        .Q(mul5_reg_1241[15]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [16]),
        .Q(mul5_reg_1241[16]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [17]),
        .Q(mul5_reg_1241[17]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [18]),
        .Q(mul5_reg_1241[18]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [19]),
        .Q(mul5_reg_1241[19]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [1]),
        .Q(mul5_reg_1241[1]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [20]),
        .Q(mul5_reg_1241[20]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [21]),
        .Q(mul5_reg_1241[21]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [22]),
        .Q(mul5_reg_1241[22]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [23]),
        .Q(mul5_reg_1241[23]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [24]),
        .Q(mul5_reg_1241[24]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [25]),
        .Q(mul5_reg_1241[25]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [26]),
        .Q(mul5_reg_1241[26]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [27]),
        .Q(mul5_reg_1241[27]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[28] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [28]),
        .Q(mul5_reg_1241[28]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[29] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [29]),
        .Q(mul5_reg_1241[29]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [2]),
        .Q(mul5_reg_1241[2]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[30] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [30]),
        .Q(mul5_reg_1241[30]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[31] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [31]),
        .Q(mul5_reg_1241[31]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[32] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [32]),
        .Q(mul5_reg_1241[32]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[33] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [33]),
        .Q(mul5_reg_1241[33]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[34] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [34]),
        .Q(mul5_reg_1241[34]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[35] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [35]),
        .Q(mul5_reg_1241[35]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[36] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [36]),
        .Q(mul5_reg_1241[36]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[37] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [37]),
        .Q(mul5_reg_1241[37]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[38] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [38]),
        .Q(mul5_reg_1241[38]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[39] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [39]),
        .Q(mul5_reg_1241[39]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [3]),
        .Q(mul5_reg_1241[3]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[40] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [40]),
        .Q(mul5_reg_1241[40]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[41] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [41]),
        .Q(mul5_reg_1241[41]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[42] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [42]),
        .Q(mul5_reg_1241[42]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[43] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [43]),
        .Q(mul5_reg_1241[43]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[44] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [44]),
        .Q(mul5_reg_1241[44]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[45] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [45]),
        .Q(mul5_reg_1241[45]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[46] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [46]),
        .Q(mul5_reg_1241[46]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[47] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [47]),
        .Q(mul5_reg_1241[47]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[48] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [48]),
        .Q(mul5_reg_1241[48]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[49] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [49]),
        .Q(mul5_reg_1241[49]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [4]),
        .Q(mul5_reg_1241[4]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[50] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [50]),
        .Q(mul5_reg_1241[50]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[51] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [51]),
        .Q(mul5_reg_1241[51]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[52] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [52]),
        .Q(mul5_reg_1241[52]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[53] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [53]),
        .Q(mul5_reg_1241[53]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[54] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [54]),
        .Q(mul5_reg_1241[54]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[55] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [55]),
        .Q(mul5_reg_1241[55]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[56] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [56]),
        .Q(mul5_reg_1241[56]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[57] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [57]),
        .Q(mul5_reg_1241[57]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [5]),
        .Q(mul5_reg_1241[5]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [6]),
        .Q(mul5_reg_1241[6]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [7]),
        .Q(mul5_reg_1241[7]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [8]),
        .Q(mul5_reg_1241[8]),
        .R(1'b0));
  FDRE \mul5_reg_1241_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [9]),
        .Q(mul5_reg_1241[9]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [0]),
        .Q(mul_reg_1300[0]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [10]),
        .Q(mul_reg_1300[10]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [11]),
        .Q(mul_reg_1300[11]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [12]),
        .Q(mul_reg_1300[12]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [13]),
        .Q(mul_reg_1300[13]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [14]),
        .Q(mul_reg_1300[14]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [15]),
        .Q(mul_reg_1300[15]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [16]),
        .Q(mul_reg_1300[16]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [17]),
        .Q(mul_reg_1300[17]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [18]),
        .Q(mul_reg_1300[18]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [19]),
        .Q(mul_reg_1300[19]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [1]),
        .Q(mul_reg_1300[1]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [20]),
        .Q(mul_reg_1300[20]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [21]),
        .Q(mul_reg_1300[21]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [22]),
        .Q(mul_reg_1300[22]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [23]),
        .Q(mul_reg_1300[23]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [24]),
        .Q(mul_reg_1300[24]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [25]),
        .Q(mul_reg_1300[25]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [26]),
        .Q(mul_reg_1300[26]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [27]),
        .Q(mul_reg_1300[27]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[28] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [28]),
        .Q(mul_reg_1300[28]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[29] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [29]),
        .Q(mul_reg_1300[29]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [2]),
        .Q(mul_reg_1300[2]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[30] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [30]),
        .Q(mul_reg_1300[30]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[31] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [31]),
        .Q(mul_reg_1300[31]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[32] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [32]),
        .Q(mul_reg_1300[32]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[33] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [33]),
        .Q(mul_reg_1300[33]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[34] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [34]),
        .Q(mul_reg_1300[34]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[35] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [35]),
        .Q(mul_reg_1300[35]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[36] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [36]),
        .Q(mul_reg_1300[36]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[37] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [37]),
        .Q(mul_reg_1300[37]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[38] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [38]),
        .Q(mul_reg_1300[38]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[39] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [39]),
        .Q(mul_reg_1300[39]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [3]),
        .Q(mul_reg_1300[3]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[40] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [40]),
        .Q(mul_reg_1300[40]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[41] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [41]),
        .Q(mul_reg_1300[41]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[42] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [42]),
        .Q(mul_reg_1300[42]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[43] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [43]),
        .Q(mul_reg_1300[43]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[44] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [44]),
        .Q(mul_reg_1300[44]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[45] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [45]),
        .Q(mul_reg_1300[45]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[46] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [46]),
        .Q(mul_reg_1300[46]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[47] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [47]),
        .Q(mul_reg_1300[47]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[48] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [48]),
        .Q(mul_reg_1300[48]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[49] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [49]),
        .Q(mul_reg_1300[49]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [4]),
        .Q(mul_reg_1300[4]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[50] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [50]),
        .Q(mul_reg_1300[50]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[51] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [51]),
        .Q(mul_reg_1300[51]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[52] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [52]),
        .Q(mul_reg_1300[52]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[53] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [53]),
        .Q(mul_reg_1300[53]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[54] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [54]),
        .Q(mul_reg_1300[54]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[55] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [55]),
        .Q(mul_reg_1300[55]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[56] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [56]),
        .Q(mul_reg_1300[56]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[57] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [57]),
        .Q(mul_reg_1300[57]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [5]),
        .Q(mul_reg_1300[5]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [6]),
        .Q(mul_reg_1300[6]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [7]),
        .Q(mul_reg_1300[7]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [8]),
        .Q(mul_reg_1300[8]),
        .R(1'b0));
  FDRE \mul_reg_1300_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [9]),
        .Q(mul_reg_1300[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1256[11]_i_3 
       (.I0(p_v_v_reg_1225[11]),
        .O(\neg_ti1_reg_1256[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1256[15]_i_2 
       (.I0(p_v_v_reg_1225[15]),
        .O(\neg_ti1_reg_1256[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1256[15]_i_3 
       (.I0(p_v_v_reg_1225[14]),
        .O(\neg_ti1_reg_1256[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1256[15]_i_4 
       (.I0(p_v_v_reg_1225[13]),
        .O(\neg_ti1_reg_1256[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1256[15]_i_5 
       (.I0(p_v_v_reg_1225[12]),
        .O(\neg_ti1_reg_1256[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1256[19]_i_2 
       (.I0(p_v_v_reg_1225[19]),
        .O(\neg_ti1_reg_1256[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1256[19]_i_3 
       (.I0(p_v_v_reg_1225[18]),
        .O(\neg_ti1_reg_1256[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1256[19]_i_4 
       (.I0(p_v_v_reg_1225[17]),
        .O(\neg_ti1_reg_1256[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1256[19]_i_5 
       (.I0(p_v_v_reg_1225[16]),
        .O(\neg_ti1_reg_1256[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1256[23]_i_2 
       (.I0(p_v_v_reg_1225[23]),
        .O(\neg_ti1_reg_1256[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1256[23]_i_3 
       (.I0(p_v_v_reg_1225[22]),
        .O(\neg_ti1_reg_1256[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1256[23]_i_4 
       (.I0(p_v_v_reg_1225[21]),
        .O(\neg_ti1_reg_1256[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1256[23]_i_5 
       (.I0(p_v_v_reg_1225[20]),
        .O(\neg_ti1_reg_1256[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1256[26]_i_3 
       (.I0(p_v_v_reg_1225[25]),
        .O(\neg_ti1_reg_1256[26]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1256[26]_i_4 
       (.I0(p_v_v_reg_1225[24]),
        .O(\neg_ti1_reg_1256[26]_i_4_n_0 ));
  FDRE \neg_ti1_reg_1256_reg[11] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12560),
        .D(neg_ti1_fu_614_p2[11]),
        .Q(neg_ti1_reg_1256[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti1_reg_1256_reg[11]_i_1 
       (.CI(\neg_ti1_reg_1256_reg[11]_i_2_n_0 ),
        .CO({\neg_ti1_reg_1256_reg[11]_i_1_n_0 ,\neg_ti1_reg_1256_reg[11]_i_1_n_1 ,\neg_ti1_reg_1256_reg[11]_i_1_n_2 ,\neg_ti1_reg_1256_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({neg_ti1_fu_614_p2[11],\NLW_neg_ti1_reg_1256_reg[11]_i_1_O_UNCONNECTED [2:0]}),
        .S({\neg_ti1_reg_1256[11]_i_3_n_0 ,\p_v_v_reg_1225_reg[10]_inv_n_0 ,\p_v_v_reg_1225_reg[9]_inv_n_0 ,\p_v_v_reg_1225_reg[8]_inv_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti1_reg_1256_reg[11]_i_2 
       (.CI(\neg_ti1_reg_1256_reg[11]_i_4_n_0 ),
        .CO({\neg_ti1_reg_1256_reg[11]_i_2_n_0 ,\neg_ti1_reg_1256_reg[11]_i_2_n_1 ,\neg_ti1_reg_1256_reg[11]_i_2_n_2 ,\neg_ti1_reg_1256_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti1_reg_1256_reg[11]_i_2_O_UNCONNECTED [3:0]),
        .S({\p_v_v_reg_1225_reg[7]_inv_n_0 ,\p_v_v_reg_1225_reg[6]_inv_n_0 ,\p_v_v_reg_1225_reg[5]_inv_n_0 ,\p_v_v_reg_1225_reg[4]_inv_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti1_reg_1256_reg[11]_i_4 
       (.CI(1'b0),
        .CO({\neg_ti1_reg_1256_reg[11]_i_4_n_0 ,\neg_ti1_reg_1256_reg[11]_i_4_n_1 ,\neg_ti1_reg_1256_reg[11]_i_4_n_2 ,\neg_ti1_reg_1256_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti1_reg_1256_reg[11]_i_4_O_UNCONNECTED [3:0]),
        .S({\p_v_v_reg_1225_reg[3]_inv_n_0 ,\p_v_v_reg_1225_reg[2]_inv_n_0 ,\p_v_v_reg_1225_reg[1]_inv_n_0 ,p_v_v_reg_1225[0]}));
  FDRE \neg_ti1_reg_1256_reg[12] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12560),
        .D(neg_ti1_fu_614_p2[12]),
        .Q(neg_ti1_reg_1256[12]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1256_reg[13] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12560),
        .D(neg_ti1_fu_614_p2[13]),
        .Q(neg_ti1_reg_1256[13]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1256_reg[14] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12560),
        .D(neg_ti1_fu_614_p2[14]),
        .Q(neg_ti1_reg_1256[14]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1256_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12560),
        .D(neg_ti1_fu_614_p2[15]),
        .Q(neg_ti1_reg_1256[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti1_reg_1256_reg[15]_i_1 
       (.CI(\neg_ti1_reg_1256_reg[11]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1256_reg[15]_i_1_n_0 ,\neg_ti1_reg_1256_reg[15]_i_1_n_1 ,\neg_ti1_reg_1256_reg[15]_i_1_n_2 ,\neg_ti1_reg_1256_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti1_fu_614_p2[15:12]),
        .S({\neg_ti1_reg_1256[15]_i_2_n_0 ,\neg_ti1_reg_1256[15]_i_3_n_0 ,\neg_ti1_reg_1256[15]_i_4_n_0 ,\neg_ti1_reg_1256[15]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1256_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12560),
        .D(neg_ti1_fu_614_p2[16]),
        .Q(neg_ti1_reg_1256[16]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1256_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12560),
        .D(neg_ti1_fu_614_p2[17]),
        .Q(neg_ti1_reg_1256[17]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1256_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12560),
        .D(neg_ti1_fu_614_p2[18]),
        .Q(neg_ti1_reg_1256[18]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1256_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12560),
        .D(neg_ti1_fu_614_p2[19]),
        .Q(neg_ti1_reg_1256[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti1_reg_1256_reg[19]_i_1 
       (.CI(\neg_ti1_reg_1256_reg[15]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1256_reg[19]_i_1_n_0 ,\neg_ti1_reg_1256_reg[19]_i_1_n_1 ,\neg_ti1_reg_1256_reg[19]_i_1_n_2 ,\neg_ti1_reg_1256_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti1_fu_614_p2[19:16]),
        .S({\neg_ti1_reg_1256[19]_i_2_n_0 ,\neg_ti1_reg_1256[19]_i_3_n_0 ,\neg_ti1_reg_1256[19]_i_4_n_0 ,\neg_ti1_reg_1256[19]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1256_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12560),
        .D(neg_ti1_fu_614_p2[20]),
        .Q(neg_ti1_reg_1256[20]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1256_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12560),
        .D(neg_ti1_fu_614_p2[21]),
        .Q(neg_ti1_reg_1256[21]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1256_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12560),
        .D(neg_ti1_fu_614_p2[22]),
        .Q(neg_ti1_reg_1256[22]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1256_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12560),
        .D(neg_ti1_fu_614_p2[23]),
        .Q(neg_ti1_reg_1256[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti1_reg_1256_reg[23]_i_1 
       (.CI(\neg_ti1_reg_1256_reg[19]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1256_reg[23]_i_1_n_0 ,\neg_ti1_reg_1256_reg[23]_i_1_n_1 ,\neg_ti1_reg_1256_reg[23]_i_1_n_2 ,\neg_ti1_reg_1256_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti1_fu_614_p2[23:20]),
        .S({\neg_ti1_reg_1256[23]_i_2_n_0 ,\neg_ti1_reg_1256[23]_i_3_n_0 ,\neg_ti1_reg_1256[23]_i_4_n_0 ,\neg_ti1_reg_1256[23]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1256_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12560),
        .D(neg_ti1_fu_614_p2[24]),
        .Q(neg_ti1_reg_1256[24]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1256_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12560),
        .D(neg_ti1_fu_614_p2[25]),
        .Q(neg_ti1_reg_1256[25]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1256_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12560),
        .D(neg_ti1_fu_614_p2[26]),
        .Q(neg_ti1_reg_1256[26]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti1_reg_1256_reg[26]_i_2 
       (.CI(\neg_ti1_reg_1256_reg[23]_i_1_n_0 ),
        .CO({\NLW_neg_ti1_reg_1256_reg[26]_i_2_CO_UNCONNECTED [3:2],\neg_ti1_reg_1256_reg[26]_i_2_n_2 ,\neg_ti1_reg_1256_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_v_v_reg_1225[25],1'b0}),
        .O({\NLW_neg_ti1_reg_1256_reg[26]_i_2_O_UNCONNECTED [3],neg_ti1_fu_614_p2[26:24]}),
        .S({1'b0,1'b1,\neg_ti1_reg_1256[26]_i_3_n_0 ,\neg_ti1_reg_1256[26]_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1231[11]_i_3 
       (.I0(p_v1_v_reg_1193[11]),
        .O(\neg_ti2_reg_1231[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1231[15]_i_2 
       (.I0(p_v1_v_reg_1193[15]),
        .O(\neg_ti2_reg_1231[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1231[15]_i_3 
       (.I0(p_v1_v_reg_1193[14]),
        .O(\neg_ti2_reg_1231[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1231[15]_i_4 
       (.I0(p_v1_v_reg_1193[13]),
        .O(\neg_ti2_reg_1231[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1231[15]_i_5 
       (.I0(p_v1_v_reg_1193[12]),
        .O(\neg_ti2_reg_1231[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1231[19]_i_2 
       (.I0(p_v1_v_reg_1193[19]),
        .O(\neg_ti2_reg_1231[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1231[19]_i_3 
       (.I0(p_v1_v_reg_1193[18]),
        .O(\neg_ti2_reg_1231[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1231[19]_i_4 
       (.I0(p_v1_v_reg_1193[17]),
        .O(\neg_ti2_reg_1231[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1231[19]_i_5 
       (.I0(p_v1_v_reg_1193[16]),
        .O(\neg_ti2_reg_1231[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1231[23]_i_2 
       (.I0(p_v1_v_reg_1193[23]),
        .O(\neg_ti2_reg_1231[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1231[23]_i_3 
       (.I0(p_v1_v_reg_1193[22]),
        .O(\neg_ti2_reg_1231[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1231[23]_i_4 
       (.I0(p_v1_v_reg_1193[21]),
        .O(\neg_ti2_reg_1231[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1231[23]_i_5 
       (.I0(p_v1_v_reg_1193[20]),
        .O(\neg_ti2_reg_1231[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1231[26]_i_3 
       (.I0(p_v1_v_reg_1193[25]),
        .O(\neg_ti2_reg_1231[26]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1231[26]_i_4 
       (.I0(p_v1_v_reg_1193[24]),
        .O(\neg_ti2_reg_1231[26]_i_4_n_0 ));
  FDRE \neg_ti2_reg_1231_reg[11] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_12310),
        .D(neg_ti2_fu_571_p2[11]),
        .Q(neg_ti2_reg_1231[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti2_reg_1231_reg[11]_i_1 
       (.CI(\neg_ti2_reg_1231_reg[11]_i_2_n_0 ),
        .CO({\neg_ti2_reg_1231_reg[11]_i_1_n_0 ,\neg_ti2_reg_1231_reg[11]_i_1_n_1 ,\neg_ti2_reg_1231_reg[11]_i_1_n_2 ,\neg_ti2_reg_1231_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({neg_ti2_fu_571_p2[11],\NLW_neg_ti2_reg_1231_reg[11]_i_1_O_UNCONNECTED [2:0]}),
        .S({\neg_ti2_reg_1231[11]_i_3_n_0 ,\p_v1_v_reg_1193_reg[10]_inv_n_0 ,\p_v1_v_reg_1193_reg[9]_inv_n_0 ,\p_v1_v_reg_1193_reg[8]_inv_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti2_reg_1231_reg[11]_i_2 
       (.CI(\neg_ti2_reg_1231_reg[11]_i_4_n_0 ),
        .CO({\neg_ti2_reg_1231_reg[11]_i_2_n_0 ,\neg_ti2_reg_1231_reg[11]_i_2_n_1 ,\neg_ti2_reg_1231_reg[11]_i_2_n_2 ,\neg_ti2_reg_1231_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti2_reg_1231_reg[11]_i_2_O_UNCONNECTED [3:0]),
        .S({\p_v1_v_reg_1193_reg[7]_inv_n_0 ,\p_v1_v_reg_1193_reg[6]_inv_n_0 ,\p_v1_v_reg_1193_reg[5]_inv_n_0 ,\p_v1_v_reg_1193_reg[4]_inv_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti2_reg_1231_reg[11]_i_4 
       (.CI(1'b0),
        .CO({\neg_ti2_reg_1231_reg[11]_i_4_n_0 ,\neg_ti2_reg_1231_reg[11]_i_4_n_1 ,\neg_ti2_reg_1231_reg[11]_i_4_n_2 ,\neg_ti2_reg_1231_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti2_reg_1231_reg[11]_i_4_O_UNCONNECTED [3:0]),
        .S({\p_v1_v_reg_1193_reg[3]_inv_n_0 ,\p_v1_v_reg_1193_reg[2]_inv_n_0 ,\p_v1_v_reg_1193_reg[1]_inv_n_0 ,p_v1_v_reg_1193[0]}));
  FDRE \neg_ti2_reg_1231_reg[12] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_12310),
        .D(neg_ti2_fu_571_p2[12]),
        .Q(neg_ti2_reg_1231[12]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1231_reg[13] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_12310),
        .D(neg_ti2_fu_571_p2[13]),
        .Q(neg_ti2_reg_1231[13]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1231_reg[14] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_12310),
        .D(neg_ti2_fu_571_p2[14]),
        .Q(neg_ti2_reg_1231[14]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1231_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_12310),
        .D(neg_ti2_fu_571_p2[15]),
        .Q(neg_ti2_reg_1231[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti2_reg_1231_reg[15]_i_1 
       (.CI(\neg_ti2_reg_1231_reg[11]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1231_reg[15]_i_1_n_0 ,\neg_ti2_reg_1231_reg[15]_i_1_n_1 ,\neg_ti2_reg_1231_reg[15]_i_1_n_2 ,\neg_ti2_reg_1231_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti2_fu_571_p2[15:12]),
        .S({\neg_ti2_reg_1231[15]_i_2_n_0 ,\neg_ti2_reg_1231[15]_i_3_n_0 ,\neg_ti2_reg_1231[15]_i_4_n_0 ,\neg_ti2_reg_1231[15]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1231_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_12310),
        .D(neg_ti2_fu_571_p2[16]),
        .Q(neg_ti2_reg_1231[16]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1231_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_12310),
        .D(neg_ti2_fu_571_p2[17]),
        .Q(neg_ti2_reg_1231[17]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1231_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_12310),
        .D(neg_ti2_fu_571_p2[18]),
        .Q(neg_ti2_reg_1231[18]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1231_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_12310),
        .D(neg_ti2_fu_571_p2[19]),
        .Q(neg_ti2_reg_1231[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti2_reg_1231_reg[19]_i_1 
       (.CI(\neg_ti2_reg_1231_reg[15]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1231_reg[19]_i_1_n_0 ,\neg_ti2_reg_1231_reg[19]_i_1_n_1 ,\neg_ti2_reg_1231_reg[19]_i_1_n_2 ,\neg_ti2_reg_1231_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti2_fu_571_p2[19:16]),
        .S({\neg_ti2_reg_1231[19]_i_2_n_0 ,\neg_ti2_reg_1231[19]_i_3_n_0 ,\neg_ti2_reg_1231[19]_i_4_n_0 ,\neg_ti2_reg_1231[19]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1231_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_12310),
        .D(neg_ti2_fu_571_p2[20]),
        .Q(neg_ti2_reg_1231[20]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1231_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_12310),
        .D(neg_ti2_fu_571_p2[21]),
        .Q(neg_ti2_reg_1231[21]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1231_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_12310),
        .D(neg_ti2_fu_571_p2[22]),
        .Q(neg_ti2_reg_1231[22]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1231_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_12310),
        .D(neg_ti2_fu_571_p2[23]),
        .Q(neg_ti2_reg_1231[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti2_reg_1231_reg[23]_i_1 
       (.CI(\neg_ti2_reg_1231_reg[19]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1231_reg[23]_i_1_n_0 ,\neg_ti2_reg_1231_reg[23]_i_1_n_1 ,\neg_ti2_reg_1231_reg[23]_i_1_n_2 ,\neg_ti2_reg_1231_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti2_fu_571_p2[23:20]),
        .S({\neg_ti2_reg_1231[23]_i_2_n_0 ,\neg_ti2_reg_1231[23]_i_3_n_0 ,\neg_ti2_reg_1231[23]_i_4_n_0 ,\neg_ti2_reg_1231[23]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1231_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_12310),
        .D(neg_ti2_fu_571_p2[24]),
        .Q(neg_ti2_reg_1231[24]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1231_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_12310),
        .D(neg_ti2_fu_571_p2[25]),
        .Q(neg_ti2_reg_1231[25]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1231_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_12310),
        .D(neg_ti2_fu_571_p2[26]),
        .Q(neg_ti2_reg_1231[26]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti2_reg_1231_reg[26]_i_2 
       (.CI(\neg_ti2_reg_1231_reg[23]_i_1_n_0 ),
        .CO({\NLW_neg_ti2_reg_1231_reg[26]_i_2_CO_UNCONNECTED [3:2],\neg_ti2_reg_1231_reg[26]_i_2_n_2 ,\neg_ti2_reg_1231_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_v1_v_reg_1193[25],1'b0}),
        .O({\NLW_neg_ti2_reg_1231_reg[26]_i_2_O_UNCONNECTED [3],neg_ti2_fu_571_p2[26:24]}),
        .S({1'b0,1'b1,\neg_ti2_reg_1231[26]_i_3_n_0 ,\neg_ti2_reg_1231[26]_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1325[11]_i_3 
       (.I0(p_v2_v_reg_1279[11]),
        .O(\neg_ti3_reg_1325[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1325[15]_i_2 
       (.I0(p_v2_v_reg_1279[15]),
        .O(\neg_ti3_reg_1325[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1325[15]_i_3 
       (.I0(p_v2_v_reg_1279[14]),
        .O(\neg_ti3_reg_1325[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1325[15]_i_4 
       (.I0(p_v2_v_reg_1279[13]),
        .O(\neg_ti3_reg_1325[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1325[15]_i_5 
       (.I0(p_v2_v_reg_1279[12]),
        .O(\neg_ti3_reg_1325[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1325[19]_i_2 
       (.I0(p_v2_v_reg_1279[19]),
        .O(\neg_ti3_reg_1325[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1325[19]_i_3 
       (.I0(p_v2_v_reg_1279[18]),
        .O(\neg_ti3_reg_1325[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1325[19]_i_4 
       (.I0(p_v2_v_reg_1279[17]),
        .O(\neg_ti3_reg_1325[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1325[19]_i_5 
       (.I0(p_v2_v_reg_1279[16]),
        .O(\neg_ti3_reg_1325[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1325[23]_i_2 
       (.I0(p_v2_v_reg_1279[23]),
        .O(\neg_ti3_reg_1325[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1325[23]_i_3 
       (.I0(p_v2_v_reg_1279[22]),
        .O(\neg_ti3_reg_1325[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1325[23]_i_4 
       (.I0(p_v2_v_reg_1279[21]),
        .O(\neg_ti3_reg_1325[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1325[23]_i_5 
       (.I0(p_v2_v_reg_1279[20]),
        .O(\neg_ti3_reg_1325[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1325[26]_i_3 
       (.I0(p_v2_v_reg_1279[25]),
        .O(\neg_ti3_reg_1325[26]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1325[26]_i_4 
       (.I0(p_v2_v_reg_1279[24]),
        .O(\neg_ti3_reg_1325[26]_i_4_n_0 ));
  FDRE \neg_ti3_reg_1325_reg[11] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_13250),
        .D(neg_ti3_fu_764_p2[11]),
        .Q(neg_ti3_reg_1325[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti3_reg_1325_reg[11]_i_1 
       (.CI(\neg_ti3_reg_1325_reg[11]_i_2_n_0 ),
        .CO({\neg_ti3_reg_1325_reg[11]_i_1_n_0 ,\neg_ti3_reg_1325_reg[11]_i_1_n_1 ,\neg_ti3_reg_1325_reg[11]_i_1_n_2 ,\neg_ti3_reg_1325_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({neg_ti3_fu_764_p2[11],\NLW_neg_ti3_reg_1325_reg[11]_i_1_O_UNCONNECTED [2:0]}),
        .S({\neg_ti3_reg_1325[11]_i_3_n_0 ,\p_v2_v_reg_1279_reg[10]_inv_n_0 ,\p_v2_v_reg_1279_reg[9]_inv_n_0 ,\p_v2_v_reg_1279_reg[8]_inv_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti3_reg_1325_reg[11]_i_2 
       (.CI(\neg_ti3_reg_1325_reg[11]_i_4_n_0 ),
        .CO({\neg_ti3_reg_1325_reg[11]_i_2_n_0 ,\neg_ti3_reg_1325_reg[11]_i_2_n_1 ,\neg_ti3_reg_1325_reg[11]_i_2_n_2 ,\neg_ti3_reg_1325_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti3_reg_1325_reg[11]_i_2_O_UNCONNECTED [3:0]),
        .S({\p_v2_v_reg_1279_reg[7]_inv_n_0 ,\p_v2_v_reg_1279_reg[6]_inv_n_0 ,\p_v2_v_reg_1279_reg[5]_inv_n_0 ,\p_v2_v_reg_1279_reg[4]_inv_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti3_reg_1325_reg[11]_i_4 
       (.CI(1'b0),
        .CO({\neg_ti3_reg_1325_reg[11]_i_4_n_0 ,\neg_ti3_reg_1325_reg[11]_i_4_n_1 ,\neg_ti3_reg_1325_reg[11]_i_4_n_2 ,\neg_ti3_reg_1325_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti3_reg_1325_reg[11]_i_4_O_UNCONNECTED [3:0]),
        .S({\p_v2_v_reg_1279_reg[3]_inv_n_0 ,\p_v2_v_reg_1279_reg[2]_inv_n_0 ,\p_v2_v_reg_1279_reg[1]_inv_n_0 ,p_v2_v_reg_1279[0]}));
  FDRE \neg_ti3_reg_1325_reg[12] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_13250),
        .D(neg_ti3_fu_764_p2[12]),
        .Q(neg_ti3_reg_1325[12]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1325_reg[13] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_13250),
        .D(neg_ti3_fu_764_p2[13]),
        .Q(neg_ti3_reg_1325[13]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1325_reg[14] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_13250),
        .D(neg_ti3_fu_764_p2[14]),
        .Q(neg_ti3_reg_1325[14]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1325_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_13250),
        .D(neg_ti3_fu_764_p2[15]),
        .Q(neg_ti3_reg_1325[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti3_reg_1325_reg[15]_i_1 
       (.CI(\neg_ti3_reg_1325_reg[11]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1325_reg[15]_i_1_n_0 ,\neg_ti3_reg_1325_reg[15]_i_1_n_1 ,\neg_ti3_reg_1325_reg[15]_i_1_n_2 ,\neg_ti3_reg_1325_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti3_fu_764_p2[15:12]),
        .S({\neg_ti3_reg_1325[15]_i_2_n_0 ,\neg_ti3_reg_1325[15]_i_3_n_0 ,\neg_ti3_reg_1325[15]_i_4_n_0 ,\neg_ti3_reg_1325[15]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1325_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_13250),
        .D(neg_ti3_fu_764_p2[16]),
        .Q(neg_ti3_reg_1325[16]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1325_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_13250),
        .D(neg_ti3_fu_764_p2[17]),
        .Q(neg_ti3_reg_1325[17]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1325_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_13250),
        .D(neg_ti3_fu_764_p2[18]),
        .Q(neg_ti3_reg_1325[18]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1325_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_13250),
        .D(neg_ti3_fu_764_p2[19]),
        .Q(neg_ti3_reg_1325[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti3_reg_1325_reg[19]_i_1 
       (.CI(\neg_ti3_reg_1325_reg[15]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1325_reg[19]_i_1_n_0 ,\neg_ti3_reg_1325_reg[19]_i_1_n_1 ,\neg_ti3_reg_1325_reg[19]_i_1_n_2 ,\neg_ti3_reg_1325_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti3_fu_764_p2[19:16]),
        .S({\neg_ti3_reg_1325[19]_i_2_n_0 ,\neg_ti3_reg_1325[19]_i_3_n_0 ,\neg_ti3_reg_1325[19]_i_4_n_0 ,\neg_ti3_reg_1325[19]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1325_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_13250),
        .D(neg_ti3_fu_764_p2[20]),
        .Q(neg_ti3_reg_1325[20]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1325_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_13250),
        .D(neg_ti3_fu_764_p2[21]),
        .Q(neg_ti3_reg_1325[21]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1325_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_13250),
        .D(neg_ti3_fu_764_p2[22]),
        .Q(neg_ti3_reg_1325[22]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1325_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_13250),
        .D(neg_ti3_fu_764_p2[23]),
        .Q(neg_ti3_reg_1325[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti3_reg_1325_reg[23]_i_1 
       (.CI(\neg_ti3_reg_1325_reg[19]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1325_reg[23]_i_1_n_0 ,\neg_ti3_reg_1325_reg[23]_i_1_n_1 ,\neg_ti3_reg_1325_reg[23]_i_1_n_2 ,\neg_ti3_reg_1325_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti3_fu_764_p2[23:20]),
        .S({\neg_ti3_reg_1325[23]_i_2_n_0 ,\neg_ti3_reg_1325[23]_i_3_n_0 ,\neg_ti3_reg_1325[23]_i_4_n_0 ,\neg_ti3_reg_1325[23]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1325_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_13250),
        .D(neg_ti3_fu_764_p2[24]),
        .Q(neg_ti3_reg_1325[24]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1325_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_13250),
        .D(neg_ti3_fu_764_p2[25]),
        .Q(neg_ti3_reg_1325[25]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1325_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_13250),
        .D(neg_ti3_fu_764_p2[26]),
        .Q(neg_ti3_reg_1325[26]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti3_reg_1325_reg[26]_i_2 
       (.CI(\neg_ti3_reg_1325_reg[23]_i_1_n_0 ),
        .CO({\NLW_neg_ti3_reg_1325_reg[26]_i_2_CO_UNCONNECTED [3:2],\neg_ti3_reg_1325_reg[26]_i_2_n_2 ,\neg_ti3_reg_1325_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_v2_v_reg_1279[25],1'b0}),
        .O({\NLW_neg_ti3_reg_1325_reg[26]_i_2_O_UNCONNECTED [3],neg_ti3_fu_764_p2[26:24]}),
        .S({1'b0,1'b1,\neg_ti3_reg_1325[26]_i_3_n_0 ,\neg_ti3_reg_1325[26]_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1361[11]_i_3 
       (.I0(p_v3_v_reg_1330[11]),
        .O(\neg_ti4_reg_1361[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1361[15]_i_2 
       (.I0(p_v3_v_reg_1330[15]),
        .O(\neg_ti4_reg_1361[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1361[15]_i_3 
       (.I0(p_v3_v_reg_1330[14]),
        .O(\neg_ti4_reg_1361[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1361[15]_i_4 
       (.I0(p_v3_v_reg_1330[13]),
        .O(\neg_ti4_reg_1361[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1361[15]_i_5 
       (.I0(p_v3_v_reg_1330[12]),
        .O(\neg_ti4_reg_1361[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1361[19]_i_2 
       (.I0(p_v3_v_reg_1330[19]),
        .O(\neg_ti4_reg_1361[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1361[19]_i_3 
       (.I0(p_v3_v_reg_1330[18]),
        .O(\neg_ti4_reg_1361[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1361[19]_i_4 
       (.I0(p_v3_v_reg_1330[17]),
        .O(\neg_ti4_reg_1361[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1361[19]_i_5 
       (.I0(p_v3_v_reg_1330[16]),
        .O(\neg_ti4_reg_1361[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1361[23]_i_2 
       (.I0(p_v3_v_reg_1330[23]),
        .O(\neg_ti4_reg_1361[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1361[23]_i_3 
       (.I0(p_v3_v_reg_1330[22]),
        .O(\neg_ti4_reg_1361[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1361[23]_i_4 
       (.I0(p_v3_v_reg_1330[21]),
        .O(\neg_ti4_reg_1361[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1361[23]_i_5 
       (.I0(p_v3_v_reg_1330[20]),
        .O(\neg_ti4_reg_1361[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1361[26]_i_3 
       (.I0(p_v3_v_reg_1330[25]),
        .O(\neg_ti4_reg_1361[26]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1361[26]_i_4 
       (.I0(p_v3_v_reg_1330[24]),
        .O(\neg_ti4_reg_1361[26]_i_4_n_0 ));
  FDRE \neg_ti4_reg_1361_reg[11] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13610),
        .D(neg_ti4_fu_837_p2[11]),
        .Q(neg_ti4_reg_1361[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti4_reg_1361_reg[11]_i_1 
       (.CI(\neg_ti4_reg_1361_reg[11]_i_2_n_0 ),
        .CO({\neg_ti4_reg_1361_reg[11]_i_1_n_0 ,\neg_ti4_reg_1361_reg[11]_i_1_n_1 ,\neg_ti4_reg_1361_reg[11]_i_1_n_2 ,\neg_ti4_reg_1361_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({neg_ti4_fu_837_p2[11],\NLW_neg_ti4_reg_1361_reg[11]_i_1_O_UNCONNECTED [2:0]}),
        .S({\neg_ti4_reg_1361[11]_i_3_n_0 ,\p_v3_v_reg_1330_reg[10]_inv_n_0 ,\p_v3_v_reg_1330_reg[9]_inv_n_0 ,\p_v3_v_reg_1330_reg[8]_inv_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti4_reg_1361_reg[11]_i_2 
       (.CI(\neg_ti4_reg_1361_reg[11]_i_4_n_0 ),
        .CO({\neg_ti4_reg_1361_reg[11]_i_2_n_0 ,\neg_ti4_reg_1361_reg[11]_i_2_n_1 ,\neg_ti4_reg_1361_reg[11]_i_2_n_2 ,\neg_ti4_reg_1361_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti4_reg_1361_reg[11]_i_2_O_UNCONNECTED [3:0]),
        .S({\p_v3_v_reg_1330_reg[7]_inv_n_0 ,\p_v3_v_reg_1330_reg[6]_inv_n_0 ,\p_v3_v_reg_1330_reg[5]_inv_n_0 ,\p_v3_v_reg_1330_reg[4]_inv_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti4_reg_1361_reg[11]_i_4 
       (.CI(1'b0),
        .CO({\neg_ti4_reg_1361_reg[11]_i_4_n_0 ,\neg_ti4_reg_1361_reg[11]_i_4_n_1 ,\neg_ti4_reg_1361_reg[11]_i_4_n_2 ,\neg_ti4_reg_1361_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti4_reg_1361_reg[11]_i_4_O_UNCONNECTED [3:0]),
        .S({\p_v3_v_reg_1330_reg[3]_inv_n_0 ,\p_v3_v_reg_1330_reg[2]_inv_n_0 ,\p_v3_v_reg_1330_reg[1]_inv_n_0 ,p_v3_v_reg_1330[0]}));
  FDRE \neg_ti4_reg_1361_reg[12] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13610),
        .D(neg_ti4_fu_837_p2[12]),
        .Q(neg_ti4_reg_1361[12]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1361_reg[13] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13610),
        .D(neg_ti4_fu_837_p2[13]),
        .Q(neg_ti4_reg_1361[13]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1361_reg[14] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13610),
        .D(neg_ti4_fu_837_p2[14]),
        .Q(neg_ti4_reg_1361[14]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1361_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13610),
        .D(neg_ti4_fu_837_p2[15]),
        .Q(neg_ti4_reg_1361[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti4_reg_1361_reg[15]_i_1 
       (.CI(\neg_ti4_reg_1361_reg[11]_i_1_n_0 ),
        .CO({\neg_ti4_reg_1361_reg[15]_i_1_n_0 ,\neg_ti4_reg_1361_reg[15]_i_1_n_1 ,\neg_ti4_reg_1361_reg[15]_i_1_n_2 ,\neg_ti4_reg_1361_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti4_fu_837_p2[15:12]),
        .S({\neg_ti4_reg_1361[15]_i_2_n_0 ,\neg_ti4_reg_1361[15]_i_3_n_0 ,\neg_ti4_reg_1361[15]_i_4_n_0 ,\neg_ti4_reg_1361[15]_i_5_n_0 }));
  FDRE \neg_ti4_reg_1361_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13610),
        .D(neg_ti4_fu_837_p2[16]),
        .Q(neg_ti4_reg_1361[16]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1361_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13610),
        .D(neg_ti4_fu_837_p2[17]),
        .Q(neg_ti4_reg_1361[17]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1361_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13610),
        .D(neg_ti4_fu_837_p2[18]),
        .Q(neg_ti4_reg_1361[18]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1361_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13610),
        .D(neg_ti4_fu_837_p2[19]),
        .Q(neg_ti4_reg_1361[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti4_reg_1361_reg[19]_i_1 
       (.CI(\neg_ti4_reg_1361_reg[15]_i_1_n_0 ),
        .CO({\neg_ti4_reg_1361_reg[19]_i_1_n_0 ,\neg_ti4_reg_1361_reg[19]_i_1_n_1 ,\neg_ti4_reg_1361_reg[19]_i_1_n_2 ,\neg_ti4_reg_1361_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti4_fu_837_p2[19:16]),
        .S({\neg_ti4_reg_1361[19]_i_2_n_0 ,\neg_ti4_reg_1361[19]_i_3_n_0 ,\neg_ti4_reg_1361[19]_i_4_n_0 ,\neg_ti4_reg_1361[19]_i_5_n_0 }));
  FDRE \neg_ti4_reg_1361_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13610),
        .D(neg_ti4_fu_837_p2[20]),
        .Q(neg_ti4_reg_1361[20]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1361_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13610),
        .D(neg_ti4_fu_837_p2[21]),
        .Q(neg_ti4_reg_1361[21]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1361_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13610),
        .D(neg_ti4_fu_837_p2[22]),
        .Q(neg_ti4_reg_1361[22]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1361_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13610),
        .D(neg_ti4_fu_837_p2[23]),
        .Q(neg_ti4_reg_1361[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti4_reg_1361_reg[23]_i_1 
       (.CI(\neg_ti4_reg_1361_reg[19]_i_1_n_0 ),
        .CO({\neg_ti4_reg_1361_reg[23]_i_1_n_0 ,\neg_ti4_reg_1361_reg[23]_i_1_n_1 ,\neg_ti4_reg_1361_reg[23]_i_1_n_2 ,\neg_ti4_reg_1361_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti4_fu_837_p2[23:20]),
        .S({\neg_ti4_reg_1361[23]_i_2_n_0 ,\neg_ti4_reg_1361[23]_i_3_n_0 ,\neg_ti4_reg_1361[23]_i_4_n_0 ,\neg_ti4_reg_1361[23]_i_5_n_0 }));
  FDRE \neg_ti4_reg_1361_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13610),
        .D(neg_ti4_fu_837_p2[24]),
        .Q(neg_ti4_reg_1361[24]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1361_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13610),
        .D(neg_ti4_fu_837_p2[25]),
        .Q(neg_ti4_reg_1361[25]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1361_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13610),
        .D(neg_ti4_fu_837_p2[26]),
        .Q(neg_ti4_reg_1361[26]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti4_reg_1361_reg[26]_i_2 
       (.CI(\neg_ti4_reg_1361_reg[23]_i_1_n_0 ),
        .CO({\NLW_neg_ti4_reg_1361_reg[26]_i_2_CO_UNCONNECTED [3:2],\neg_ti4_reg_1361_reg[26]_i_2_n_2 ,\neg_ti4_reg_1361_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_v3_v_reg_1330[25],1'b0}),
        .O({\NLW_neg_ti4_reg_1361_reg[26]_i_2_O_UNCONNECTED [3],neg_ti4_fu_837_p2[26:24]}),
        .S({1'b0,1'b1,\neg_ti4_reg_1361[26]_i_3_n_0 ,\neg_ti4_reg_1361[26]_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1251[11]_i_3 
       (.I0(p_v4_v_reg_1219[11]),
        .O(\neg_ti9_reg_1251[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1251[15]_i_2 
       (.I0(p_v4_v_reg_1219[15]),
        .O(\neg_ti9_reg_1251[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1251[15]_i_3 
       (.I0(p_v4_v_reg_1219[14]),
        .O(\neg_ti9_reg_1251[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1251[15]_i_4 
       (.I0(p_v4_v_reg_1219[13]),
        .O(\neg_ti9_reg_1251[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1251[15]_i_5 
       (.I0(p_v4_v_reg_1219[12]),
        .O(\neg_ti9_reg_1251[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1251[19]_i_2 
       (.I0(p_v4_v_reg_1219[19]),
        .O(\neg_ti9_reg_1251[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1251[19]_i_3 
       (.I0(p_v4_v_reg_1219[18]),
        .O(\neg_ti9_reg_1251[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1251[19]_i_4 
       (.I0(p_v4_v_reg_1219[17]),
        .O(\neg_ti9_reg_1251[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1251[19]_i_5 
       (.I0(p_v4_v_reg_1219[16]),
        .O(\neg_ti9_reg_1251[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1251[23]_i_2 
       (.I0(p_v4_v_reg_1219[23]),
        .O(\neg_ti9_reg_1251[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1251[23]_i_3 
       (.I0(p_v4_v_reg_1219[22]),
        .O(\neg_ti9_reg_1251[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1251[23]_i_4 
       (.I0(p_v4_v_reg_1219[21]),
        .O(\neg_ti9_reg_1251[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1251[23]_i_5 
       (.I0(p_v4_v_reg_1219[20]),
        .O(\neg_ti9_reg_1251[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1251[26]_i_3 
       (.I0(p_v4_v_reg_1219[25]),
        .O(\neg_ti9_reg_1251[26]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1251[26]_i_4 
       (.I0(p_v4_v_reg_1219[24]),
        .O(\neg_ti9_reg_1251[26]_i_4_n_0 ));
  FDRE \neg_ti9_reg_1251_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_79),
        .D(neg_ti9_fu_605_p2[11]),
        .Q(neg_ti9_reg_1251[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti9_reg_1251_reg[11]_i_1 
       (.CI(\neg_ti9_reg_1251_reg[11]_i_2_n_0 ),
        .CO({\neg_ti9_reg_1251_reg[11]_i_1_n_0 ,\neg_ti9_reg_1251_reg[11]_i_1_n_1 ,\neg_ti9_reg_1251_reg[11]_i_1_n_2 ,\neg_ti9_reg_1251_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({neg_ti9_fu_605_p2[11],\NLW_neg_ti9_reg_1251_reg[11]_i_1_O_UNCONNECTED [2:0]}),
        .S({\neg_ti9_reg_1251[11]_i_3_n_0 ,\p_v4_v_reg_1219_reg[10]_inv_n_0 ,\p_v4_v_reg_1219_reg[9]_inv_n_0 ,\p_v4_v_reg_1219_reg[8]_inv_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti9_reg_1251_reg[11]_i_2 
       (.CI(\neg_ti9_reg_1251_reg[11]_i_4_n_0 ),
        .CO({\neg_ti9_reg_1251_reg[11]_i_2_n_0 ,\neg_ti9_reg_1251_reg[11]_i_2_n_1 ,\neg_ti9_reg_1251_reg[11]_i_2_n_2 ,\neg_ti9_reg_1251_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti9_reg_1251_reg[11]_i_2_O_UNCONNECTED [3:0]),
        .S({\p_v4_v_reg_1219_reg[7]_inv_n_0 ,\p_v4_v_reg_1219_reg[6]_inv_n_0 ,\p_v4_v_reg_1219_reg[5]_inv_n_0 ,\p_v4_v_reg_1219_reg[4]_inv_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti9_reg_1251_reg[11]_i_4 
       (.CI(1'b0),
        .CO({\neg_ti9_reg_1251_reg[11]_i_4_n_0 ,\neg_ti9_reg_1251_reg[11]_i_4_n_1 ,\neg_ti9_reg_1251_reg[11]_i_4_n_2 ,\neg_ti9_reg_1251_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti9_reg_1251_reg[11]_i_4_O_UNCONNECTED [3:0]),
        .S({\p_v4_v_reg_1219_reg[3]_inv_n_0 ,\p_v4_v_reg_1219_reg[2]_inv_n_0 ,\p_v4_v_reg_1219_reg[1]_inv_n_0 ,p_v4_v_reg_1219[0]}));
  FDRE \neg_ti9_reg_1251_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_79),
        .D(neg_ti9_fu_605_p2[12]),
        .Q(neg_ti9_reg_1251[12]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1251_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_79),
        .D(neg_ti9_fu_605_p2[13]),
        .Q(neg_ti9_reg_1251[13]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1251_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_79),
        .D(neg_ti9_fu_605_p2[14]),
        .Q(neg_ti9_reg_1251[14]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1251_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_79),
        .D(neg_ti9_fu_605_p2[15]),
        .Q(neg_ti9_reg_1251[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti9_reg_1251_reg[15]_i_1 
       (.CI(\neg_ti9_reg_1251_reg[11]_i_1_n_0 ),
        .CO({\neg_ti9_reg_1251_reg[15]_i_1_n_0 ,\neg_ti9_reg_1251_reg[15]_i_1_n_1 ,\neg_ti9_reg_1251_reg[15]_i_1_n_2 ,\neg_ti9_reg_1251_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti9_fu_605_p2[15:12]),
        .S({\neg_ti9_reg_1251[15]_i_2_n_0 ,\neg_ti9_reg_1251[15]_i_3_n_0 ,\neg_ti9_reg_1251[15]_i_4_n_0 ,\neg_ti9_reg_1251[15]_i_5_n_0 }));
  FDRE \neg_ti9_reg_1251_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_79),
        .D(neg_ti9_fu_605_p2[16]),
        .Q(neg_ti9_reg_1251[16]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1251_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_79),
        .D(neg_ti9_fu_605_p2[17]),
        .Q(neg_ti9_reg_1251[17]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1251_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_79),
        .D(neg_ti9_fu_605_p2[18]),
        .Q(neg_ti9_reg_1251[18]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1251_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_79),
        .D(neg_ti9_fu_605_p2[19]),
        .Q(neg_ti9_reg_1251[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti9_reg_1251_reg[19]_i_1 
       (.CI(\neg_ti9_reg_1251_reg[15]_i_1_n_0 ),
        .CO({\neg_ti9_reg_1251_reg[19]_i_1_n_0 ,\neg_ti9_reg_1251_reg[19]_i_1_n_1 ,\neg_ti9_reg_1251_reg[19]_i_1_n_2 ,\neg_ti9_reg_1251_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti9_fu_605_p2[19:16]),
        .S({\neg_ti9_reg_1251[19]_i_2_n_0 ,\neg_ti9_reg_1251[19]_i_3_n_0 ,\neg_ti9_reg_1251[19]_i_4_n_0 ,\neg_ti9_reg_1251[19]_i_5_n_0 }));
  FDRE \neg_ti9_reg_1251_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_79),
        .D(neg_ti9_fu_605_p2[20]),
        .Q(neg_ti9_reg_1251[20]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1251_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_79),
        .D(neg_ti9_fu_605_p2[21]),
        .Q(neg_ti9_reg_1251[21]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1251_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_79),
        .D(neg_ti9_fu_605_p2[22]),
        .Q(neg_ti9_reg_1251[22]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1251_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_79),
        .D(neg_ti9_fu_605_p2[23]),
        .Q(neg_ti9_reg_1251[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti9_reg_1251_reg[23]_i_1 
       (.CI(\neg_ti9_reg_1251_reg[19]_i_1_n_0 ),
        .CO({\neg_ti9_reg_1251_reg[23]_i_1_n_0 ,\neg_ti9_reg_1251_reg[23]_i_1_n_1 ,\neg_ti9_reg_1251_reg[23]_i_1_n_2 ,\neg_ti9_reg_1251_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti9_fu_605_p2[23:20]),
        .S({\neg_ti9_reg_1251[23]_i_2_n_0 ,\neg_ti9_reg_1251[23]_i_3_n_0 ,\neg_ti9_reg_1251[23]_i_4_n_0 ,\neg_ti9_reg_1251[23]_i_5_n_0 }));
  FDRE \neg_ti9_reg_1251_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_79),
        .D(neg_ti9_fu_605_p2[24]),
        .Q(neg_ti9_reg_1251[24]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1251_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_79),
        .D(neg_ti9_fu_605_p2[25]),
        .Q(neg_ti9_reg_1251[25]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1251_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_79),
        .D(neg_ti9_fu_605_p2[26]),
        .Q(neg_ti9_reg_1251[26]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti9_reg_1251_reg[26]_i_2 
       (.CI(\neg_ti9_reg_1251_reg[23]_i_1_n_0 ),
        .CO({\NLW_neg_ti9_reg_1251_reg[26]_i_2_CO_UNCONNECTED [3:2],\neg_ti9_reg_1251_reg[26]_i_2_n_2 ,\neg_ti9_reg_1251_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_v4_v_reg_1219[25],1'b0}),
        .O({\NLW_neg_ti9_reg_1251_reg[26]_i_2_O_UNCONNECTED [3],neg_ti9_fu_605_p2[26:24]}),
        .S({1'b0,1'b1,\neg_ti9_reg_1251[26]_i_3_n_0 ,\neg_ti9_reg_1251[26]_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1387[11]_i_3 
       (.I0(p_v5_v_reg_1366[11]),
        .O(\neg_ti_reg_1387[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1387[15]_i_2 
       (.I0(p_v5_v_reg_1366[15]),
        .O(\neg_ti_reg_1387[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1387[15]_i_3 
       (.I0(p_v5_v_reg_1366[14]),
        .O(\neg_ti_reg_1387[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1387[15]_i_4 
       (.I0(p_v5_v_reg_1366[13]),
        .O(\neg_ti_reg_1387[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1387[15]_i_5 
       (.I0(p_v5_v_reg_1366[12]),
        .O(\neg_ti_reg_1387[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1387[19]_i_2 
       (.I0(p_v5_v_reg_1366[19]),
        .O(\neg_ti_reg_1387[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1387[19]_i_3 
       (.I0(p_v5_v_reg_1366[18]),
        .O(\neg_ti_reg_1387[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1387[19]_i_4 
       (.I0(p_v5_v_reg_1366[17]),
        .O(\neg_ti_reg_1387[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1387[19]_i_5 
       (.I0(p_v5_v_reg_1366[16]),
        .O(\neg_ti_reg_1387[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1387[23]_i_2 
       (.I0(p_v5_v_reg_1366[23]),
        .O(\neg_ti_reg_1387[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1387[23]_i_3 
       (.I0(p_v5_v_reg_1366[22]),
        .O(\neg_ti_reg_1387[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1387[23]_i_4 
       (.I0(p_v5_v_reg_1366[21]),
        .O(\neg_ti_reg_1387[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1387[23]_i_5 
       (.I0(p_v5_v_reg_1366[20]),
        .O(\neg_ti_reg_1387[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1387[26]_i_3 
       (.I0(p_v5_v_reg_1366[25]),
        .O(\neg_ti_reg_1387[26]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1387[26]_i_4 
       (.I0(p_v5_v_reg_1366[24]),
        .O(\neg_ti_reg_1387[26]_i_4_n_0 ));
  FDRE \neg_ti_reg_1387_reg[11] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13870),
        .D(neg_ti_fu_893_p2[11]),
        .Q(neg_ti_reg_1387[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti_reg_1387_reg[11]_i_1 
       (.CI(\neg_ti_reg_1387_reg[11]_i_2_n_0 ),
        .CO({\neg_ti_reg_1387_reg[11]_i_1_n_0 ,\neg_ti_reg_1387_reg[11]_i_1_n_1 ,\neg_ti_reg_1387_reg[11]_i_1_n_2 ,\neg_ti_reg_1387_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({neg_ti_fu_893_p2[11],\NLW_neg_ti_reg_1387_reg[11]_i_1_O_UNCONNECTED [2:0]}),
        .S({\neg_ti_reg_1387[11]_i_3_n_0 ,\p_v5_v_reg_1366_reg[10]_inv_n_0 ,\p_v5_v_reg_1366_reg[9]_inv_n_0 ,\p_v5_v_reg_1366_reg[8]_inv_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti_reg_1387_reg[11]_i_2 
       (.CI(\neg_ti_reg_1387_reg[11]_i_4_n_0 ),
        .CO({\neg_ti_reg_1387_reg[11]_i_2_n_0 ,\neg_ti_reg_1387_reg[11]_i_2_n_1 ,\neg_ti_reg_1387_reg[11]_i_2_n_2 ,\neg_ti_reg_1387_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti_reg_1387_reg[11]_i_2_O_UNCONNECTED [3:0]),
        .S({\p_v5_v_reg_1366_reg[7]_inv_n_0 ,\p_v5_v_reg_1366_reg[6]_inv_n_0 ,\p_v5_v_reg_1366_reg[5]_inv_n_0 ,\p_v5_v_reg_1366_reg[4]_inv_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti_reg_1387_reg[11]_i_4 
       (.CI(1'b0),
        .CO({\neg_ti_reg_1387_reg[11]_i_4_n_0 ,\neg_ti_reg_1387_reg[11]_i_4_n_1 ,\neg_ti_reg_1387_reg[11]_i_4_n_2 ,\neg_ti_reg_1387_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti_reg_1387_reg[11]_i_4_O_UNCONNECTED [3:0]),
        .S({\p_v5_v_reg_1366_reg[3]_inv_n_0 ,\p_v5_v_reg_1366_reg[2]_inv_n_0 ,\p_v5_v_reg_1366_reg[1]_inv_n_0 ,p_v5_v_reg_1366[0]}));
  FDRE \neg_ti_reg_1387_reg[12] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13870),
        .D(neg_ti_fu_893_p2[12]),
        .Q(neg_ti_reg_1387[12]),
        .R(1'b0));
  FDRE \neg_ti_reg_1387_reg[13] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13870),
        .D(neg_ti_fu_893_p2[13]),
        .Q(neg_ti_reg_1387[13]),
        .R(1'b0));
  FDRE \neg_ti_reg_1387_reg[14] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13870),
        .D(neg_ti_fu_893_p2[14]),
        .Q(neg_ti_reg_1387[14]),
        .R(1'b0));
  FDRE \neg_ti_reg_1387_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13870),
        .D(neg_ti_fu_893_p2[15]),
        .Q(neg_ti_reg_1387[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti_reg_1387_reg[15]_i_1 
       (.CI(\neg_ti_reg_1387_reg[11]_i_1_n_0 ),
        .CO({\neg_ti_reg_1387_reg[15]_i_1_n_0 ,\neg_ti_reg_1387_reg[15]_i_1_n_1 ,\neg_ti_reg_1387_reg[15]_i_1_n_2 ,\neg_ti_reg_1387_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti_fu_893_p2[15:12]),
        .S({\neg_ti_reg_1387[15]_i_2_n_0 ,\neg_ti_reg_1387[15]_i_3_n_0 ,\neg_ti_reg_1387[15]_i_4_n_0 ,\neg_ti_reg_1387[15]_i_5_n_0 }));
  FDRE \neg_ti_reg_1387_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13870),
        .D(neg_ti_fu_893_p2[16]),
        .Q(neg_ti_reg_1387[16]),
        .R(1'b0));
  FDRE \neg_ti_reg_1387_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13870),
        .D(neg_ti_fu_893_p2[17]),
        .Q(neg_ti_reg_1387[17]),
        .R(1'b0));
  FDRE \neg_ti_reg_1387_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13870),
        .D(neg_ti_fu_893_p2[18]),
        .Q(neg_ti_reg_1387[18]),
        .R(1'b0));
  FDRE \neg_ti_reg_1387_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13870),
        .D(neg_ti_fu_893_p2[19]),
        .Q(neg_ti_reg_1387[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti_reg_1387_reg[19]_i_1 
       (.CI(\neg_ti_reg_1387_reg[15]_i_1_n_0 ),
        .CO({\neg_ti_reg_1387_reg[19]_i_1_n_0 ,\neg_ti_reg_1387_reg[19]_i_1_n_1 ,\neg_ti_reg_1387_reg[19]_i_1_n_2 ,\neg_ti_reg_1387_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti_fu_893_p2[19:16]),
        .S({\neg_ti_reg_1387[19]_i_2_n_0 ,\neg_ti_reg_1387[19]_i_3_n_0 ,\neg_ti_reg_1387[19]_i_4_n_0 ,\neg_ti_reg_1387[19]_i_5_n_0 }));
  FDRE \neg_ti_reg_1387_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13870),
        .D(neg_ti_fu_893_p2[20]),
        .Q(neg_ti_reg_1387[20]),
        .R(1'b0));
  FDRE \neg_ti_reg_1387_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13870),
        .D(neg_ti_fu_893_p2[21]),
        .Q(neg_ti_reg_1387[21]),
        .R(1'b0));
  FDRE \neg_ti_reg_1387_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13870),
        .D(neg_ti_fu_893_p2[22]),
        .Q(neg_ti_reg_1387[22]),
        .R(1'b0));
  FDRE \neg_ti_reg_1387_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13870),
        .D(neg_ti_fu_893_p2[23]),
        .Q(neg_ti_reg_1387[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti_reg_1387_reg[23]_i_1 
       (.CI(\neg_ti_reg_1387_reg[19]_i_1_n_0 ),
        .CO({\neg_ti_reg_1387_reg[23]_i_1_n_0 ,\neg_ti_reg_1387_reg[23]_i_1_n_1 ,\neg_ti_reg_1387_reg[23]_i_1_n_2 ,\neg_ti_reg_1387_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti_fu_893_p2[23:20]),
        .S({\neg_ti_reg_1387[23]_i_2_n_0 ,\neg_ti_reg_1387[23]_i_3_n_0 ,\neg_ti_reg_1387[23]_i_4_n_0 ,\neg_ti_reg_1387[23]_i_5_n_0 }));
  FDRE \neg_ti_reg_1387_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13870),
        .D(neg_ti_fu_893_p2[24]),
        .Q(neg_ti_reg_1387[24]),
        .R(1'b0));
  FDRE \neg_ti_reg_1387_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13870),
        .D(neg_ti_fu_893_p2[25]),
        .Q(neg_ti_reg_1387[25]),
        .R(1'b0));
  FDRE \neg_ti_reg_1387_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13870),
        .D(neg_ti_fu_893_p2[26]),
        .Q(neg_ti_reg_1387[26]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \neg_ti_reg_1387_reg[26]_i_2 
       (.CI(\neg_ti_reg_1387_reg[23]_i_1_n_0 ),
        .CO({\NLW_neg_ti_reg_1387_reg[26]_i_2_CO_UNCONNECTED [3:2],\neg_ti_reg_1387_reg[26]_i_2_n_2 ,\neg_ti_reg_1387_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_v5_v_reg_1366[25],1'b0}),
        .O({\NLW_neg_ti_reg_1387_reg[26]_i_2_O_UNCONNECTED [3],neg_ti_fu_893_p2[26:24]}),
        .S({1'b0,1'b1,\neg_ti_reg_1387[26]_i_3_n_0 ,\neg_ti_reg_1387[26]_i_4_n_0 }));
  FDRE \p_Val2_4_cast_reg_1033_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_12_cast_fu_266_p1[13]),
        .Q(\p_Val2_4_cast_reg_1033_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1033_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_12_cast_fu_266_p1[14]),
        .Q(\p_Val2_4_cast_reg_1033_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1033_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_12_cast_fu_266_p1[15]),
        .Q(\p_Val2_4_cast_reg_1033_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1033_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_12_cast_fu_266_p1[16]),
        .Q(\p_Val2_4_cast_reg_1033_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1033_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_12_cast_fu_266_p1[17]),
        .Q(\p_Val2_4_cast_reg_1033_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1033_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_12_cast_fu_266_p1[18]),
        .Q(\p_Val2_4_cast_reg_1033_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1033_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_12_cast_fu_266_p1[19]),
        .Q(\p_Val2_4_cast_reg_1033_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1033_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_12_cast_fu_266_p1[20]),
        .Q(\p_Val2_4_cast_reg_1033_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1033_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_12_cast_fu_266_p1[21]),
        .Q(\p_Val2_4_cast_reg_1033_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1033_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_12_cast_fu_266_p1[22]),
        .Q(\p_Val2_4_cast_reg_1033_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1033_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_12_cast_fu_266_p1[23]),
        .Q(\p_Val2_4_cast_reg_1033_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1033_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_12_cast_fu_266_p1[24]),
        .Q(\p_Val2_4_cast_reg_1033_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1033_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_12_cast_fu_266_p1[25]),
        .Q(\p_Val2_4_cast_reg_1033_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1033_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_12_cast_fu_266_p1[26]),
        .Q(p_Val2_4_cast_reg_10330),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1056[11]_i_2 
       (.I0(tmp_12_cast_fu_266_p1[24]),
        .I1(tmp_5_reg_995[11]),
        .O(\p_Val2_4_s_reg_1056[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1056[11]_i_3 
       (.I0(tmp_12_cast_fu_266_p1[23]),
        .I1(tmp_5_reg_995[10]),
        .O(\p_Val2_4_s_reg_1056[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1056[11]_i_4 
       (.I0(tmp_12_cast_fu_266_p1[22]),
        .I1(tmp_5_reg_995[9]),
        .O(\p_Val2_4_s_reg_1056[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1056[11]_i_5 
       (.I0(tmp_12_cast_fu_266_p1[21]),
        .I1(tmp_5_reg_995[8]),
        .O(\p_Val2_4_s_reg_1056[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1056[3]_i_2 
       (.I0(tmp_12_cast_fu_266_p1[16]),
        .I1(tmp_5_reg_995[3]),
        .O(\p_Val2_4_s_reg_1056[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1056[3]_i_3 
       (.I0(tmp_12_cast_fu_266_p1[15]),
        .I1(tmp_5_reg_995[2]),
        .O(\p_Val2_4_s_reg_1056[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1056[3]_i_4 
       (.I0(tmp_12_cast_fu_266_p1[14]),
        .I1(tmp_5_reg_995[1]),
        .O(\p_Val2_4_s_reg_1056[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1056[3]_i_5 
       (.I0(tmp_12_cast_fu_266_p1[13]),
        .I1(tmp_5_reg_995[0]),
        .O(\p_Val2_4_s_reg_1056[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1056[7]_i_2 
       (.I0(tmp_12_cast_fu_266_p1[20]),
        .I1(tmp_5_reg_995[7]),
        .O(\p_Val2_4_s_reg_1056[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1056[7]_i_3 
       (.I0(tmp_12_cast_fu_266_p1[19]),
        .I1(tmp_5_reg_995[6]),
        .O(\p_Val2_4_s_reg_1056[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1056[7]_i_4 
       (.I0(tmp_12_cast_fu_266_p1[18]),
        .I1(tmp_5_reg_995[5]),
        .O(\p_Val2_4_s_reg_1056[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1056[7]_i_5 
       (.I0(tmp_12_cast_fu_266_p1[17]),
        .I1(tmp_5_reg_995[4]),
        .O(\p_Val2_4_s_reg_1056[7]_i_5_n_0 ));
  FDRE \p_Val2_4_s_reg_1056_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_4_s_fu_321_p2[0]),
        .Q(tmp_29_fu_363_p3[13]),
        .R(1'b0));
  FDRE \p_Val2_4_s_reg_1056_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_4_s_fu_321_p2[10]),
        .Q(tmp_29_fu_363_p3[23]),
        .R(1'b0));
  FDRE \p_Val2_4_s_reg_1056_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_4_s_fu_321_p2[11]),
        .Q(tmp_29_fu_363_p3[24]),
        .R(1'b0));
  CARRY4 \p_Val2_4_s_reg_1056_reg[11]_i_1 
       (.CI(\p_Val2_4_s_reg_1056_reg[7]_i_1_n_0 ),
        .CO({\p_Val2_4_s_reg_1056_reg[11]_i_1_n_0 ,\p_Val2_4_s_reg_1056_reg[11]_i_1_n_1 ,\p_Val2_4_s_reg_1056_reg[11]_i_1_n_2 ,\p_Val2_4_s_reg_1056_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_12_cast_fu_266_p1[24:21]),
        .O(p_Val2_4_s_fu_321_p2[11:8]),
        .S({\p_Val2_4_s_reg_1056[11]_i_2_n_0 ,\p_Val2_4_s_reg_1056[11]_i_3_n_0 ,\p_Val2_4_s_reg_1056[11]_i_4_n_0 ,\p_Val2_4_s_reg_1056[11]_i_5_n_0 }));
  FDRE \p_Val2_4_s_reg_1056_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_4_s_fu_321_p2[12]),
        .Q(tmp_29_fu_363_p3[25]),
        .R(1'b0));
  FDRE \p_Val2_4_s_reg_1056_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_4_s_fu_321_p2[13]),
        .Q(tmp_29_fu_363_p3[26]),
        .R(1'b0));
  FDRE \p_Val2_4_s_reg_1056_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_4_s_fu_321_p2[1]),
        .Q(tmp_29_fu_363_p3[14]),
        .R(1'b0));
  FDRE \p_Val2_4_s_reg_1056_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_4_s_fu_321_p2[2]),
        .Q(tmp_29_fu_363_p3[15]),
        .R(1'b0));
  FDRE \p_Val2_4_s_reg_1056_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_4_s_fu_321_p2[3]),
        .Q(tmp_29_fu_363_p3[16]),
        .R(1'b0));
  CARRY4 \p_Val2_4_s_reg_1056_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_4_s_reg_1056_reg[3]_i_1_n_0 ,\p_Val2_4_s_reg_1056_reg[3]_i_1_n_1 ,\p_Val2_4_s_reg_1056_reg[3]_i_1_n_2 ,\p_Val2_4_s_reg_1056_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_12_cast_fu_266_p1[16:13]),
        .O(p_Val2_4_s_fu_321_p2[3:0]),
        .S({\p_Val2_4_s_reg_1056[3]_i_2_n_0 ,\p_Val2_4_s_reg_1056[3]_i_3_n_0 ,\p_Val2_4_s_reg_1056[3]_i_4_n_0 ,\p_Val2_4_s_reg_1056[3]_i_5_n_0 }));
  FDRE \p_Val2_4_s_reg_1056_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_4_s_fu_321_p2[4]),
        .Q(tmp_29_fu_363_p3[17]),
        .R(1'b0));
  FDRE \p_Val2_4_s_reg_1056_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_4_s_fu_321_p2[5]),
        .Q(tmp_29_fu_363_p3[18]),
        .R(1'b0));
  FDRE \p_Val2_4_s_reg_1056_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_4_s_fu_321_p2[6]),
        .Q(tmp_29_fu_363_p3[19]),
        .R(1'b0));
  FDRE \p_Val2_4_s_reg_1056_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_4_s_fu_321_p2[7]),
        .Q(tmp_29_fu_363_p3[20]),
        .R(1'b0));
  CARRY4 \p_Val2_4_s_reg_1056_reg[7]_i_1 
       (.CI(\p_Val2_4_s_reg_1056_reg[3]_i_1_n_0 ),
        .CO({\p_Val2_4_s_reg_1056_reg[7]_i_1_n_0 ,\p_Val2_4_s_reg_1056_reg[7]_i_1_n_1 ,\p_Val2_4_s_reg_1056_reg[7]_i_1_n_2 ,\p_Val2_4_s_reg_1056_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_12_cast_fu_266_p1[20:17]),
        .O(p_Val2_4_s_fu_321_p2[7:4]),
        .S({\p_Val2_4_s_reg_1056[7]_i_2_n_0 ,\p_Val2_4_s_reg_1056[7]_i_3_n_0 ,\p_Val2_4_s_reg_1056[7]_i_4_n_0 ,\p_Val2_4_s_reg_1056[7]_i_5_n_0 }));
  FDRE \p_Val2_4_s_reg_1056_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_4_s_fu_321_p2[8]),
        .Q(tmp_29_fu_363_p3[21]),
        .R(1'b0));
  FDRE \p_Val2_4_s_reg_1056_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_4_s_fu_321_p2[9]),
        .Q(tmp_29_fu_363_p3[22]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[0]),
        .Q(p_Val2_5_2_reg_1050[0]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[10]),
        .Q(p_Val2_5_2_reg_1050[10]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[11]),
        .Q(p_Val2_5_2_reg_1050[11]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[12]),
        .Q(p_Val2_5_2_reg_1050[12]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[13]),
        .Q(p_Val2_5_2_reg_1050[13]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[14]),
        .Q(p_Val2_5_2_reg_1050[14]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[15]),
        .Q(p_Val2_5_2_reg_1050[15]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[16]),
        .Q(p_Val2_5_2_reg_1050[16]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[17]),
        .Q(p_Val2_5_2_reg_1050[17]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[18]),
        .Q(p_Val2_5_2_reg_1050[18]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[19]),
        .Q(p_Val2_5_2_reg_1050[19]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[1]),
        .Q(p_Val2_5_2_reg_1050[1]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[20]),
        .Q(p_Val2_5_2_reg_1050[20]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[21]),
        .Q(p_Val2_5_2_reg_1050[21]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[22]),
        .Q(p_Val2_5_2_reg_1050[22]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[23]),
        .Q(p_Val2_5_2_reg_1050[23]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[24]),
        .Q(p_Val2_5_2_reg_1050[24]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[25]),
        .Q(p_Val2_5_2_reg_1050[25]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[26]),
        .Q(p_Val2_5_2_reg_1050[26]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[27]),
        .Q(p_Val2_5_2_reg_1050[27]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[2]),
        .Q(p_Val2_5_2_reg_1050[2]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[3]),
        .Q(p_Val2_5_2_reg_1050[3]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[4]),
        .Q(p_Val2_5_2_reg_1050[4]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[5]),
        .Q(p_Val2_5_2_reg_1050[5]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[6]),
        .Q(p_Val2_5_2_reg_1050[6]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[7]),
        .Q(p_Val2_5_2_reg_1050[7]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[8]),
        .Q(p_Val2_5_2_reg_1050[8]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1050_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(grp_fu_969_p2[9]),
        .Q(p_Val2_5_2_reg_1050[9]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[0]),
        .Q(p_Val2_5_reg_1006[0]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[10]),
        .Q(p_Val2_5_reg_1006[10]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[11]),
        .Q(p_Val2_5_reg_1006[11]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[12]),
        .Q(p_Val2_5_reg_1006[12]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[13]),
        .Q(p_Val2_5_reg_1006[13]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[14]),
        .Q(p_Val2_5_reg_1006[14]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[15]),
        .Q(p_Val2_5_reg_1006[15]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[16]),
        .Q(p_Val2_5_reg_1006[16]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[17]),
        .Q(p_Val2_5_reg_1006[17]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[18]),
        .Q(p_Val2_5_reg_1006[18]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[19]),
        .Q(p_Val2_5_reg_1006[19]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[1]),
        .Q(p_Val2_5_reg_1006[1]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[20]),
        .Q(p_Val2_5_reg_1006[20]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[21]),
        .Q(p_Val2_5_reg_1006[21]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[22]),
        .Q(p_Val2_5_reg_1006[22]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[23]),
        .Q(p_Val2_5_reg_1006[23]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[24]),
        .Q(p_Val2_5_reg_1006[24]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[25]),
        .Q(p_Val2_5_reg_1006[25]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[26]),
        .Q(p_Val2_5_reg_1006[26]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[27]),
        .Q(p_Val2_5_reg_1006[27]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[2]),
        .Q(p_Val2_5_reg_1006[2]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[3]),
        .Q(p_Val2_5_reg_1006[3]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[4]),
        .Q(p_Val2_5_reg_1006[4]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[5]),
        .Q(p_Val2_5_reg_1006[5]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[6]),
        .Q(p_Val2_5_reg_1006[6]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[7]),
        .Q(p_Val2_5_reg_1006[7]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[8]),
        .Q(p_Val2_5_reg_1006[8]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1006_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(grp_fu_963_p2[9]),
        .Q(p_Val2_5_reg_1006[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1085[12]_i_1 
       (.I0(p_Val2_5_2_reg_1050[12]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[12] ),
        .O(p_Val2_6_2_fu_355_p2[12]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1085[15]_i_2 
       (.I0(\p_Val2_4_cast_reg_1033_reg_n_0_[15] ),
        .I1(p_Val2_5_2_reg_1050[15]),
        .O(\p_Val2_6_2_reg_1085[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1085[15]_i_3 
       (.I0(\p_Val2_4_cast_reg_1033_reg_n_0_[14] ),
        .I1(p_Val2_5_2_reg_1050[14]),
        .O(\p_Val2_6_2_reg_1085[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1085[15]_i_4 
       (.I0(\p_Val2_4_cast_reg_1033_reg_n_0_[13] ),
        .I1(p_Val2_5_2_reg_1050[13]),
        .O(\p_Val2_6_2_reg_1085[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1085[15]_i_5 
       (.I0(p_Val2_5_2_reg_1050[12]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[12] ),
        .O(\p_Val2_6_2_reg_1085[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1085[19]_i_2 
       (.I0(\p_Val2_4_cast_reg_1033_reg_n_0_[19] ),
        .I1(p_Val2_5_2_reg_1050[19]),
        .O(\p_Val2_6_2_reg_1085[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1085[19]_i_3 
       (.I0(\p_Val2_4_cast_reg_1033_reg_n_0_[18] ),
        .I1(p_Val2_5_2_reg_1050[18]),
        .O(\p_Val2_6_2_reg_1085[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1085[19]_i_4 
       (.I0(\p_Val2_4_cast_reg_1033_reg_n_0_[17] ),
        .I1(p_Val2_5_2_reg_1050[17]),
        .O(\p_Val2_6_2_reg_1085[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1085[19]_i_5 
       (.I0(\p_Val2_4_cast_reg_1033_reg_n_0_[16] ),
        .I1(p_Val2_5_2_reg_1050[16]),
        .O(\p_Val2_6_2_reg_1085[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1085[23]_i_2 
       (.I0(\p_Val2_4_cast_reg_1033_reg_n_0_[23] ),
        .I1(p_Val2_5_2_reg_1050[23]),
        .O(\p_Val2_6_2_reg_1085[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1085[23]_i_3 
       (.I0(\p_Val2_4_cast_reg_1033_reg_n_0_[22] ),
        .I1(p_Val2_5_2_reg_1050[22]),
        .O(\p_Val2_6_2_reg_1085[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1085[23]_i_4 
       (.I0(\p_Val2_4_cast_reg_1033_reg_n_0_[21] ),
        .I1(p_Val2_5_2_reg_1050[21]),
        .O(\p_Val2_6_2_reg_1085[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1085[23]_i_5 
       (.I0(\p_Val2_4_cast_reg_1033_reg_n_0_[20] ),
        .I1(p_Val2_5_2_reg_1050[20]),
        .O(\p_Val2_6_2_reg_1085[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_2_reg_1085[27]_i_2 
       (.I0(p_Val2_4_cast_reg_10330),
        .O(\p_Val2_6_2_reg_1085[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_2_reg_1085[27]_i_3 
       (.I0(p_Val2_5_2_reg_1050[26]),
        .I1(p_Val2_5_2_reg_1050[27]),
        .O(\p_Val2_6_2_reg_1085[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1085[27]_i_4 
       (.I0(p_Val2_5_2_reg_1050[26]),
        .I1(p_Val2_4_cast_reg_10330),
        .O(\p_Val2_6_2_reg_1085[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1085[27]_i_5 
       (.I0(p_Val2_5_2_reg_1050[25]),
        .I1(p_Val2_4_cast_reg_10330),
        .O(\p_Val2_6_2_reg_1085[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1085[27]_i_6 
       (.I0(\p_Val2_4_cast_reg_1033_reg_n_0_[24] ),
        .I1(p_Val2_5_2_reg_1050[24]),
        .O(\p_Val2_6_2_reg_1085[27]_i_6_n_0 ));
  FDRE \p_Val2_6_2_reg_1085_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_5_2_reg_1050[0]),
        .Q(p_Val2_6_2_reg_1085[0]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1085_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_5_2_reg_1050[10]),
        .Q(p_Val2_6_2_reg_1085[10]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1085_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_5_2_reg_1050[11]),
        .Q(p_Val2_6_2_reg_1085[11]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1085_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_2_fu_355_p2[12]),
        .Q(p_Val2_6_2_reg_1085[12]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1085_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_2_fu_355_p2[13]),
        .Q(p_Val2_6_2_reg_1085[13]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1085_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_2_fu_355_p2[14]),
        .Q(p_Val2_6_2_reg_1085[14]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1085_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_2_fu_355_p2[15]),
        .Q(p_Val2_6_2_reg_1085[15]),
        .R(1'b0));
  CARRY4 \p_Val2_6_2_reg_1085_reg[15]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_6_2_reg_1085_reg[15]_i_1_n_0 ,\p_Val2_6_2_reg_1085_reg[15]_i_1_n_1 ,\p_Val2_6_2_reg_1085_reg[15]_i_1_n_2 ,\p_Val2_6_2_reg_1085_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_2_reg_1050[15:12]),
        .O({p_Val2_6_2_fu_355_p2[15:13],\NLW_p_Val2_6_2_reg_1085_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\p_Val2_6_2_reg_1085[15]_i_2_n_0 ,\p_Val2_6_2_reg_1085[15]_i_3_n_0 ,\p_Val2_6_2_reg_1085[15]_i_4_n_0 ,\p_Val2_6_2_reg_1085[15]_i_5_n_0 }));
  FDRE \p_Val2_6_2_reg_1085_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_2_fu_355_p2[16]),
        .Q(p_Val2_6_2_reg_1085[16]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1085_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_2_fu_355_p2[17]),
        .Q(p_Val2_6_2_reg_1085[17]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1085_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_2_fu_355_p2[18]),
        .Q(p_Val2_6_2_reg_1085[18]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1085_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_2_fu_355_p2[19]),
        .Q(p_Val2_6_2_reg_1085[19]),
        .R(1'b0));
  CARRY4 \p_Val2_6_2_reg_1085_reg[19]_i_1 
       (.CI(\p_Val2_6_2_reg_1085_reg[15]_i_1_n_0 ),
        .CO({\p_Val2_6_2_reg_1085_reg[19]_i_1_n_0 ,\p_Val2_6_2_reg_1085_reg[19]_i_1_n_1 ,\p_Val2_6_2_reg_1085_reg[19]_i_1_n_2 ,\p_Val2_6_2_reg_1085_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_2_reg_1050[19:16]),
        .O(p_Val2_6_2_fu_355_p2[19:16]),
        .S({\p_Val2_6_2_reg_1085[19]_i_2_n_0 ,\p_Val2_6_2_reg_1085[19]_i_3_n_0 ,\p_Val2_6_2_reg_1085[19]_i_4_n_0 ,\p_Val2_6_2_reg_1085[19]_i_5_n_0 }));
  FDRE \p_Val2_6_2_reg_1085_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_5_2_reg_1050[1]),
        .Q(p_Val2_6_2_reg_1085[1]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1085_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_2_fu_355_p2[20]),
        .Q(p_Val2_6_2_reg_1085[20]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1085_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_2_fu_355_p2[21]),
        .Q(p_Val2_6_2_reg_1085[21]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1085_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_2_fu_355_p2[22]),
        .Q(p_Val2_6_2_reg_1085[22]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1085_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_2_fu_355_p2[23]),
        .Q(p_Val2_6_2_reg_1085[23]),
        .R(1'b0));
  CARRY4 \p_Val2_6_2_reg_1085_reg[23]_i_1 
       (.CI(\p_Val2_6_2_reg_1085_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_6_2_reg_1085_reg[23]_i_1_n_0 ,\p_Val2_6_2_reg_1085_reg[23]_i_1_n_1 ,\p_Val2_6_2_reg_1085_reg[23]_i_1_n_2 ,\p_Val2_6_2_reg_1085_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_2_reg_1050[23:20]),
        .O(p_Val2_6_2_fu_355_p2[23:20]),
        .S({\p_Val2_6_2_reg_1085[23]_i_2_n_0 ,\p_Val2_6_2_reg_1085[23]_i_3_n_0 ,\p_Val2_6_2_reg_1085[23]_i_4_n_0 ,\p_Val2_6_2_reg_1085[23]_i_5_n_0 }));
  FDRE \p_Val2_6_2_reg_1085_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_2_fu_355_p2[24]),
        .Q(p_Val2_6_2_reg_1085[24]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1085_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_2_fu_355_p2[25]),
        .Q(p_Val2_6_2_reg_1085[25]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1085_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_2_fu_355_p2[26]),
        .Q(p_Val2_6_2_reg_1085[26]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1085_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_2_fu_355_p2[27]),
        .Q(p_Val2_6_2_reg_1085[27]),
        .R(1'b0));
  CARRY4 \p_Val2_6_2_reg_1085_reg[27]_i_1 
       (.CI(\p_Val2_6_2_reg_1085_reg[23]_i_1_n_0 ),
        .CO({\NLW_p_Val2_6_2_reg_1085_reg[27]_i_1_CO_UNCONNECTED [3],\p_Val2_6_2_reg_1085_reg[27]_i_1_n_1 ,\p_Val2_6_2_reg_1085_reg[27]_i_1_n_2 ,\p_Val2_6_2_reg_1085_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_Val2_6_2_reg_1085[27]_i_2_n_0 ,p_Val2_4_cast_reg_10330,p_Val2_5_2_reg_1050[24]}),
        .O(p_Val2_6_2_fu_355_p2[27:24]),
        .S({\p_Val2_6_2_reg_1085[27]_i_3_n_0 ,\p_Val2_6_2_reg_1085[27]_i_4_n_0 ,\p_Val2_6_2_reg_1085[27]_i_5_n_0 ,\p_Val2_6_2_reg_1085[27]_i_6_n_0 }));
  FDRE \p_Val2_6_2_reg_1085_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_5_2_reg_1050[2]),
        .Q(p_Val2_6_2_reg_1085[2]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1085_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_5_2_reg_1050[3]),
        .Q(p_Val2_6_2_reg_1085[3]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1085_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_5_2_reg_1050[4]),
        .Q(p_Val2_6_2_reg_1085[4]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1085_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_5_2_reg_1050[5]),
        .Q(p_Val2_6_2_reg_1085[5]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1085_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_5_2_reg_1050[6]),
        .Q(p_Val2_6_2_reg_1085[6]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1085_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_5_2_reg_1050[7]),
        .Q(p_Val2_6_2_reg_1085[7]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1085_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_5_2_reg_1050[8]),
        .Q(p_Val2_6_2_reg_1085[8]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1085_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_5_2_reg_1050[9]),
        .Q(p_Val2_6_2_reg_1085[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1090[11]_i_2 
       (.I0(p_Val2_5_reg_1006[11]),
        .O(\p_Val2_6_3_reg_1090[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1090[11]_i_3 
       (.I0(p_Val2_5_reg_1006[10]),
        .O(\p_Val2_6_3_reg_1090[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1090[11]_i_4 
       (.I0(p_Val2_5_reg_1006[9]),
        .O(\p_Val2_6_3_reg_1090[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1090[11]_i_5 
       (.I0(p_Val2_5_reg_1006[8]),
        .O(\p_Val2_6_3_reg_1090[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1090[15]_i_2 
       (.I0(p_Val2_5_reg_1006[15]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[15] ),
        .O(\p_Val2_6_3_reg_1090[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1090[15]_i_3 
       (.I0(p_Val2_5_reg_1006[14]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[14] ),
        .O(\p_Val2_6_3_reg_1090[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1090[15]_i_4 
       (.I0(p_Val2_5_reg_1006[13]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[13] ),
        .O(\p_Val2_6_3_reg_1090[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1090[15]_i_5 
       (.I0(p_Val2_5_reg_1006[12]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[12] ),
        .O(\p_Val2_6_3_reg_1090[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1090[19]_i_2 
       (.I0(p_Val2_5_reg_1006[19]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[19] ),
        .O(\p_Val2_6_3_reg_1090[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1090[19]_i_3 
       (.I0(p_Val2_5_reg_1006[18]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[18] ),
        .O(\p_Val2_6_3_reg_1090[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1090[19]_i_4 
       (.I0(p_Val2_5_reg_1006[17]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[17] ),
        .O(\p_Val2_6_3_reg_1090[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1090[19]_i_5 
       (.I0(p_Val2_5_reg_1006[16]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[16] ),
        .O(\p_Val2_6_3_reg_1090[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1090[23]_i_2 
       (.I0(p_Val2_5_reg_1006[23]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[23] ),
        .O(\p_Val2_6_3_reg_1090[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1090[23]_i_3 
       (.I0(p_Val2_5_reg_1006[22]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[22] ),
        .O(\p_Val2_6_3_reg_1090[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1090[23]_i_4 
       (.I0(p_Val2_5_reg_1006[21]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[21] ),
        .O(\p_Val2_6_3_reg_1090[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1090[23]_i_5 
       (.I0(p_Val2_5_reg_1006[20]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[20] ),
        .O(\p_Val2_6_3_reg_1090[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1090[27]_i_2 
       (.I0(p_Val2_5_reg_1006[26]),
        .I1(p_Val2_5_reg_1006[27]),
        .O(\p_Val2_6_3_reg_1090[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1090[27]_i_3 
       (.I0(p_Val2_4_cast_reg_10330),
        .I1(p_Val2_5_reg_1006[26]),
        .O(\p_Val2_6_3_reg_1090[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1090[27]_i_4 
       (.I0(p_Val2_4_cast_reg_10330),
        .I1(p_Val2_5_reg_1006[25]),
        .O(\p_Val2_6_3_reg_1090[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1090[27]_i_5 
       (.I0(p_Val2_5_reg_1006[24]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[24] ),
        .O(\p_Val2_6_3_reg_1090[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1090[3]_i_2 
       (.I0(p_Val2_5_reg_1006[3]),
        .O(\p_Val2_6_3_reg_1090[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1090[3]_i_3 
       (.I0(p_Val2_5_reg_1006[2]),
        .O(\p_Val2_6_3_reg_1090[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1090[3]_i_4 
       (.I0(p_Val2_5_reg_1006[1]),
        .O(\p_Val2_6_3_reg_1090[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1090[3]_i_5 
       (.I0(p_Val2_5_reg_1006[0]),
        .O(\p_Val2_6_3_reg_1090[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1090[7]_i_2 
       (.I0(p_Val2_5_reg_1006[7]),
        .O(\p_Val2_6_3_reg_1090[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1090[7]_i_3 
       (.I0(p_Val2_5_reg_1006[6]),
        .O(\p_Val2_6_3_reg_1090[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1090[7]_i_4 
       (.I0(p_Val2_5_reg_1006[5]),
        .O(\p_Val2_6_3_reg_1090[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1090[7]_i_5 
       (.I0(p_Val2_5_reg_1006[4]),
        .O(\p_Val2_6_3_reg_1090[7]_i_5_n_0 ));
  FDRE \p_Val2_6_3_reg_1090_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[0]),
        .Q(p_Val2_6_3_reg_1090[0]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1090_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[10]),
        .Q(p_Val2_6_3_reg_1090[10]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1090_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[11]),
        .Q(p_Val2_6_3_reg_1090[11]),
        .R(1'b0));
  CARRY4 \p_Val2_6_3_reg_1090_reg[11]_i_1 
       (.CI(\p_Val2_6_3_reg_1090_reg[7]_i_1_n_0 ),
        .CO({\p_Val2_6_3_reg_1090_reg[11]_i_1_n_0 ,\p_Val2_6_3_reg_1090_reg[11]_i_1_n_1 ,\p_Val2_6_3_reg_1090_reg[11]_i_1_n_2 ,\p_Val2_6_3_reg_1090_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_reg_1006[11:8]),
        .O(p_Val2_6_3_fu_359_p2[11:8]),
        .S({\p_Val2_6_3_reg_1090[11]_i_2_n_0 ,\p_Val2_6_3_reg_1090[11]_i_3_n_0 ,\p_Val2_6_3_reg_1090[11]_i_4_n_0 ,\p_Val2_6_3_reg_1090[11]_i_5_n_0 }));
  FDRE \p_Val2_6_3_reg_1090_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[12]),
        .Q(p_Val2_6_3_reg_1090[12]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1090_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[13]),
        .Q(p_Val2_6_3_reg_1090[13]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1090_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[14]),
        .Q(p_Val2_6_3_reg_1090[14]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1090_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[15]),
        .Q(p_Val2_6_3_reg_1090[15]),
        .R(1'b0));
  CARRY4 \p_Val2_6_3_reg_1090_reg[15]_i_1 
       (.CI(\p_Val2_6_3_reg_1090_reg[11]_i_1_n_0 ),
        .CO({\p_Val2_6_3_reg_1090_reg[15]_i_1_n_0 ,\p_Val2_6_3_reg_1090_reg[15]_i_1_n_1 ,\p_Val2_6_3_reg_1090_reg[15]_i_1_n_2 ,\p_Val2_6_3_reg_1090_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_reg_1006[15:12]),
        .O(p_Val2_6_3_fu_359_p2[15:12]),
        .S({\p_Val2_6_3_reg_1090[15]_i_2_n_0 ,\p_Val2_6_3_reg_1090[15]_i_3_n_0 ,\p_Val2_6_3_reg_1090[15]_i_4_n_0 ,\p_Val2_6_3_reg_1090[15]_i_5_n_0 }));
  FDRE \p_Val2_6_3_reg_1090_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[16]),
        .Q(p_Val2_6_3_reg_1090[16]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1090_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[17]),
        .Q(p_Val2_6_3_reg_1090[17]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1090_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[18]),
        .Q(p_Val2_6_3_reg_1090[18]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1090_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[19]),
        .Q(p_Val2_6_3_reg_1090[19]),
        .R(1'b0));
  CARRY4 \p_Val2_6_3_reg_1090_reg[19]_i_1 
       (.CI(\p_Val2_6_3_reg_1090_reg[15]_i_1_n_0 ),
        .CO({\p_Val2_6_3_reg_1090_reg[19]_i_1_n_0 ,\p_Val2_6_3_reg_1090_reg[19]_i_1_n_1 ,\p_Val2_6_3_reg_1090_reg[19]_i_1_n_2 ,\p_Val2_6_3_reg_1090_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_reg_1006[19:16]),
        .O(p_Val2_6_3_fu_359_p2[19:16]),
        .S({\p_Val2_6_3_reg_1090[19]_i_2_n_0 ,\p_Val2_6_3_reg_1090[19]_i_3_n_0 ,\p_Val2_6_3_reg_1090[19]_i_4_n_0 ,\p_Val2_6_3_reg_1090[19]_i_5_n_0 }));
  FDRE \p_Val2_6_3_reg_1090_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[1]),
        .Q(p_Val2_6_3_reg_1090[1]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1090_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[20]),
        .Q(p_Val2_6_3_reg_1090[20]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1090_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[21]),
        .Q(p_Val2_6_3_reg_1090[21]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1090_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[22]),
        .Q(p_Val2_6_3_reg_1090[22]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1090_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[23]),
        .Q(p_Val2_6_3_reg_1090[23]),
        .R(1'b0));
  CARRY4 \p_Val2_6_3_reg_1090_reg[23]_i_1 
       (.CI(\p_Val2_6_3_reg_1090_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_6_3_reg_1090_reg[23]_i_1_n_0 ,\p_Val2_6_3_reg_1090_reg[23]_i_1_n_1 ,\p_Val2_6_3_reg_1090_reg[23]_i_1_n_2 ,\p_Val2_6_3_reg_1090_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_reg_1006[23:20]),
        .O(p_Val2_6_3_fu_359_p2[23:20]),
        .S({\p_Val2_6_3_reg_1090[23]_i_2_n_0 ,\p_Val2_6_3_reg_1090[23]_i_3_n_0 ,\p_Val2_6_3_reg_1090[23]_i_4_n_0 ,\p_Val2_6_3_reg_1090[23]_i_5_n_0 }));
  FDRE \p_Val2_6_3_reg_1090_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[24]),
        .Q(p_Val2_6_3_reg_1090[24]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1090_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[25]),
        .Q(p_Val2_6_3_reg_1090[25]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1090_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[26]),
        .Q(p_Val2_6_3_reg_1090[26]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1090_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[27]),
        .Q(p_Val2_6_3_reg_1090[27]),
        .R(1'b0));
  CARRY4 \p_Val2_6_3_reg_1090_reg[27]_i_1 
       (.CI(\p_Val2_6_3_reg_1090_reg[23]_i_1_n_0 ),
        .CO({\NLW_p_Val2_6_3_reg_1090_reg[27]_i_1_CO_UNCONNECTED [3],\p_Val2_6_3_reg_1090_reg[27]_i_1_n_1 ,\p_Val2_6_3_reg_1090_reg[27]_i_1_n_2 ,\p_Val2_6_3_reg_1090_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_4_cast_reg_10330,p_Val2_5_reg_1006[25:24]}),
        .O(p_Val2_6_3_fu_359_p2[27:24]),
        .S({\p_Val2_6_3_reg_1090[27]_i_2_n_0 ,\p_Val2_6_3_reg_1090[27]_i_3_n_0 ,\p_Val2_6_3_reg_1090[27]_i_4_n_0 ,\p_Val2_6_3_reg_1090[27]_i_5_n_0 }));
  FDRE \p_Val2_6_3_reg_1090_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[2]),
        .Q(p_Val2_6_3_reg_1090[2]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1090_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[3]),
        .Q(p_Val2_6_3_reg_1090[3]),
        .R(1'b0));
  CARRY4 \p_Val2_6_3_reg_1090_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_6_3_reg_1090_reg[3]_i_1_n_0 ,\p_Val2_6_3_reg_1090_reg[3]_i_1_n_1 ,\p_Val2_6_3_reg_1090_reg[3]_i_1_n_2 ,\p_Val2_6_3_reg_1090_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(p_Val2_5_reg_1006[3:0]),
        .O(p_Val2_6_3_fu_359_p2[3:0]),
        .S({\p_Val2_6_3_reg_1090[3]_i_2_n_0 ,\p_Val2_6_3_reg_1090[3]_i_3_n_0 ,\p_Val2_6_3_reg_1090[3]_i_4_n_0 ,\p_Val2_6_3_reg_1090[3]_i_5_n_0 }));
  FDRE \p_Val2_6_3_reg_1090_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[4]),
        .Q(p_Val2_6_3_reg_1090[4]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1090_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[5]),
        .Q(p_Val2_6_3_reg_1090[5]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1090_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[6]),
        .Q(p_Val2_6_3_reg_1090[6]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1090_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[7]),
        .Q(p_Val2_6_3_reg_1090[7]),
        .R(1'b0));
  CARRY4 \p_Val2_6_3_reg_1090_reg[7]_i_1 
       (.CI(\p_Val2_6_3_reg_1090_reg[3]_i_1_n_0 ),
        .CO({\p_Val2_6_3_reg_1090_reg[7]_i_1_n_0 ,\p_Val2_6_3_reg_1090_reg[7]_i_1_n_1 ,\p_Val2_6_3_reg_1090_reg[7]_i_1_n_2 ,\p_Val2_6_3_reg_1090_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_reg_1006[7:4]),
        .O(p_Val2_6_3_fu_359_p2[7:4]),
        .S({\p_Val2_6_3_reg_1090[7]_i_2_n_0 ,\p_Val2_6_3_reg_1090[7]_i_3_n_0 ,\p_Val2_6_3_reg_1090[7]_i_4_n_0 ,\p_Val2_6_3_reg_1090[7]_i_5_n_0 }));
  FDRE \p_Val2_6_3_reg_1090_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[8]),
        .Q(p_Val2_6_3_reg_1090[8]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1090_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_3_fu_359_p2[9]),
        .Q(p_Val2_6_3_reg_1090[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1100[11]_i_2 
       (.I0(p_Val2_5_2_reg_1050[11]),
        .O(\p_Val2_6_5_reg_1100[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1100[11]_i_3 
       (.I0(p_Val2_5_2_reg_1050[10]),
        .O(\p_Val2_6_5_reg_1100[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1100[11]_i_4 
       (.I0(p_Val2_5_2_reg_1050[9]),
        .O(\p_Val2_6_5_reg_1100[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1100[11]_i_5 
       (.I0(p_Val2_5_2_reg_1050[8]),
        .O(\p_Val2_6_5_reg_1100[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1100[15]_i_2 
       (.I0(p_Val2_5_2_reg_1050[15]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[15] ),
        .O(\p_Val2_6_5_reg_1100[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1100[15]_i_3 
       (.I0(p_Val2_5_2_reg_1050[14]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[14] ),
        .O(\p_Val2_6_5_reg_1100[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1100[15]_i_4 
       (.I0(p_Val2_5_2_reg_1050[13]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[13] ),
        .O(\p_Val2_6_5_reg_1100[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1100[15]_i_5 
       (.I0(\p_Val2_4_cast_reg_1033_reg_n_0_[12] ),
        .I1(p_Val2_5_2_reg_1050[12]),
        .O(\p_Val2_6_5_reg_1100[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1100[19]_i_2 
       (.I0(p_Val2_5_2_reg_1050[19]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[19] ),
        .O(\p_Val2_6_5_reg_1100[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1100[19]_i_3 
       (.I0(p_Val2_5_2_reg_1050[18]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[18] ),
        .O(\p_Val2_6_5_reg_1100[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1100[19]_i_4 
       (.I0(p_Val2_5_2_reg_1050[17]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[17] ),
        .O(\p_Val2_6_5_reg_1100[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1100[19]_i_5 
       (.I0(p_Val2_5_2_reg_1050[16]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[16] ),
        .O(\p_Val2_6_5_reg_1100[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1100[23]_i_2 
       (.I0(p_Val2_5_2_reg_1050[23]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[23] ),
        .O(\p_Val2_6_5_reg_1100[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1100[23]_i_3 
       (.I0(p_Val2_5_2_reg_1050[22]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[22] ),
        .O(\p_Val2_6_5_reg_1100[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1100[23]_i_4 
       (.I0(p_Val2_5_2_reg_1050[21]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[21] ),
        .O(\p_Val2_6_5_reg_1100[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1100[23]_i_5 
       (.I0(p_Val2_5_2_reg_1050[20]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[20] ),
        .O(\p_Val2_6_5_reg_1100[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1100[27]_i_4 
       (.I0(p_Val2_5_2_reg_1050[26]),
        .I1(p_Val2_5_2_reg_1050[27]),
        .O(\p_Val2_6_5_reg_1100[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1100[27]_i_5 
       (.I0(p_Val2_4_cast_reg_10330),
        .I1(p_Val2_5_2_reg_1050[26]),
        .O(\p_Val2_6_5_reg_1100[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1100[27]_i_6 
       (.I0(p_Val2_4_cast_reg_10330),
        .I1(p_Val2_5_2_reg_1050[25]),
        .O(\p_Val2_6_5_reg_1100[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1100[27]_i_7 
       (.I0(p_Val2_5_2_reg_1050[24]),
        .I1(\p_Val2_4_cast_reg_1033_reg_n_0_[24] ),
        .O(\p_Val2_6_5_reg_1100[27]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1100[3]_i_2 
       (.I0(p_Val2_5_2_reg_1050[3]),
        .O(\p_Val2_6_5_reg_1100[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1100[3]_i_3 
       (.I0(p_Val2_5_2_reg_1050[2]),
        .O(\p_Val2_6_5_reg_1100[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1100[3]_i_4 
       (.I0(p_Val2_5_2_reg_1050[1]),
        .O(\p_Val2_6_5_reg_1100[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1100[3]_i_5 
       (.I0(p_Val2_5_2_reg_1050[0]),
        .O(\p_Val2_6_5_reg_1100[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1100[7]_i_2 
       (.I0(p_Val2_5_2_reg_1050[7]),
        .O(\p_Val2_6_5_reg_1100[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1100[7]_i_3 
       (.I0(p_Val2_5_2_reg_1050[6]),
        .O(\p_Val2_6_5_reg_1100[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1100[7]_i_4 
       (.I0(p_Val2_5_2_reg_1050[5]),
        .O(\p_Val2_6_5_reg_1100[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1100[7]_i_5 
       (.I0(p_Val2_5_2_reg_1050[4]),
        .O(\p_Val2_6_5_reg_1100[7]_i_5_n_0 ));
  FDRE \p_Val2_6_5_reg_1100_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[0]),
        .Q(p_Val2_6_5_reg_1100[0]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1100_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[10]),
        .Q(p_Val2_6_5_reg_1100[10]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1100_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[11]),
        .Q(p_Val2_6_5_reg_1100[11]),
        .R(1'b0));
  CARRY4 \p_Val2_6_5_reg_1100_reg[11]_i_1 
       (.CI(\p_Val2_6_5_reg_1100_reg[7]_i_1_n_0 ),
        .CO({\p_Val2_6_5_reg_1100_reg[11]_i_1_n_0 ,\p_Val2_6_5_reg_1100_reg[11]_i_1_n_1 ,\p_Val2_6_5_reg_1100_reg[11]_i_1_n_2 ,\p_Val2_6_5_reg_1100_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_2_reg_1050[11:8]),
        .O(p_Val2_6_5_fu_380_p2[11:8]),
        .S({\p_Val2_6_5_reg_1100[11]_i_2_n_0 ,\p_Val2_6_5_reg_1100[11]_i_3_n_0 ,\p_Val2_6_5_reg_1100[11]_i_4_n_0 ,\p_Val2_6_5_reg_1100[11]_i_5_n_0 }));
  FDRE \p_Val2_6_5_reg_1100_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[12]),
        .Q(p_Val2_6_5_reg_1100[12]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1100_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[13]),
        .Q(p_Val2_6_5_reg_1100[13]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1100_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[14]),
        .Q(p_Val2_6_5_reg_1100[14]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1100_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[15]),
        .Q(p_Val2_6_5_reg_1100[15]),
        .R(1'b0));
  CARRY4 \p_Val2_6_5_reg_1100_reg[15]_i_1 
       (.CI(\p_Val2_6_5_reg_1100_reg[11]_i_1_n_0 ),
        .CO({\p_Val2_6_5_reg_1100_reg[15]_i_1_n_0 ,\p_Val2_6_5_reg_1100_reg[15]_i_1_n_1 ,\p_Val2_6_5_reg_1100_reg[15]_i_1_n_2 ,\p_Val2_6_5_reg_1100_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_2_reg_1050[15:12]),
        .O(p_Val2_6_5_fu_380_p2[15:12]),
        .S({\p_Val2_6_5_reg_1100[15]_i_2_n_0 ,\p_Val2_6_5_reg_1100[15]_i_3_n_0 ,\p_Val2_6_5_reg_1100[15]_i_4_n_0 ,\p_Val2_6_5_reg_1100[15]_i_5_n_0 }));
  FDRE \p_Val2_6_5_reg_1100_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[16]),
        .Q(p_Val2_6_5_reg_1100[16]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1100_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[17]),
        .Q(p_Val2_6_5_reg_1100[17]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1100_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[18]),
        .Q(p_Val2_6_5_reg_1100[18]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1100_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[19]),
        .Q(p_Val2_6_5_reg_1100[19]),
        .R(1'b0));
  CARRY4 \p_Val2_6_5_reg_1100_reg[19]_i_1 
       (.CI(\p_Val2_6_5_reg_1100_reg[15]_i_1_n_0 ),
        .CO({\p_Val2_6_5_reg_1100_reg[19]_i_1_n_0 ,\p_Val2_6_5_reg_1100_reg[19]_i_1_n_1 ,\p_Val2_6_5_reg_1100_reg[19]_i_1_n_2 ,\p_Val2_6_5_reg_1100_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_2_reg_1050[19:16]),
        .O(p_Val2_6_5_fu_380_p2[19:16]),
        .S({\p_Val2_6_5_reg_1100[19]_i_2_n_0 ,\p_Val2_6_5_reg_1100[19]_i_3_n_0 ,\p_Val2_6_5_reg_1100[19]_i_4_n_0 ,\p_Val2_6_5_reg_1100[19]_i_5_n_0 }));
  FDRE \p_Val2_6_5_reg_1100_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[1]),
        .Q(p_Val2_6_5_reg_1100[1]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1100_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[20]),
        .Q(p_Val2_6_5_reg_1100[20]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1100_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[21]),
        .Q(p_Val2_6_5_reg_1100[21]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1100_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[22]),
        .Q(p_Val2_6_5_reg_1100[22]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1100_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[23]),
        .Q(p_Val2_6_5_reg_1100[23]),
        .R(1'b0));
  CARRY4 \p_Val2_6_5_reg_1100_reg[23]_i_1 
       (.CI(\p_Val2_6_5_reg_1100_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_6_5_reg_1100_reg[23]_i_1_n_0 ,\p_Val2_6_5_reg_1100_reg[23]_i_1_n_1 ,\p_Val2_6_5_reg_1100_reg[23]_i_1_n_2 ,\p_Val2_6_5_reg_1100_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_2_reg_1050[23:20]),
        .O(p_Val2_6_5_fu_380_p2[23:20]),
        .S({\p_Val2_6_5_reg_1100[23]_i_2_n_0 ,\p_Val2_6_5_reg_1100[23]_i_3_n_0 ,\p_Val2_6_5_reg_1100[23]_i_4_n_0 ,\p_Val2_6_5_reg_1100[23]_i_5_n_0 }));
  FDRE \p_Val2_6_5_reg_1100_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[24]),
        .Q(p_Val2_6_5_reg_1100[24]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1100_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[25]),
        .Q(p_Val2_6_5_reg_1100[25]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1100_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[26]),
        .Q(p_Val2_6_5_reg_1100[26]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1100_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[27]),
        .Q(p_Val2_6_5_reg_1100[27]),
        .R(1'b0));
  CARRY4 \p_Val2_6_5_reg_1100_reg[27]_i_2 
       (.CI(\p_Val2_6_5_reg_1100_reg[23]_i_1_n_0 ),
        .CO({\NLW_p_Val2_6_5_reg_1100_reg[27]_i_2_CO_UNCONNECTED [3],\p_Val2_6_5_reg_1100_reg[27]_i_2_n_1 ,\p_Val2_6_5_reg_1100_reg[27]_i_2_n_2 ,\p_Val2_6_5_reg_1100_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_4_cast_reg_10330,p_Val2_5_2_reg_1050[25:24]}),
        .O(p_Val2_6_5_fu_380_p2[27:24]),
        .S({\p_Val2_6_5_reg_1100[27]_i_4_n_0 ,\p_Val2_6_5_reg_1100[27]_i_5_n_0 ,\p_Val2_6_5_reg_1100[27]_i_6_n_0 ,\p_Val2_6_5_reg_1100[27]_i_7_n_0 }));
  FDRE \p_Val2_6_5_reg_1100_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[2]),
        .Q(p_Val2_6_5_reg_1100[2]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1100_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[3]),
        .Q(p_Val2_6_5_reg_1100[3]),
        .R(1'b0));
  CARRY4 \p_Val2_6_5_reg_1100_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_6_5_reg_1100_reg[3]_i_1_n_0 ,\p_Val2_6_5_reg_1100_reg[3]_i_1_n_1 ,\p_Val2_6_5_reg_1100_reg[3]_i_1_n_2 ,\p_Val2_6_5_reg_1100_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(p_Val2_5_2_reg_1050[3:0]),
        .O(p_Val2_6_5_fu_380_p2[3:0]),
        .S({\p_Val2_6_5_reg_1100[3]_i_2_n_0 ,\p_Val2_6_5_reg_1100[3]_i_3_n_0 ,\p_Val2_6_5_reg_1100[3]_i_4_n_0 ,\p_Val2_6_5_reg_1100[3]_i_5_n_0 }));
  FDRE \p_Val2_6_5_reg_1100_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[4]),
        .Q(p_Val2_6_5_reg_1100[4]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1100_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[5]),
        .Q(p_Val2_6_5_reg_1100[5]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1100_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[6]),
        .Q(p_Val2_6_5_reg_1100[6]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1100_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[7]),
        .Q(p_Val2_6_5_reg_1100[7]),
        .R(1'b0));
  CARRY4 \p_Val2_6_5_reg_1100_reg[7]_i_1 
       (.CI(\p_Val2_6_5_reg_1100_reg[3]_i_1_n_0 ),
        .CO({\p_Val2_6_5_reg_1100_reg[7]_i_1_n_0 ,\p_Val2_6_5_reg_1100_reg[7]_i_1_n_1 ,\p_Val2_6_5_reg_1100_reg[7]_i_1_n_2 ,\p_Val2_6_5_reg_1100_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_2_reg_1050[7:4]),
        .O(p_Val2_6_5_fu_380_p2[7:4]),
        .S({\p_Val2_6_5_reg_1100[7]_i_2_n_0 ,\p_Val2_6_5_reg_1100[7]_i_3_n_0 ,\p_Val2_6_5_reg_1100[7]_i_4_n_0 ,\p_Val2_6_5_reg_1100[7]_i_5_n_0 }));
  FDRE \p_Val2_6_5_reg_1100_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[8]),
        .Q(p_Val2_6_5_reg_1100[8]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1100_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_6_5_fu_380_p2[9]),
        .Q(p_Val2_6_5_reg_1100[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1040[14]_i_2 
       (.I0(p_Val2_5_reg_1006[14]),
        .I1(tmp_12_cast_fu_266_p1[15]),
        .O(\p_Val2_6_reg_1040[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1040[14]_i_3 
       (.I0(p_Val2_5_reg_1006[13]),
        .I1(tmp_12_cast_fu_266_p1[14]),
        .O(\p_Val2_6_reg_1040[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1040[14]_i_4 
       (.I0(p_Val2_5_reg_1006[12]),
        .I1(tmp_12_cast_fu_266_p1[13]),
        .O(\p_Val2_6_reg_1040[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1040[18]_i_2 
       (.I0(p_Val2_5_reg_1006[18]),
        .I1(tmp_12_cast_fu_266_p1[19]),
        .O(\p_Val2_6_reg_1040[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1040[18]_i_3 
       (.I0(p_Val2_5_reg_1006[17]),
        .I1(tmp_12_cast_fu_266_p1[18]),
        .O(\p_Val2_6_reg_1040[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1040[18]_i_4 
       (.I0(p_Val2_5_reg_1006[16]),
        .I1(tmp_12_cast_fu_266_p1[17]),
        .O(\p_Val2_6_reg_1040[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1040[18]_i_5 
       (.I0(p_Val2_5_reg_1006[15]),
        .I1(tmp_12_cast_fu_266_p1[16]),
        .O(\p_Val2_6_reg_1040[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1040[22]_i_2 
       (.I0(p_Val2_5_reg_1006[22]),
        .I1(tmp_12_cast_fu_266_p1[23]),
        .O(\p_Val2_6_reg_1040[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1040[22]_i_3 
       (.I0(p_Val2_5_reg_1006[21]),
        .I1(tmp_12_cast_fu_266_p1[22]),
        .O(\p_Val2_6_reg_1040[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1040[22]_i_4 
       (.I0(p_Val2_5_reg_1006[20]),
        .I1(tmp_12_cast_fu_266_p1[21]),
        .O(\p_Val2_6_reg_1040[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1040[22]_i_5 
       (.I0(p_Val2_5_reg_1006[19]),
        .I1(tmp_12_cast_fu_266_p1[20]),
        .O(\p_Val2_6_reg_1040[22]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_reg_1040[26]_i_2 
       (.I0(tmp_12_cast_fu_266_p1[26]),
        .O(\p_Val2_6_reg_1040[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1040[26]_i_3 
       (.I0(tmp_12_cast_fu_266_p1[26]),
        .I1(p_Val2_5_reg_1006[26]),
        .O(\p_Val2_6_reg_1040[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1040[26]_i_4 
       (.I0(tmp_12_cast_fu_266_p1[26]),
        .I1(p_Val2_5_reg_1006[25]),
        .O(\p_Val2_6_reg_1040[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1040[26]_i_5 
       (.I0(p_Val2_5_reg_1006[24]),
        .I1(tmp_12_cast_fu_266_p1[25]),
        .O(\p_Val2_6_reg_1040[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1040[26]_i_6 
       (.I0(p_Val2_5_reg_1006[23]),
        .I1(tmp_12_cast_fu_266_p1[24]),
        .O(\p_Val2_6_reg_1040[26]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_reg_1040[27]_i_2 
       (.I0(p_Val2_5_reg_1006[26]),
        .I1(p_Val2_5_reg_1006[27]),
        .O(\p_Val2_6_reg_1040[27]_i_2_n_0 ));
  FDRE \p_Val2_6_reg_1040_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_5_reg_1006[0]),
        .Q(p_Val2_6_reg_1040[0]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1040_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_5_reg_1006[10]),
        .Q(p_Val2_6_reg_1040[10]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1040_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_6_fu_300_p2[11]),
        .Q(p_Val2_6_reg_1040[11]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1040_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_6_fu_300_p2[12]),
        .Q(p_Val2_6_reg_1040[12]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1040_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_6_fu_300_p2[13]),
        .Q(p_Val2_6_reg_1040[13]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1040_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_6_fu_300_p2[14]),
        .Q(p_Val2_6_reg_1040[14]),
        .R(1'b0));
  CARRY4 \p_Val2_6_reg_1040_reg[14]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_6_reg_1040_reg[14]_i_1_n_0 ,\p_Val2_6_reg_1040_reg[14]_i_1_n_1 ,\p_Val2_6_reg_1040_reg[14]_i_1_n_2 ,\p_Val2_6_reg_1040_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_5_reg_1006[14:12],1'b0}),
        .O(p_Val2_6_fu_300_p2[14:11]),
        .S({\p_Val2_6_reg_1040[14]_i_2_n_0 ,\p_Val2_6_reg_1040[14]_i_3_n_0 ,\p_Val2_6_reg_1040[14]_i_4_n_0 ,p_Val2_5_reg_1006[11]}));
  FDRE \p_Val2_6_reg_1040_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_6_fu_300_p2[15]),
        .Q(p_Val2_6_reg_1040[15]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1040_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_6_fu_300_p2[16]),
        .Q(p_Val2_6_reg_1040[16]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1040_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_6_fu_300_p2[17]),
        .Q(p_Val2_6_reg_1040[17]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1040_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_6_fu_300_p2[18]),
        .Q(p_Val2_6_reg_1040[18]),
        .R(1'b0));
  CARRY4 \p_Val2_6_reg_1040_reg[18]_i_1 
       (.CI(\p_Val2_6_reg_1040_reg[14]_i_1_n_0 ),
        .CO({\p_Val2_6_reg_1040_reg[18]_i_1_n_0 ,\p_Val2_6_reg_1040_reg[18]_i_1_n_1 ,\p_Val2_6_reg_1040_reg[18]_i_1_n_2 ,\p_Val2_6_reg_1040_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_reg_1006[18:15]),
        .O(p_Val2_6_fu_300_p2[18:15]),
        .S({\p_Val2_6_reg_1040[18]_i_2_n_0 ,\p_Val2_6_reg_1040[18]_i_3_n_0 ,\p_Val2_6_reg_1040[18]_i_4_n_0 ,\p_Val2_6_reg_1040[18]_i_5_n_0 }));
  FDRE \p_Val2_6_reg_1040_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_6_fu_300_p2[19]),
        .Q(p_Val2_6_reg_1040[19]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1040_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_5_reg_1006[1]),
        .Q(p_Val2_6_reg_1040[1]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1040_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_6_fu_300_p2[20]),
        .Q(p_Val2_6_reg_1040[20]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1040_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_6_fu_300_p2[21]),
        .Q(p_Val2_6_reg_1040[21]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1040_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_6_fu_300_p2[22]),
        .Q(p_Val2_6_reg_1040[22]),
        .R(1'b0));
  CARRY4 \p_Val2_6_reg_1040_reg[22]_i_1 
       (.CI(\p_Val2_6_reg_1040_reg[18]_i_1_n_0 ),
        .CO({\p_Val2_6_reg_1040_reg[22]_i_1_n_0 ,\p_Val2_6_reg_1040_reg[22]_i_1_n_1 ,\p_Val2_6_reg_1040_reg[22]_i_1_n_2 ,\p_Val2_6_reg_1040_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_reg_1006[22:19]),
        .O(p_Val2_6_fu_300_p2[22:19]),
        .S({\p_Val2_6_reg_1040[22]_i_2_n_0 ,\p_Val2_6_reg_1040[22]_i_3_n_0 ,\p_Val2_6_reg_1040[22]_i_4_n_0 ,\p_Val2_6_reg_1040[22]_i_5_n_0 }));
  FDRE \p_Val2_6_reg_1040_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_6_fu_300_p2[23]),
        .Q(p_Val2_6_reg_1040[23]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1040_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_6_fu_300_p2[24]),
        .Q(p_Val2_6_reg_1040[24]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1040_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_6_fu_300_p2[25]),
        .Q(p_Val2_6_reg_1040[25]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1040_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_6_fu_300_p2[26]),
        .Q(p_Val2_6_reg_1040[26]),
        .R(1'b0));
  CARRY4 \p_Val2_6_reg_1040_reg[26]_i_1 
       (.CI(\p_Val2_6_reg_1040_reg[22]_i_1_n_0 ),
        .CO({\p_Val2_6_reg_1040_reg[26]_i_1_n_0 ,\p_Val2_6_reg_1040_reg[26]_i_1_n_1 ,\p_Val2_6_reg_1040_reg[26]_i_1_n_2 ,\p_Val2_6_reg_1040_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_6_reg_1040[26]_i_2_n_0 ,tmp_12_cast_fu_266_p1[26],p_Val2_5_reg_1006[24:23]}),
        .O(p_Val2_6_fu_300_p2[26:23]),
        .S({\p_Val2_6_reg_1040[26]_i_3_n_0 ,\p_Val2_6_reg_1040[26]_i_4_n_0 ,\p_Val2_6_reg_1040[26]_i_5_n_0 ,\p_Val2_6_reg_1040[26]_i_6_n_0 }));
  FDRE \p_Val2_6_reg_1040_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_6_fu_300_p2[27]),
        .Q(p_Val2_6_reg_1040[27]),
        .R(1'b0));
  CARRY4 \p_Val2_6_reg_1040_reg[27]_i_1 
       (.CI(\p_Val2_6_reg_1040_reg[26]_i_1_n_0 ),
        .CO(\NLW_p_Val2_6_reg_1040_reg[27]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_Val2_6_reg_1040_reg[27]_i_1_O_UNCONNECTED [3:1],p_Val2_6_fu_300_p2[27]}),
        .S({1'b0,1'b0,1'b0,\p_Val2_6_reg_1040[27]_i_2_n_0 }));
  FDRE \p_Val2_6_reg_1040_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_5_reg_1006[2]),
        .Q(p_Val2_6_reg_1040[2]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1040_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_5_reg_1006[3]),
        .Q(p_Val2_6_reg_1040[3]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1040_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_5_reg_1006[4]),
        .Q(p_Val2_6_reg_1040[4]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1040_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_5_reg_1006[5]),
        .Q(p_Val2_6_reg_1040[5]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1040_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_5_reg_1006[6]),
        .Q(p_Val2_6_reg_1040[6]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1040_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_5_reg_1006[7]),
        .Q(p_Val2_6_reg_1040[7]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1040_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_5_reg_1006[8]),
        .Q(p_Val2_6_reg_1040[8]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1040_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_5_reg_1006[9]),
        .Q(p_Val2_6_reg_1040[9]),
        .R(1'b0));
  FDRE \p_scaled_power_V_1_reg_1320_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_1_cas_reg_1269[0]),
        .Q(\p_scaled_power_V_1_reg_1320_reg_n_0_[0] ),
        .R(p_scaled_power_V_1_reg_1320));
  FDRE \p_scaled_power_V_1_reg_1320_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_1_cas_reg_1269[10]),
        .Q(\p_scaled_power_V_1_reg_1320_reg_n_0_[10] ),
        .R(p_scaled_power_V_1_reg_1320));
  FDRE \p_scaled_power_V_1_reg_1320_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_1_cas_reg_1269[11]),
        .Q(\p_scaled_power_V_1_reg_1320_reg_n_0_[11] ),
        .R(p_scaled_power_V_1_reg_1320));
  FDRE \p_scaled_power_V_1_reg_1320_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_1_cas_reg_1269[12]),
        .Q(\p_scaled_power_V_1_reg_1320_reg_n_0_[12] ),
        .R(p_scaled_power_V_1_reg_1320));
  FDRE \p_scaled_power_V_1_reg_1320_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_1_cas_reg_1269[13]),
        .Q(\p_scaled_power_V_1_reg_1320_reg_n_0_[13] ),
        .R(p_scaled_power_V_1_reg_1320));
  FDRE \p_scaled_power_V_1_reg_1320_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_1_cas_reg_1269[14]),
        .Q(\p_scaled_power_V_1_reg_1320_reg_n_0_[14] ),
        .R(p_scaled_power_V_1_reg_1320));
  FDRE \p_scaled_power_V_1_reg_1320_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_1_cas_reg_1269[1]),
        .Q(\p_scaled_power_V_1_reg_1320_reg_n_0_[1] ),
        .R(p_scaled_power_V_1_reg_1320));
  FDRE \p_scaled_power_V_1_reg_1320_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_1_cas_reg_1269[2]),
        .Q(\p_scaled_power_V_1_reg_1320_reg_n_0_[2] ),
        .R(p_scaled_power_V_1_reg_1320));
  FDRE \p_scaled_power_V_1_reg_1320_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_1_cas_reg_1269[3]),
        .Q(\p_scaled_power_V_1_reg_1320_reg_n_0_[3] ),
        .R(p_scaled_power_V_1_reg_1320));
  FDRE \p_scaled_power_V_1_reg_1320_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_1_cas_reg_1269[4]),
        .Q(\p_scaled_power_V_1_reg_1320_reg_n_0_[4] ),
        .R(p_scaled_power_V_1_reg_1320));
  FDRE \p_scaled_power_V_1_reg_1320_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_1_cas_reg_1269[5]),
        .Q(\p_scaled_power_V_1_reg_1320_reg_n_0_[5] ),
        .R(p_scaled_power_V_1_reg_1320));
  FDRE \p_scaled_power_V_1_reg_1320_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_1_cas_reg_1269[6]),
        .Q(\p_scaled_power_V_1_reg_1320_reg_n_0_[6] ),
        .R(p_scaled_power_V_1_reg_1320));
  FDRE \p_scaled_power_V_1_reg_1320_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_1_cas_reg_1269[7]),
        .Q(\p_scaled_power_V_1_reg_1320_reg_n_0_[7] ),
        .R(p_scaled_power_V_1_reg_1320));
  FDRE \p_scaled_power_V_1_reg_1320_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_1_cas_reg_1269[8]),
        .Q(\p_scaled_power_V_1_reg_1320_reg_n_0_[8] ),
        .R(p_scaled_power_V_1_reg_1320));
  FDRE \p_scaled_power_V_1_reg_1320_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_1_cas_reg_1269[9]),
        .Q(\p_scaled_power_V_1_reg_1320_reg_n_0_[9] ),
        .R(p_scaled_power_V_1_reg_1320));
  FDRE \p_scaled_power_V_2_reg_1372_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(scaled_power_V_2_cas_reg_1351[0]),
        .Q(\p_scaled_power_V_2_reg_1372_reg_n_0_[0] ),
        .R(p_scaled_power_V_2_reg_1372));
  FDRE \p_scaled_power_V_2_reg_1372_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(scaled_power_V_2_cas_reg_1351[10]),
        .Q(\p_scaled_power_V_2_reg_1372_reg_n_0_[10] ),
        .R(p_scaled_power_V_2_reg_1372));
  FDRE \p_scaled_power_V_2_reg_1372_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(scaled_power_V_2_cas_reg_1351[11]),
        .Q(\p_scaled_power_V_2_reg_1372_reg_n_0_[11] ),
        .R(p_scaled_power_V_2_reg_1372));
  FDRE \p_scaled_power_V_2_reg_1372_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(scaled_power_V_2_cas_reg_1351[12]),
        .Q(\p_scaled_power_V_2_reg_1372_reg_n_0_[12] ),
        .R(p_scaled_power_V_2_reg_1372));
  FDRE \p_scaled_power_V_2_reg_1372_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(scaled_power_V_2_cas_reg_1351[13]),
        .Q(\p_scaled_power_V_2_reg_1372_reg_n_0_[13] ),
        .R(p_scaled_power_V_2_reg_1372));
  FDRE \p_scaled_power_V_2_reg_1372_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(scaled_power_V_2_cas_reg_1351[14]),
        .Q(\p_scaled_power_V_2_reg_1372_reg_n_0_[14] ),
        .R(p_scaled_power_V_2_reg_1372));
  FDRE \p_scaled_power_V_2_reg_1372_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(scaled_power_V_2_cas_reg_1351[1]),
        .Q(\p_scaled_power_V_2_reg_1372_reg_n_0_[1] ),
        .R(p_scaled_power_V_2_reg_1372));
  FDRE \p_scaled_power_V_2_reg_1372_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(scaled_power_V_2_cas_reg_1351[2]),
        .Q(\p_scaled_power_V_2_reg_1372_reg_n_0_[2] ),
        .R(p_scaled_power_V_2_reg_1372));
  FDRE \p_scaled_power_V_2_reg_1372_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(scaled_power_V_2_cas_reg_1351[3]),
        .Q(\p_scaled_power_V_2_reg_1372_reg_n_0_[3] ),
        .R(p_scaled_power_V_2_reg_1372));
  FDRE \p_scaled_power_V_2_reg_1372_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(scaled_power_V_2_cas_reg_1351[4]),
        .Q(\p_scaled_power_V_2_reg_1372_reg_n_0_[4] ),
        .R(p_scaled_power_V_2_reg_1372));
  FDRE \p_scaled_power_V_2_reg_1372_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(scaled_power_V_2_cas_reg_1351[5]),
        .Q(\p_scaled_power_V_2_reg_1372_reg_n_0_[5] ),
        .R(p_scaled_power_V_2_reg_1372));
  FDRE \p_scaled_power_V_2_reg_1372_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(scaled_power_V_2_cas_reg_1351[6]),
        .Q(\p_scaled_power_V_2_reg_1372_reg_n_0_[6] ),
        .R(p_scaled_power_V_2_reg_1372));
  FDRE \p_scaled_power_V_2_reg_1372_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(scaled_power_V_2_cas_reg_1351[7]),
        .Q(\p_scaled_power_V_2_reg_1372_reg_n_0_[7] ),
        .R(p_scaled_power_V_2_reg_1372));
  FDRE \p_scaled_power_V_2_reg_1372_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(scaled_power_V_2_cas_reg_1351[8]),
        .Q(\p_scaled_power_V_2_reg_1372_reg_n_0_[8] ),
        .R(p_scaled_power_V_2_reg_1372));
  FDRE \p_scaled_power_V_2_reg_1372_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(scaled_power_V_2_cas_reg_1351[9]),
        .Q(\p_scaled_power_V_2_reg_1372_reg_n_0_[9] ),
        .R(p_scaled_power_V_2_reg_1372));
  FDRE \p_scaled_power_V_3_reg_1392_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(scaled_power_V_3_cas_reg_1377[0]),
        .Q(\p_scaled_power_V_3_reg_1392_reg_n_0_[0] ),
        .R(p_scaled_power_V_3_reg_1392));
  FDRE \p_scaled_power_V_3_reg_1392_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(scaled_power_V_3_cas_reg_1377[10]),
        .Q(\p_scaled_power_V_3_reg_1392_reg_n_0_[10] ),
        .R(p_scaled_power_V_3_reg_1392));
  FDRE \p_scaled_power_V_3_reg_1392_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(scaled_power_V_3_cas_reg_1377[11]),
        .Q(\p_scaled_power_V_3_reg_1392_reg_n_0_[11] ),
        .R(p_scaled_power_V_3_reg_1392));
  FDRE \p_scaled_power_V_3_reg_1392_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(scaled_power_V_3_cas_reg_1377[12]),
        .Q(\p_scaled_power_V_3_reg_1392_reg_n_0_[12] ),
        .R(p_scaled_power_V_3_reg_1392));
  FDRE \p_scaled_power_V_3_reg_1392_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(scaled_power_V_3_cas_reg_1377[13]),
        .Q(\p_scaled_power_V_3_reg_1392_reg_n_0_[13] ),
        .R(p_scaled_power_V_3_reg_1392));
  FDRE \p_scaled_power_V_3_reg_1392_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(scaled_power_V_3_cas_reg_1377[14]),
        .Q(\p_scaled_power_V_3_reg_1392_reg_n_0_[14] ),
        .R(p_scaled_power_V_3_reg_1392));
  FDRE \p_scaled_power_V_3_reg_1392_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(scaled_power_V_3_cas_reg_1377[1]),
        .Q(\p_scaled_power_V_3_reg_1392_reg_n_0_[1] ),
        .R(p_scaled_power_V_3_reg_1392));
  FDRE \p_scaled_power_V_3_reg_1392_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(scaled_power_V_3_cas_reg_1377[2]),
        .Q(\p_scaled_power_V_3_reg_1392_reg_n_0_[2] ),
        .R(p_scaled_power_V_3_reg_1392));
  FDRE \p_scaled_power_V_3_reg_1392_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(scaled_power_V_3_cas_reg_1377[3]),
        .Q(\p_scaled_power_V_3_reg_1392_reg_n_0_[3] ),
        .R(p_scaled_power_V_3_reg_1392));
  FDRE \p_scaled_power_V_3_reg_1392_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(scaled_power_V_3_cas_reg_1377[4]),
        .Q(\p_scaled_power_V_3_reg_1392_reg_n_0_[4] ),
        .R(p_scaled_power_V_3_reg_1392));
  FDRE \p_scaled_power_V_3_reg_1392_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(scaled_power_V_3_cas_reg_1377[5]),
        .Q(\p_scaled_power_V_3_reg_1392_reg_n_0_[5] ),
        .R(p_scaled_power_V_3_reg_1392));
  FDRE \p_scaled_power_V_3_reg_1392_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(scaled_power_V_3_cas_reg_1377[6]),
        .Q(\p_scaled_power_V_3_reg_1392_reg_n_0_[6] ),
        .R(p_scaled_power_V_3_reg_1392));
  FDRE \p_scaled_power_V_3_reg_1392_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(scaled_power_V_3_cas_reg_1377[7]),
        .Q(\p_scaled_power_V_3_reg_1392_reg_n_0_[7] ),
        .R(p_scaled_power_V_3_reg_1392));
  FDRE \p_scaled_power_V_3_reg_1392_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(scaled_power_V_3_cas_reg_1377[8]),
        .Q(\p_scaled_power_V_3_reg_1392_reg_n_0_[8] ),
        .R(p_scaled_power_V_3_reg_1392));
  FDRE \p_scaled_power_V_3_reg_1392_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(scaled_power_V_3_cas_reg_1377[9]),
        .Q(\p_scaled_power_V_3_reg_1392_reg_n_0_[9] ),
        .R(p_scaled_power_V_3_reg_1392));
  FDRE \p_scaled_power_V_4_reg_1336_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_4_cas_reg_1290[0]),
        .Q(\p_scaled_power_V_4_reg_1336_reg_n_0_[0] ),
        .R(p_scaled_power_V_4_reg_1336));
  FDRE \p_scaled_power_V_4_reg_1336_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_4_cas_reg_1290[10]),
        .Q(\p_scaled_power_V_4_reg_1336_reg_n_0_[10] ),
        .R(p_scaled_power_V_4_reg_1336));
  FDRE \p_scaled_power_V_4_reg_1336_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_4_cas_reg_1290[11]),
        .Q(\p_scaled_power_V_4_reg_1336_reg_n_0_[11] ),
        .R(p_scaled_power_V_4_reg_1336));
  FDRE \p_scaled_power_V_4_reg_1336_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_4_cas_reg_1290[12]),
        .Q(\p_scaled_power_V_4_reg_1336_reg_n_0_[12] ),
        .R(p_scaled_power_V_4_reg_1336));
  FDRE \p_scaled_power_V_4_reg_1336_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_4_cas_reg_1290[13]),
        .Q(\p_scaled_power_V_4_reg_1336_reg_n_0_[13] ),
        .R(p_scaled_power_V_4_reg_1336));
  FDRE \p_scaled_power_V_4_reg_1336_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_4_cas_reg_1290[14]),
        .Q(\p_scaled_power_V_4_reg_1336_reg_n_0_[14] ),
        .R(p_scaled_power_V_4_reg_1336));
  FDRE \p_scaled_power_V_4_reg_1336_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_4_cas_reg_1290[1]),
        .Q(\p_scaled_power_V_4_reg_1336_reg_n_0_[1] ),
        .R(p_scaled_power_V_4_reg_1336));
  FDRE \p_scaled_power_V_4_reg_1336_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_4_cas_reg_1290[2]),
        .Q(\p_scaled_power_V_4_reg_1336_reg_n_0_[2] ),
        .R(p_scaled_power_V_4_reg_1336));
  FDRE \p_scaled_power_V_4_reg_1336_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_4_cas_reg_1290[3]),
        .Q(\p_scaled_power_V_4_reg_1336_reg_n_0_[3] ),
        .R(p_scaled_power_V_4_reg_1336));
  FDRE \p_scaled_power_V_4_reg_1336_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_4_cas_reg_1290[4]),
        .Q(\p_scaled_power_V_4_reg_1336_reg_n_0_[4] ),
        .R(p_scaled_power_V_4_reg_1336));
  FDRE \p_scaled_power_V_4_reg_1336_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_4_cas_reg_1290[5]),
        .Q(\p_scaled_power_V_4_reg_1336_reg_n_0_[5] ),
        .R(p_scaled_power_V_4_reg_1336));
  FDRE \p_scaled_power_V_4_reg_1336_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_4_cas_reg_1290[6]),
        .Q(\p_scaled_power_V_4_reg_1336_reg_n_0_[6] ),
        .R(p_scaled_power_V_4_reg_1336));
  FDRE \p_scaled_power_V_4_reg_1336_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_4_cas_reg_1290[7]),
        .Q(\p_scaled_power_V_4_reg_1336_reg_n_0_[7] ),
        .R(p_scaled_power_V_4_reg_1336));
  FDRE \p_scaled_power_V_4_reg_1336_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_4_cas_reg_1290[8]),
        .Q(\p_scaled_power_V_4_reg_1336_reg_n_0_[8] ),
        .R(p_scaled_power_V_4_reg_1336));
  FDRE \p_scaled_power_V_4_reg_1336_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(scaled_power_V_4_cas_reg_1290[9]),
        .Q(\p_scaled_power_V_4_reg_1336_reg_n_0_[9] ),
        .R(p_scaled_power_V_4_reg_1336));
  FDRE \p_scaled_power_V_5_reg_1407_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(scaled_power_V_5_cas_reg_1397[0]),
        .Q(\p_scaled_power_V_5_reg_1407_reg_n_0_[0] ),
        .R(p_scaled_power_V_5_reg_1407));
  FDRE \p_scaled_power_V_5_reg_1407_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(scaled_power_V_5_cas_reg_1397[10]),
        .Q(\p_scaled_power_V_5_reg_1407_reg_n_0_[10] ),
        .R(p_scaled_power_V_5_reg_1407));
  FDRE \p_scaled_power_V_5_reg_1407_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(scaled_power_V_5_cas_reg_1397[11]),
        .Q(\p_scaled_power_V_5_reg_1407_reg_n_0_[11] ),
        .R(p_scaled_power_V_5_reg_1407));
  FDRE \p_scaled_power_V_5_reg_1407_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(scaled_power_V_5_cas_reg_1397[12]),
        .Q(\p_scaled_power_V_5_reg_1407_reg_n_0_[12] ),
        .R(p_scaled_power_V_5_reg_1407));
  FDRE \p_scaled_power_V_5_reg_1407_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(scaled_power_V_5_cas_reg_1397[13]),
        .Q(\p_scaled_power_V_5_reg_1407_reg_n_0_[13] ),
        .R(p_scaled_power_V_5_reg_1407));
  FDRE \p_scaled_power_V_5_reg_1407_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(scaled_power_V_5_cas_reg_1397[14]),
        .Q(\p_scaled_power_V_5_reg_1407_reg_n_0_[14] ),
        .R(p_scaled_power_V_5_reg_1407));
  FDRE \p_scaled_power_V_5_reg_1407_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(scaled_power_V_5_cas_reg_1397[1]),
        .Q(\p_scaled_power_V_5_reg_1407_reg_n_0_[1] ),
        .R(p_scaled_power_V_5_reg_1407));
  FDRE \p_scaled_power_V_5_reg_1407_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(scaled_power_V_5_cas_reg_1397[2]),
        .Q(\p_scaled_power_V_5_reg_1407_reg_n_0_[2] ),
        .R(p_scaled_power_V_5_reg_1407));
  FDRE \p_scaled_power_V_5_reg_1407_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(scaled_power_V_5_cas_reg_1397[3]),
        .Q(\p_scaled_power_V_5_reg_1407_reg_n_0_[3] ),
        .R(p_scaled_power_V_5_reg_1407));
  FDRE \p_scaled_power_V_5_reg_1407_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(scaled_power_V_5_cas_reg_1397[4]),
        .Q(\p_scaled_power_V_5_reg_1407_reg_n_0_[4] ),
        .R(p_scaled_power_V_5_reg_1407));
  FDRE \p_scaled_power_V_5_reg_1407_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(scaled_power_V_5_cas_reg_1397[5]),
        .Q(\p_scaled_power_V_5_reg_1407_reg_n_0_[5] ),
        .R(p_scaled_power_V_5_reg_1407));
  FDRE \p_scaled_power_V_5_reg_1407_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(scaled_power_V_5_cas_reg_1397[6]),
        .Q(\p_scaled_power_V_5_reg_1407_reg_n_0_[6] ),
        .R(p_scaled_power_V_5_reg_1407));
  FDRE \p_scaled_power_V_5_reg_1407_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(scaled_power_V_5_cas_reg_1397[7]),
        .Q(\p_scaled_power_V_5_reg_1407_reg_n_0_[7] ),
        .R(p_scaled_power_V_5_reg_1407));
  FDRE \p_scaled_power_V_5_reg_1407_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(scaled_power_V_5_cas_reg_1397[8]),
        .Q(\p_scaled_power_V_5_reg_1407_reg_n_0_[8] ),
        .R(p_scaled_power_V_5_reg_1407));
  FDRE \p_scaled_power_V_5_reg_1407_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(scaled_power_V_5_cas_reg_1397[9]),
        .Q(\p_scaled_power_V_5_reg_1407_reg_n_0_[9] ),
        .R(p_scaled_power_V_5_reg_1407));
  FDRE \p_scaled_power_V_reg_1346_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(scaled_power_V_cast_reg_1310[0]),
        .Q(\p_scaled_power_V_reg_1346_reg_n_0_[0] ),
        .R(p_scaled_power_V_reg_1346));
  FDRE \p_scaled_power_V_reg_1346_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(scaled_power_V_cast_reg_1310[10]),
        .Q(\p_scaled_power_V_reg_1346_reg_n_0_[10] ),
        .R(p_scaled_power_V_reg_1346));
  FDRE \p_scaled_power_V_reg_1346_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(scaled_power_V_cast_reg_1310[11]),
        .Q(\p_scaled_power_V_reg_1346_reg_n_0_[11] ),
        .R(p_scaled_power_V_reg_1346));
  FDRE \p_scaled_power_V_reg_1346_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(scaled_power_V_cast_reg_1310[12]),
        .Q(\p_scaled_power_V_reg_1346_reg_n_0_[12] ),
        .R(p_scaled_power_V_reg_1346));
  FDRE \p_scaled_power_V_reg_1346_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(scaled_power_V_cast_reg_1310[13]),
        .Q(\p_scaled_power_V_reg_1346_reg_n_0_[13] ),
        .R(p_scaled_power_V_reg_1346));
  FDRE \p_scaled_power_V_reg_1346_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(scaled_power_V_cast_reg_1310[14]),
        .Q(\p_scaled_power_V_reg_1346_reg_n_0_[14] ),
        .R(p_scaled_power_V_reg_1346));
  FDRE \p_scaled_power_V_reg_1346_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(scaled_power_V_cast_reg_1310[1]),
        .Q(\p_scaled_power_V_reg_1346_reg_n_0_[1] ),
        .R(p_scaled_power_V_reg_1346));
  FDRE \p_scaled_power_V_reg_1346_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(scaled_power_V_cast_reg_1310[2]),
        .Q(\p_scaled_power_V_reg_1346_reg_n_0_[2] ),
        .R(p_scaled_power_V_reg_1346));
  FDRE \p_scaled_power_V_reg_1346_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(scaled_power_V_cast_reg_1310[3]),
        .Q(\p_scaled_power_V_reg_1346_reg_n_0_[3] ),
        .R(p_scaled_power_V_reg_1346));
  FDRE \p_scaled_power_V_reg_1346_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(scaled_power_V_cast_reg_1310[4]),
        .Q(\p_scaled_power_V_reg_1346_reg_n_0_[4] ),
        .R(p_scaled_power_V_reg_1346));
  FDRE \p_scaled_power_V_reg_1346_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(scaled_power_V_cast_reg_1310[5]),
        .Q(\p_scaled_power_V_reg_1346_reg_n_0_[5] ),
        .R(p_scaled_power_V_reg_1346));
  FDRE \p_scaled_power_V_reg_1346_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(scaled_power_V_cast_reg_1310[6]),
        .Q(\p_scaled_power_V_reg_1346_reg_n_0_[6] ),
        .R(p_scaled_power_V_reg_1346));
  FDRE \p_scaled_power_V_reg_1346_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(scaled_power_V_cast_reg_1310[7]),
        .Q(\p_scaled_power_V_reg_1346_reg_n_0_[7] ),
        .R(p_scaled_power_V_reg_1346));
  FDRE \p_scaled_power_V_reg_1346_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(scaled_power_V_cast_reg_1310[8]),
        .Q(\p_scaled_power_V_reg_1346_reg_n_0_[8] ),
        .R(p_scaled_power_V_reg_1346));
  FDRE \p_scaled_power_V_reg_1346_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(scaled_power_V_cast_reg_1310[9]),
        .Q(\p_scaled_power_V_reg_1346_reg_n_0_[9] ),
        .R(p_scaled_power_V_reg_1346));
  FDRE \p_shl1_reg_1012_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_5_reg_995[0]),
        .Q(\p_shl1_reg_1012_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_shl1_reg_1012_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_5_reg_995[1]),
        .Q(\p_shl1_reg_1012_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_shl1_reg_1012_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_5_reg_995[2]),
        .Q(\p_shl1_reg_1012_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_shl1_reg_1012_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_5_reg_995[3]),
        .Q(\p_shl1_reg_1012_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_shl1_reg_1012_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_5_reg_995[4]),
        .Q(\p_shl1_reg_1012_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \p_shl1_reg_1012_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_5_reg_995[5]),
        .Q(\p_shl1_reg_1012_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \p_shl1_reg_1012_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_5_reg_995[6]),
        .Q(\p_shl1_reg_1012_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \p_shl1_reg_1012_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_5_reg_995[7]),
        .Q(\p_shl1_reg_1012_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \p_shl1_reg_1012_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_5_reg_995[8]),
        .Q(\p_shl1_reg_1012_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \p_shl1_reg_1012_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_5_reg_995[9]),
        .Q(\p_shl1_reg_1012_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \p_shl1_reg_1012_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_5_reg_995[10]),
        .Q(\p_shl1_reg_1012_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \p_shl1_reg_1012_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_5_reg_995[11]),
        .Q(\p_shl1_reg_1012_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \p_shl1_reg_1012_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_5_reg_995[12]),
        .Q(\p_shl1_reg_1012_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \p_shl1_reg_1012_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_5_reg_995[13]),
        .Q(\p_shl1_reg_1012_reg_n_0_[26] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v1_v_reg_1193[0]_i_1 
       (.I0(tmp_12_reg_1168[0]),
        .I1(tmp_13_reg_1163[0]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v1_v_reg_1193[10]_inv_i_1 
       (.I0(tmp_12_reg_1168[10]),
        .I1(tmp_13_reg_1163[10]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v1_v_reg_1193[11]_i_1 
       (.I0(tmp_12_reg_1168[11]),
        .I1(tmp_13_reg_1163[11]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v1_v_reg_1193[12]_i_1 
       (.I0(tmp_12_reg_1168[12]),
        .I1(tmp_13_reg_1163[12]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v1_v_reg_1193[13]_i_1 
       (.I0(tmp_12_reg_1168[13]),
        .I1(tmp_13_reg_1163[13]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v1_v_reg_1193[14]_i_1 
       (.I0(tmp_12_reg_1168[14]),
        .I1(tmp_13_reg_1163[14]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v1_v_reg_1193[15]_i_1 
       (.I0(tmp_12_reg_1168[15]),
        .I1(tmp_13_reg_1163[15]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v1_v_reg_1193[16]_i_1 
       (.I0(tmp_12_reg_1168[16]),
        .I1(tmp_13_reg_1163[16]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v1_v_reg_1193[17]_i_1 
       (.I0(tmp_12_reg_1168[17]),
        .I1(tmp_13_reg_1163[17]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v1_v_reg_1193[18]_i_1 
       (.I0(tmp_12_reg_1168[18]),
        .I1(tmp_13_reg_1163[18]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v1_v_reg_1193[19]_i_1 
       (.I0(tmp_12_reg_1168[19]),
        .I1(tmp_13_reg_1163[19]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v1_v_reg_1193[1]_inv_i_1 
       (.I0(tmp_12_reg_1168[1]),
        .I1(tmp_13_reg_1163[1]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v1_v_reg_1193[20]_i_1 
       (.I0(tmp_12_reg_1168[20]),
        .I1(tmp_13_reg_1163[20]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v1_v_reg_1193[21]_i_1 
       (.I0(tmp_12_reg_1168[21]),
        .I1(tmp_13_reg_1163[21]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v1_v_reg_1193[22]_i_1 
       (.I0(tmp_12_reg_1168[22]),
        .I1(tmp_13_reg_1163[22]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v1_v_reg_1193[23]_i_1 
       (.I0(tmp_12_reg_1168[23]),
        .I1(tmp_13_reg_1163[23]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v1_v_reg_1193[24]_i_1 
       (.I0(tmp_12_reg_1168[24]),
        .I1(tmp_13_reg_1163[24]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v1_v_reg_1193[25]_i_1 
       (.I0(tmp_12_reg_1168[25]),
        .I1(tmp_13_reg_1163[25]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v1_v_reg_1193[2]_inv_i_1 
       (.I0(tmp_12_reg_1168[2]),
        .I1(tmp_13_reg_1163[2]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v1_v_reg_1193[3]_inv_i_1 
       (.I0(tmp_12_reg_1168[3]),
        .I1(tmp_13_reg_1163[3]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v1_v_reg_1193[4]_inv_i_1 
       (.I0(tmp_12_reg_1168[4]),
        .I1(tmp_13_reg_1163[4]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v1_v_reg_1193[5]_inv_i_1 
       (.I0(tmp_12_reg_1168[5]),
        .I1(tmp_13_reg_1163[5]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v1_v_reg_1193[6]_inv_i_1 
       (.I0(tmp_12_reg_1168[6]),
        .I1(tmp_13_reg_1163[6]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v1_v_reg_1193[7]_inv_i_1 
       (.I0(tmp_12_reg_1168[7]),
        .I1(tmp_13_reg_1163[7]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v1_v_reg_1193[8]_inv_i_1 
       (.I0(tmp_12_reg_1168[8]),
        .I1(tmp_13_reg_1163[8]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v1_v_reg_1193[9]_inv_i_1 
       (.I0(tmp_12_reg_1168[9]),
        .I1(tmp_13_reg_1163[9]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(p_v1_v_fu_513_p3[9]));
  FDRE \p_v1_v_reg_1193_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[0]),
        .Q(p_v1_v_reg_1193[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v1_v_reg_1193_reg[10]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[10]),
        .Q(\p_v1_v_reg_1193_reg[10]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v1_v_reg_1193_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[11]),
        .Q(p_v1_v_reg_1193[11]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1193_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[12]),
        .Q(p_v1_v_reg_1193[12]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1193_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[13]),
        .Q(p_v1_v_reg_1193[13]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1193_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[14]),
        .Q(p_v1_v_reg_1193[14]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1193_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[15]),
        .Q(p_v1_v_reg_1193[15]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1193_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[16]),
        .Q(p_v1_v_reg_1193[16]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1193_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[17]),
        .Q(p_v1_v_reg_1193[17]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1193_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[18]),
        .Q(p_v1_v_reg_1193[18]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1193_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[19]),
        .Q(p_v1_v_reg_1193[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v1_v_reg_1193_reg[1]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[1]),
        .Q(\p_v1_v_reg_1193_reg[1]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v1_v_reg_1193_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[20]),
        .Q(p_v1_v_reg_1193[20]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1193_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[21]),
        .Q(p_v1_v_reg_1193[21]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1193_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[22]),
        .Q(p_v1_v_reg_1193[22]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1193_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[23]),
        .Q(p_v1_v_reg_1193[23]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1193_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[24]),
        .Q(p_v1_v_reg_1193[24]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1193_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[25]),
        .Q(p_v1_v_reg_1193[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v1_v_reg_1193_reg[2]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[2]),
        .Q(\p_v1_v_reg_1193_reg[2]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v1_v_reg_1193_reg[3]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[3]),
        .Q(\p_v1_v_reg_1193_reg[3]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v1_v_reg_1193_reg[4]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[4]),
        .Q(\p_v1_v_reg_1193_reg[4]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v1_v_reg_1193_reg[5]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[5]),
        .Q(\p_v1_v_reg_1193_reg[5]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v1_v_reg_1193_reg[6]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[6]),
        .Q(\p_v1_v_reg_1193_reg[6]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v1_v_reg_1193_reg[7]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[7]),
        .Q(\p_v1_v_reg_1193_reg[7]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v1_v_reg_1193_reg[8]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[8]),
        .Q(\p_v1_v_reg_1193_reg[8]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v1_v_reg_1193_reg[9]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_v1_v_fu_513_p3[9]),
        .Q(\p_v1_v_reg_1193_reg[9]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v2_v_reg_1279[0]_i_1 
       (.I0(tmp_18_reg_1236[0]),
        .I1(tmp_19_reg_1214[0]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v2_v_reg_1279[10]_inv_i_1 
       (.I0(tmp_18_reg_1236[10]),
        .I1(tmp_19_reg_1214[10]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v2_v_reg_1279[11]_i_1 
       (.I0(tmp_18_reg_1236[11]),
        .I1(tmp_19_reg_1214[11]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v2_v_reg_1279[12]_i_1 
       (.I0(tmp_18_reg_1236[12]),
        .I1(tmp_19_reg_1214[12]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v2_v_reg_1279[13]_i_1 
       (.I0(tmp_18_reg_1236[13]),
        .I1(tmp_19_reg_1214[13]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v2_v_reg_1279[14]_i_1 
       (.I0(tmp_18_reg_1236[14]),
        .I1(tmp_19_reg_1214[14]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v2_v_reg_1279[15]_i_1 
       (.I0(tmp_18_reg_1236[15]),
        .I1(tmp_19_reg_1214[15]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v2_v_reg_1279[16]_i_1 
       (.I0(tmp_18_reg_1236[16]),
        .I1(tmp_19_reg_1214[16]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v2_v_reg_1279[17]_i_1 
       (.I0(tmp_18_reg_1236[17]),
        .I1(tmp_19_reg_1214[17]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v2_v_reg_1279[18]_i_1 
       (.I0(tmp_18_reg_1236[18]),
        .I1(tmp_19_reg_1214[18]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v2_v_reg_1279[19]_i_1 
       (.I0(tmp_18_reg_1236[19]),
        .I1(tmp_19_reg_1214[19]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v2_v_reg_1279[1]_inv_i_1 
       (.I0(tmp_18_reg_1236[1]),
        .I1(tmp_19_reg_1214[1]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v2_v_reg_1279[20]_i_1 
       (.I0(tmp_18_reg_1236[20]),
        .I1(tmp_19_reg_1214[20]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v2_v_reg_1279[21]_i_1 
       (.I0(tmp_18_reg_1236[21]),
        .I1(tmp_19_reg_1214[21]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v2_v_reg_1279[22]_i_1 
       (.I0(tmp_18_reg_1236[22]),
        .I1(tmp_19_reg_1214[22]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v2_v_reg_1279[23]_i_1 
       (.I0(tmp_18_reg_1236[23]),
        .I1(tmp_19_reg_1214[23]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v2_v_reg_1279[24]_i_1 
       (.I0(tmp_18_reg_1236[24]),
        .I1(tmp_19_reg_1214[24]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v2_v_reg_1279[25]_i_1 
       (.I0(tmp_18_reg_1236[25]),
        .I1(tmp_19_reg_1214[25]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v2_v_reg_1279[2]_inv_i_1 
       (.I0(tmp_18_reg_1236[2]),
        .I1(tmp_19_reg_1214[2]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v2_v_reg_1279[3]_inv_i_1 
       (.I0(tmp_18_reg_1236[3]),
        .I1(tmp_19_reg_1214[3]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v2_v_reg_1279[4]_inv_i_1 
       (.I0(tmp_18_reg_1236[4]),
        .I1(tmp_19_reg_1214[4]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v2_v_reg_1279[5]_inv_i_1 
       (.I0(tmp_18_reg_1236[5]),
        .I1(tmp_19_reg_1214[5]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v2_v_reg_1279[6]_inv_i_1 
       (.I0(tmp_18_reg_1236[6]),
        .I1(tmp_19_reg_1214[6]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v2_v_reg_1279[7]_inv_i_1 
       (.I0(tmp_18_reg_1236[7]),
        .I1(tmp_19_reg_1214[7]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v2_v_reg_1279[8]_inv_i_1 
       (.I0(tmp_18_reg_1236[8]),
        .I1(tmp_19_reg_1214[8]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v2_v_reg_1279[9]_inv_i_1 
       (.I0(tmp_18_reg_1236[9]),
        .I1(tmp_19_reg_1214[9]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(p_v2_v_fu_660_p3[9]));
  FDRE \p_v2_v_reg_1279_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[0]),
        .Q(p_v2_v_reg_1279[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v2_v_reg_1279_reg[10]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[10]),
        .Q(\p_v2_v_reg_1279_reg[10]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v2_v_reg_1279_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[11]),
        .Q(p_v2_v_reg_1279[11]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1279_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[12]),
        .Q(p_v2_v_reg_1279[12]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1279_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[13]),
        .Q(p_v2_v_reg_1279[13]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1279_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[14]),
        .Q(p_v2_v_reg_1279[14]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1279_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[15]),
        .Q(p_v2_v_reg_1279[15]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1279_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[16]),
        .Q(p_v2_v_reg_1279[16]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1279_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[17]),
        .Q(p_v2_v_reg_1279[17]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1279_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[18]),
        .Q(p_v2_v_reg_1279[18]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1279_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[19]),
        .Q(p_v2_v_reg_1279[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v2_v_reg_1279_reg[1]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[1]),
        .Q(\p_v2_v_reg_1279_reg[1]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v2_v_reg_1279_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[20]),
        .Q(p_v2_v_reg_1279[20]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1279_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[21]),
        .Q(p_v2_v_reg_1279[21]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1279_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[22]),
        .Q(p_v2_v_reg_1279[22]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1279_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[23]),
        .Q(p_v2_v_reg_1279[23]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1279_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[24]),
        .Q(p_v2_v_reg_1279[24]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1279_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[25]),
        .Q(p_v2_v_reg_1279[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v2_v_reg_1279_reg[2]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[2]),
        .Q(\p_v2_v_reg_1279_reg[2]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v2_v_reg_1279_reg[3]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[3]),
        .Q(\p_v2_v_reg_1279_reg[3]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v2_v_reg_1279_reg[4]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[4]),
        .Q(\p_v2_v_reg_1279_reg[4]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v2_v_reg_1279_reg[5]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[5]),
        .Q(\p_v2_v_reg_1279_reg[5]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v2_v_reg_1279_reg[6]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[6]),
        .Q(\p_v2_v_reg_1279_reg[6]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v2_v_reg_1279_reg[7]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[7]),
        .Q(\p_v2_v_reg_1279_reg[7]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v2_v_reg_1279_reg[8]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[8]),
        .Q(\p_v2_v_reg_1279_reg[8]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v2_v_reg_1279_reg[9]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_v2_v_fu_660_p3[9]),
        .Q(\p_v2_v_reg_1279_reg[9]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v3_v_reg_1330[0]_i_1 
       (.I0(tmp_24_reg_1285[0]),
        .I1(tmp_25_reg_1246[0]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v3_v_reg_1330[10]_inv_i_1 
       (.I0(tmp_24_reg_1285[10]),
        .I1(tmp_25_reg_1246[10]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v3_v_reg_1330[11]_i_1 
       (.I0(tmp_24_reg_1285[11]),
        .I1(tmp_25_reg_1246[11]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v3_v_reg_1330[12]_i_1 
       (.I0(tmp_24_reg_1285[12]),
        .I1(tmp_25_reg_1246[12]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v3_v_reg_1330[13]_i_1 
       (.I0(tmp_24_reg_1285[13]),
        .I1(tmp_25_reg_1246[13]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v3_v_reg_1330[14]_i_1 
       (.I0(tmp_24_reg_1285[14]),
        .I1(tmp_25_reg_1246[14]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v3_v_reg_1330[15]_i_1 
       (.I0(tmp_24_reg_1285[15]),
        .I1(tmp_25_reg_1246[15]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v3_v_reg_1330[16]_i_1 
       (.I0(tmp_24_reg_1285[16]),
        .I1(tmp_25_reg_1246[16]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v3_v_reg_1330[17]_i_1 
       (.I0(tmp_24_reg_1285[17]),
        .I1(tmp_25_reg_1246[17]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v3_v_reg_1330[18]_i_1 
       (.I0(tmp_24_reg_1285[18]),
        .I1(tmp_25_reg_1246[18]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v3_v_reg_1330[19]_i_1 
       (.I0(tmp_24_reg_1285[19]),
        .I1(tmp_25_reg_1246[19]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v3_v_reg_1330[1]_inv_i_1 
       (.I0(tmp_24_reg_1285[1]),
        .I1(tmp_25_reg_1246[1]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v3_v_reg_1330[20]_i_1 
       (.I0(tmp_24_reg_1285[20]),
        .I1(tmp_25_reg_1246[20]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v3_v_reg_1330[21]_i_1 
       (.I0(tmp_24_reg_1285[21]),
        .I1(tmp_25_reg_1246[21]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v3_v_reg_1330[22]_i_1 
       (.I0(tmp_24_reg_1285[22]),
        .I1(tmp_25_reg_1246[22]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v3_v_reg_1330[23]_i_1 
       (.I0(tmp_24_reg_1285[23]),
        .I1(tmp_25_reg_1246[23]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v3_v_reg_1330[24]_i_1 
       (.I0(tmp_24_reg_1285[24]),
        .I1(tmp_25_reg_1246[24]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v3_v_reg_1330[25]_i_1 
       (.I0(tmp_24_reg_1285[25]),
        .I1(tmp_25_reg_1246[25]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v3_v_reg_1330[2]_inv_i_1 
       (.I0(tmp_24_reg_1285[2]),
        .I1(tmp_25_reg_1246[2]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v3_v_reg_1330[3]_inv_i_1 
       (.I0(tmp_24_reg_1285[3]),
        .I1(tmp_25_reg_1246[3]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v3_v_reg_1330[4]_inv_i_1 
       (.I0(tmp_24_reg_1285[4]),
        .I1(tmp_25_reg_1246[4]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v3_v_reg_1330[5]_inv_i_1 
       (.I0(tmp_24_reg_1285[5]),
        .I1(tmp_25_reg_1246[5]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v3_v_reg_1330[6]_inv_i_1 
       (.I0(tmp_24_reg_1285[6]),
        .I1(tmp_25_reg_1246[6]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v3_v_reg_1330[7]_inv_i_1 
       (.I0(tmp_24_reg_1285[7]),
        .I1(tmp_25_reg_1246[7]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v3_v_reg_1330[8]_inv_i_1 
       (.I0(tmp_24_reg_1285[8]),
        .I1(tmp_25_reg_1246[8]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v3_v_reg_1330[9]_inv_i_1 
       (.I0(tmp_24_reg_1285[9]),
        .I1(tmp_25_reg_1246[9]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(p_v3_v_fu_770_p3[9]));
  FDRE \p_v3_v_reg_1330_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[0]),
        .Q(p_v3_v_reg_1330[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v3_v_reg_1330_reg[10]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[10]),
        .Q(\p_v3_v_reg_1330_reg[10]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v3_v_reg_1330_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[11]),
        .Q(p_v3_v_reg_1330[11]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1330_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[12]),
        .Q(p_v3_v_reg_1330[12]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1330_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[13]),
        .Q(p_v3_v_reg_1330[13]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1330_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[14]),
        .Q(p_v3_v_reg_1330[14]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1330_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[15]),
        .Q(p_v3_v_reg_1330[15]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1330_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[16]),
        .Q(p_v3_v_reg_1330[16]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1330_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[17]),
        .Q(p_v3_v_reg_1330[17]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1330_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[18]),
        .Q(p_v3_v_reg_1330[18]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1330_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[19]),
        .Q(p_v3_v_reg_1330[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v3_v_reg_1330_reg[1]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[1]),
        .Q(\p_v3_v_reg_1330_reg[1]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v3_v_reg_1330_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[20]),
        .Q(p_v3_v_reg_1330[20]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1330_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[21]),
        .Q(p_v3_v_reg_1330[21]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1330_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[22]),
        .Q(p_v3_v_reg_1330[22]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1330_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[23]),
        .Q(p_v3_v_reg_1330[23]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1330_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[24]),
        .Q(p_v3_v_reg_1330[24]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1330_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[25]),
        .Q(p_v3_v_reg_1330[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v3_v_reg_1330_reg[2]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[2]),
        .Q(\p_v3_v_reg_1330_reg[2]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v3_v_reg_1330_reg[3]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[3]),
        .Q(\p_v3_v_reg_1330_reg[3]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v3_v_reg_1330_reg[4]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[4]),
        .Q(\p_v3_v_reg_1330_reg[4]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v3_v_reg_1330_reg[5]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[5]),
        .Q(\p_v3_v_reg_1330_reg[5]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v3_v_reg_1330_reg[6]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[6]),
        .Q(\p_v3_v_reg_1330_reg[6]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v3_v_reg_1330_reg[7]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[7]),
        .Q(\p_v3_v_reg_1330_reg[7]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v3_v_reg_1330_reg[8]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[8]),
        .Q(\p_v3_v_reg_1330_reg[8]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v3_v_reg_1330_reg[9]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_v3_v_fu_770_p3[9]),
        .Q(\p_v3_v_reg_1330_reg[9]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v4_v_reg_1219[0]_i_1 
       (.I0(tmp_31_reg_1199[0]),
        .I1(tmp_32_reg_1178[0]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v4_v_reg_1219[10]_inv_i_1 
       (.I0(tmp_31_reg_1199[10]),
        .I1(tmp_32_reg_1178[10]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v4_v_reg_1219[11]_i_1 
       (.I0(tmp_31_reg_1199[11]),
        .I1(tmp_32_reg_1178[11]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v4_v_reg_1219[12]_i_1 
       (.I0(tmp_31_reg_1199[12]),
        .I1(tmp_32_reg_1178[12]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v4_v_reg_1219[13]_i_1 
       (.I0(tmp_31_reg_1199[13]),
        .I1(tmp_32_reg_1178[13]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v4_v_reg_1219[14]_i_1 
       (.I0(tmp_31_reg_1199[14]),
        .I1(tmp_32_reg_1178[14]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v4_v_reg_1219[15]_i_1 
       (.I0(tmp_31_reg_1199[15]),
        .I1(tmp_32_reg_1178[15]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v4_v_reg_1219[16]_i_1 
       (.I0(tmp_31_reg_1199[16]),
        .I1(tmp_32_reg_1178[16]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v4_v_reg_1219[17]_i_1 
       (.I0(tmp_31_reg_1199[17]),
        .I1(tmp_32_reg_1178[17]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v4_v_reg_1219[18]_i_1 
       (.I0(tmp_31_reg_1199[18]),
        .I1(tmp_32_reg_1178[18]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v4_v_reg_1219[19]_i_1 
       (.I0(tmp_31_reg_1199[19]),
        .I1(tmp_32_reg_1178[19]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v4_v_reg_1219[1]_inv_i_1 
       (.I0(tmp_31_reg_1199[1]),
        .I1(tmp_32_reg_1178[1]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v4_v_reg_1219[20]_i_1 
       (.I0(tmp_31_reg_1199[20]),
        .I1(tmp_32_reg_1178[20]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v4_v_reg_1219[21]_i_1 
       (.I0(tmp_31_reg_1199[21]),
        .I1(tmp_32_reg_1178[21]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v4_v_reg_1219[22]_i_1 
       (.I0(tmp_31_reg_1199[22]),
        .I1(tmp_32_reg_1178[22]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v4_v_reg_1219[23]_i_1 
       (.I0(tmp_31_reg_1199[23]),
        .I1(tmp_32_reg_1178[23]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v4_v_reg_1219[24]_i_1 
       (.I0(tmp_31_reg_1199[24]),
        .I1(tmp_32_reg_1178[24]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v4_v_reg_1219[25]_i_1 
       (.I0(tmp_31_reg_1199[25]),
        .I1(tmp_32_reg_1178[25]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v4_v_reg_1219[2]_inv_i_1 
       (.I0(tmp_31_reg_1199[2]),
        .I1(tmp_32_reg_1178[2]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v4_v_reg_1219[3]_inv_i_1 
       (.I0(tmp_31_reg_1199[3]),
        .I1(tmp_32_reg_1178[3]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v4_v_reg_1219[4]_inv_i_1 
       (.I0(tmp_31_reg_1199[4]),
        .I1(tmp_32_reg_1178[4]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v4_v_reg_1219[5]_inv_i_1 
       (.I0(tmp_31_reg_1199[5]),
        .I1(tmp_32_reg_1178[5]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v4_v_reg_1219[6]_inv_i_1 
       (.I0(tmp_31_reg_1199[6]),
        .I1(tmp_32_reg_1178[6]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v4_v_reg_1219[7]_inv_i_1 
       (.I0(tmp_31_reg_1199[7]),
        .I1(tmp_32_reg_1178[7]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v4_v_reg_1219[8]_inv_i_1 
       (.I0(tmp_31_reg_1199[8]),
        .I1(tmp_32_reg_1178[8]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v4_v_reg_1219[9]_inv_i_1 
       (.I0(tmp_31_reg_1199[9]),
        .I1(tmp_32_reg_1178[9]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(p_v4_v_fu_558_p3[9]));
  FDRE \p_v4_v_reg_1219_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[0]),
        .Q(p_v4_v_reg_1219[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v4_v_reg_1219_reg[10]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[10]),
        .Q(\p_v4_v_reg_1219_reg[10]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v4_v_reg_1219_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[11]),
        .Q(p_v4_v_reg_1219[11]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1219_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[12]),
        .Q(p_v4_v_reg_1219[12]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1219_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[13]),
        .Q(p_v4_v_reg_1219[13]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1219_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[14]),
        .Q(p_v4_v_reg_1219[14]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1219_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[15]),
        .Q(p_v4_v_reg_1219[15]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1219_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[16]),
        .Q(p_v4_v_reg_1219[16]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1219_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[17]),
        .Q(p_v4_v_reg_1219[17]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1219_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[18]),
        .Q(p_v4_v_reg_1219[18]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1219_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[19]),
        .Q(p_v4_v_reg_1219[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v4_v_reg_1219_reg[1]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[1]),
        .Q(\p_v4_v_reg_1219_reg[1]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v4_v_reg_1219_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[20]),
        .Q(p_v4_v_reg_1219[20]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1219_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[21]),
        .Q(p_v4_v_reg_1219[21]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1219_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[22]),
        .Q(p_v4_v_reg_1219[22]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1219_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[23]),
        .Q(p_v4_v_reg_1219[23]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1219_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[24]),
        .Q(p_v4_v_reg_1219[24]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1219_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[25]),
        .Q(p_v4_v_reg_1219[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v4_v_reg_1219_reg[2]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[2]),
        .Q(\p_v4_v_reg_1219_reg[2]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v4_v_reg_1219_reg[3]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[3]),
        .Q(\p_v4_v_reg_1219_reg[3]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v4_v_reg_1219_reg[4]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[4]),
        .Q(\p_v4_v_reg_1219_reg[4]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v4_v_reg_1219_reg[5]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[5]),
        .Q(\p_v4_v_reg_1219_reg[5]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v4_v_reg_1219_reg[6]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[6]),
        .Q(\p_v4_v_reg_1219_reg[6]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v4_v_reg_1219_reg[7]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[7]),
        .Q(\p_v4_v_reg_1219_reg[7]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v4_v_reg_1219_reg[8]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[8]),
        .Q(\p_v4_v_reg_1219_reg[8]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v4_v_reg_1219_reg[9]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_v4_v_fu_558_p3[9]),
        .Q(\p_v4_v_reg_1219_reg[9]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v5_v_reg_1366[0]_i_1 
       (.I0(tmp_37_reg_1341[0]),
        .I1(tmp_38_reg_1305[0]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v5_v_reg_1366[10]_inv_i_1 
       (.I0(tmp_37_reg_1341[10]),
        .I1(tmp_38_reg_1305[10]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v5_v_reg_1366[11]_i_1 
       (.I0(tmp_37_reg_1341[11]),
        .I1(tmp_38_reg_1305[11]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v5_v_reg_1366[12]_i_1 
       (.I0(tmp_37_reg_1341[12]),
        .I1(tmp_38_reg_1305[12]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v5_v_reg_1366[13]_i_1 
       (.I0(tmp_37_reg_1341[13]),
        .I1(tmp_38_reg_1305[13]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v5_v_reg_1366[14]_i_1 
       (.I0(tmp_37_reg_1341[14]),
        .I1(tmp_38_reg_1305[14]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v5_v_reg_1366[15]_i_1 
       (.I0(tmp_37_reg_1341[15]),
        .I1(tmp_38_reg_1305[15]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v5_v_reg_1366[16]_i_1 
       (.I0(tmp_37_reg_1341[16]),
        .I1(tmp_38_reg_1305[16]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v5_v_reg_1366[17]_i_1 
       (.I0(tmp_37_reg_1341[17]),
        .I1(tmp_38_reg_1305[17]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v5_v_reg_1366[18]_i_1 
       (.I0(tmp_37_reg_1341[18]),
        .I1(tmp_38_reg_1305[18]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v5_v_reg_1366[19]_i_1 
       (.I0(tmp_37_reg_1341[19]),
        .I1(tmp_38_reg_1305[19]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v5_v_reg_1366[1]_inv_i_1 
       (.I0(tmp_37_reg_1341[1]),
        .I1(tmp_38_reg_1305[1]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v5_v_reg_1366[20]_i_1 
       (.I0(tmp_37_reg_1341[20]),
        .I1(tmp_38_reg_1305[20]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v5_v_reg_1366[21]_i_1 
       (.I0(tmp_37_reg_1341[21]),
        .I1(tmp_38_reg_1305[21]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v5_v_reg_1366[22]_i_1 
       (.I0(tmp_37_reg_1341[22]),
        .I1(tmp_38_reg_1305[22]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v5_v_reg_1366[23]_i_1 
       (.I0(tmp_37_reg_1341[23]),
        .I1(tmp_38_reg_1305[23]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v5_v_reg_1366[24]_i_1 
       (.I0(tmp_37_reg_1341[24]),
        .I1(tmp_38_reg_1305[24]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v5_v_reg_1366[25]_i_1 
       (.I0(tmp_37_reg_1341[25]),
        .I1(tmp_38_reg_1305[25]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v5_v_reg_1366[2]_inv_i_1 
       (.I0(tmp_37_reg_1341[2]),
        .I1(tmp_38_reg_1305[2]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v5_v_reg_1366[3]_inv_i_1 
       (.I0(tmp_37_reg_1341[3]),
        .I1(tmp_38_reg_1305[3]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v5_v_reg_1366[4]_inv_i_1 
       (.I0(tmp_37_reg_1341[4]),
        .I1(tmp_38_reg_1305[4]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v5_v_reg_1366[5]_inv_i_1 
       (.I0(tmp_37_reg_1341[5]),
        .I1(tmp_38_reg_1305[5]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v5_v_reg_1366[6]_inv_i_1 
       (.I0(tmp_37_reg_1341[6]),
        .I1(tmp_38_reg_1305[6]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v5_v_reg_1366[7]_inv_i_1 
       (.I0(tmp_37_reg_1341[7]),
        .I1(tmp_38_reg_1305[7]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v5_v_reg_1366[8]_inv_i_1 
       (.I0(tmp_37_reg_1341[8]),
        .I1(tmp_38_reg_1305[8]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v5_v_reg_1366[9]_inv_i_1 
       (.I0(tmp_37_reg_1341[9]),
        .I1(tmp_38_reg_1305[9]),
        .I2(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(p_v5_v_fu_843_p3[9]));
  FDRE \p_v5_v_reg_1366_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[0]),
        .Q(p_v5_v_reg_1366[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v5_v_reg_1366_reg[10]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[10]),
        .Q(\p_v5_v_reg_1366_reg[10]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v5_v_reg_1366_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[11]),
        .Q(p_v5_v_reg_1366[11]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1366_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[12]),
        .Q(p_v5_v_reg_1366[12]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1366_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[13]),
        .Q(p_v5_v_reg_1366[13]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1366_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[14]),
        .Q(p_v5_v_reg_1366[14]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1366_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[15]),
        .Q(p_v5_v_reg_1366[15]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1366_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[16]),
        .Q(p_v5_v_reg_1366[16]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1366_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[17]),
        .Q(p_v5_v_reg_1366[17]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1366_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[18]),
        .Q(p_v5_v_reg_1366[18]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1366_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[19]),
        .Q(p_v5_v_reg_1366[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v5_v_reg_1366_reg[1]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[1]),
        .Q(\p_v5_v_reg_1366_reg[1]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v5_v_reg_1366_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[20]),
        .Q(p_v5_v_reg_1366[20]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1366_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[21]),
        .Q(p_v5_v_reg_1366[21]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1366_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[22]),
        .Q(p_v5_v_reg_1366[22]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1366_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[23]),
        .Q(p_v5_v_reg_1366[23]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1366_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[24]),
        .Q(p_v5_v_reg_1366[24]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1366_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[25]),
        .Q(p_v5_v_reg_1366[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v5_v_reg_1366_reg[2]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[2]),
        .Q(\p_v5_v_reg_1366_reg[2]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v5_v_reg_1366_reg[3]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[3]),
        .Q(\p_v5_v_reg_1366_reg[3]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v5_v_reg_1366_reg[4]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[4]),
        .Q(\p_v5_v_reg_1366_reg[4]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v5_v_reg_1366_reg[5]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[5]),
        .Q(\p_v5_v_reg_1366_reg[5]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v5_v_reg_1366_reg[6]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[6]),
        .Q(\p_v5_v_reg_1366_reg[6]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v5_v_reg_1366_reg[7]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[7]),
        .Q(\p_v5_v_reg_1366_reg[7]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v5_v_reg_1366_reg[8]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[8]),
        .Q(\p_v5_v_reg_1366_reg[8]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v5_v_reg_1366_reg[9]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_v5_v_fu_843_p3[9]),
        .Q(\p_v5_v_reg_1366_reg[9]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v_v_reg_1225[0]_i_1 
       (.I0(tmp_2_reg_1204[0]),
        .I1(tmp_4_reg_1188[0]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v_v_reg_1225[10]_inv_i_1 
       (.I0(tmp_2_reg_1204[10]),
        .I1(tmp_4_reg_1188[10]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v_v_reg_1225[11]_i_1 
       (.I0(tmp_2_reg_1204[11]),
        .I1(tmp_4_reg_1188[11]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v_v_reg_1225[12]_i_1 
       (.I0(tmp_2_reg_1204[12]),
        .I1(tmp_4_reg_1188[12]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v_v_reg_1225[13]_i_1 
       (.I0(tmp_2_reg_1204[13]),
        .I1(tmp_4_reg_1188[13]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v_v_reg_1225[14]_i_1 
       (.I0(tmp_2_reg_1204[14]),
        .I1(tmp_4_reg_1188[14]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v_v_reg_1225[15]_i_1 
       (.I0(tmp_2_reg_1204[15]),
        .I1(tmp_4_reg_1188[15]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v_v_reg_1225[16]_i_1 
       (.I0(tmp_2_reg_1204[16]),
        .I1(tmp_4_reg_1188[16]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v_v_reg_1225[17]_i_1 
       (.I0(tmp_2_reg_1204[17]),
        .I1(tmp_4_reg_1188[17]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v_v_reg_1225[18]_i_1 
       (.I0(tmp_2_reg_1204[18]),
        .I1(tmp_4_reg_1188[18]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v_v_reg_1225[19]_i_1 
       (.I0(tmp_2_reg_1204[19]),
        .I1(tmp_4_reg_1188[19]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v_v_reg_1225[1]_inv_i_1 
       (.I0(tmp_2_reg_1204[1]),
        .I1(tmp_4_reg_1188[1]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v_v_reg_1225[20]_i_1 
       (.I0(tmp_2_reg_1204[20]),
        .I1(tmp_4_reg_1188[20]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v_v_reg_1225[21]_i_1 
       (.I0(tmp_2_reg_1204[21]),
        .I1(tmp_4_reg_1188[21]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v_v_reg_1225[22]_i_1 
       (.I0(tmp_2_reg_1204[22]),
        .I1(tmp_4_reg_1188[22]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v_v_reg_1225[23]_i_1 
       (.I0(tmp_2_reg_1204[23]),
        .I1(tmp_4_reg_1188[23]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v_v_reg_1225[24]_i_1 
       (.I0(tmp_2_reg_1204[24]),
        .I1(tmp_4_reg_1188[24]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_v_v_reg_1225[25]_i_1 
       (.I0(tmp_2_reg_1204[25]),
        .I1(tmp_4_reg_1188[25]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v_v_reg_1225[2]_inv_i_1 
       (.I0(tmp_2_reg_1204[2]),
        .I1(tmp_4_reg_1188[2]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v_v_reg_1225[3]_inv_i_1 
       (.I0(tmp_2_reg_1204[3]),
        .I1(tmp_4_reg_1188[3]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v_v_reg_1225[4]_inv_i_1 
       (.I0(tmp_2_reg_1204[4]),
        .I1(tmp_4_reg_1188[4]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v_v_reg_1225[5]_inv_i_1 
       (.I0(tmp_2_reg_1204[5]),
        .I1(tmp_4_reg_1188[5]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v_v_reg_1225[6]_inv_i_1 
       (.I0(tmp_2_reg_1204[6]),
        .I1(tmp_4_reg_1188[6]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v_v_reg_1225[7]_inv_i_1 
       (.I0(tmp_2_reg_1204[7]),
        .I1(tmp_4_reg_1188[7]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v_v_reg_1225[8]_inv_i_1 
       (.I0(tmp_2_reg_1204[8]),
        .I1(tmp_4_reg_1188[8]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \p_v_v_reg_1225[9]_inv_i_1 
       (.I0(tmp_2_reg_1204[9]),
        .I1(tmp_4_reg_1188[9]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(p_v_v_fu_563_p3[9]));
  FDRE \p_v_v_reg_1225_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[0]),
        .Q(p_v_v_reg_1225[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v_v_reg_1225_reg[10]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[10]),
        .Q(\p_v_v_reg_1225_reg[10]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v_v_reg_1225_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[11]),
        .Q(p_v_v_reg_1225[11]),
        .R(1'b0));
  FDRE \p_v_v_reg_1225_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[12]),
        .Q(p_v_v_reg_1225[12]),
        .R(1'b0));
  FDRE \p_v_v_reg_1225_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[13]),
        .Q(p_v_v_reg_1225[13]),
        .R(1'b0));
  FDRE \p_v_v_reg_1225_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[14]),
        .Q(p_v_v_reg_1225[14]),
        .R(1'b0));
  FDRE \p_v_v_reg_1225_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[15]),
        .Q(p_v_v_reg_1225[15]),
        .R(1'b0));
  FDRE \p_v_v_reg_1225_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[16]),
        .Q(p_v_v_reg_1225[16]),
        .R(1'b0));
  FDRE \p_v_v_reg_1225_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[17]),
        .Q(p_v_v_reg_1225[17]),
        .R(1'b0));
  FDRE \p_v_v_reg_1225_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[18]),
        .Q(p_v_v_reg_1225[18]),
        .R(1'b0));
  FDRE \p_v_v_reg_1225_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[19]),
        .Q(p_v_v_reg_1225[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v_v_reg_1225_reg[1]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[1]),
        .Q(\p_v_v_reg_1225_reg[1]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v_v_reg_1225_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[20]),
        .Q(p_v_v_reg_1225[20]),
        .R(1'b0));
  FDRE \p_v_v_reg_1225_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[21]),
        .Q(p_v_v_reg_1225[21]),
        .R(1'b0));
  FDRE \p_v_v_reg_1225_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[22]),
        .Q(p_v_v_reg_1225[22]),
        .R(1'b0));
  FDRE \p_v_v_reg_1225_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[23]),
        .Q(p_v_v_reg_1225[23]),
        .R(1'b0));
  FDRE \p_v_v_reg_1225_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[24]),
        .Q(p_v_v_reg_1225[24]),
        .R(1'b0));
  FDRE \p_v_v_reg_1225_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[25]),
        .Q(p_v_v_reg_1225[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v_v_reg_1225_reg[2]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[2]),
        .Q(\p_v_v_reg_1225_reg[2]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v_v_reg_1225_reg[3]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[3]),
        .Q(\p_v_v_reg_1225_reg[3]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v_v_reg_1225_reg[4]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[4]),
        .Q(\p_v_v_reg_1225_reg[4]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v_v_reg_1225_reg[5]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[5]),
        .Q(\p_v_v_reg_1225_reg[5]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v_v_reg_1225_reg[6]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[6]),
        .Q(\p_v_v_reg_1225_reg[6]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v_v_reg_1225_reg[7]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[7]),
        .Q(\p_v_v_reg_1225_reg[7]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v_v_reg_1225_reg[8]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[8]),
        .Q(\p_v_v_reg_1225_reg[8]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v_v_reg_1225_reg[9]_inv 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_15),
        .D(p_v_v_fu_563_p3[9]),
        .Q(\p_v_v_reg_1225_reg[9]_inv_n_0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1074[11]_i_2 
       (.I0(p_Val2_6_reg_1040[11]),
        .O(\r_V_tr_0_tr_reg_1074[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1074[11]_i_3 
       (.I0(p_Val2_6_reg_1040[10]),
        .O(\r_V_tr_0_tr_reg_1074[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1074[11]_i_4 
       (.I0(p_Val2_6_reg_1040[9]),
        .O(\r_V_tr_0_tr_reg_1074[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1074[11]_i_5 
       (.I0(p_Val2_6_reg_1040[8]),
        .O(\r_V_tr_0_tr_reg_1074[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1074[15]_i_2 
       (.I0(p_Val2_6_reg_1040[15]),
        .I1(\p_shl1_reg_1012_reg_n_0_[15] ),
        .O(\r_V_tr_0_tr_reg_1074[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1074[15]_i_3 
       (.I0(p_Val2_6_reg_1040[14]),
        .I1(\p_shl1_reg_1012_reg_n_0_[14] ),
        .O(\r_V_tr_0_tr_reg_1074[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1074[15]_i_4 
       (.I0(p_Val2_6_reg_1040[13]),
        .I1(\p_shl1_reg_1012_reg_n_0_[13] ),
        .O(\r_V_tr_0_tr_reg_1074[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1074[15]_i_5 
       (.I0(p_Val2_6_reg_1040[12]),
        .O(\r_V_tr_0_tr_reg_1074[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1074[19]_i_2 
       (.I0(p_Val2_6_reg_1040[19]),
        .I1(\p_shl1_reg_1012_reg_n_0_[19] ),
        .O(\r_V_tr_0_tr_reg_1074[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1074[19]_i_3 
       (.I0(p_Val2_6_reg_1040[18]),
        .I1(\p_shl1_reg_1012_reg_n_0_[18] ),
        .O(\r_V_tr_0_tr_reg_1074[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1074[19]_i_4 
       (.I0(p_Val2_6_reg_1040[17]),
        .I1(\p_shl1_reg_1012_reg_n_0_[17] ),
        .O(\r_V_tr_0_tr_reg_1074[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1074[19]_i_5 
       (.I0(p_Val2_6_reg_1040[16]),
        .I1(\p_shl1_reg_1012_reg_n_0_[16] ),
        .O(\r_V_tr_0_tr_reg_1074[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1074[23]_i_2 
       (.I0(p_Val2_6_reg_1040[23]),
        .I1(\p_shl1_reg_1012_reg_n_0_[23] ),
        .O(\r_V_tr_0_tr_reg_1074[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1074[23]_i_3 
       (.I0(p_Val2_6_reg_1040[22]),
        .I1(\p_shl1_reg_1012_reg_n_0_[22] ),
        .O(\r_V_tr_0_tr_reg_1074[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1074[23]_i_4 
       (.I0(p_Val2_6_reg_1040[21]),
        .I1(\p_shl1_reg_1012_reg_n_0_[21] ),
        .O(\r_V_tr_0_tr_reg_1074[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1074[23]_i_5 
       (.I0(p_Val2_6_reg_1040[20]),
        .I1(\p_shl1_reg_1012_reg_n_0_[20] ),
        .O(\r_V_tr_0_tr_reg_1074[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1074[27]_i_2 
       (.I0(\p_shl1_reg_1012_reg_n_0_[26] ),
        .I1(p_Val2_6_reg_1040[27]),
        .O(\r_V_tr_0_tr_reg_1074[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1074[27]_i_3 
       (.I0(\p_shl1_reg_1012_reg_n_0_[26] ),
        .I1(p_Val2_6_reg_1040[26]),
        .O(\r_V_tr_0_tr_reg_1074[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1074[27]_i_4 
       (.I0(p_Val2_6_reg_1040[25]),
        .I1(\p_shl1_reg_1012_reg_n_0_[25] ),
        .O(\r_V_tr_0_tr_reg_1074[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1074[27]_i_5 
       (.I0(p_Val2_6_reg_1040[24]),
        .I1(\p_shl1_reg_1012_reg_n_0_[24] ),
        .O(\r_V_tr_0_tr_reg_1074[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1074[3]_i_2 
       (.I0(p_Val2_6_reg_1040[3]),
        .O(\r_V_tr_0_tr_reg_1074[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1074[3]_i_3 
       (.I0(p_Val2_6_reg_1040[2]),
        .O(\r_V_tr_0_tr_reg_1074[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1074[3]_i_4 
       (.I0(p_Val2_6_reg_1040[1]),
        .O(\r_V_tr_0_tr_reg_1074[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1074[3]_i_5 
       (.I0(p_Val2_6_reg_1040[0]),
        .O(\r_V_tr_0_tr_reg_1074[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1074[7]_i_2 
       (.I0(p_Val2_6_reg_1040[7]),
        .O(\r_V_tr_0_tr_reg_1074[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1074[7]_i_3 
       (.I0(p_Val2_6_reg_1040[6]),
        .O(\r_V_tr_0_tr_reg_1074[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1074[7]_i_4 
       (.I0(p_Val2_6_reg_1040[5]),
        .O(\r_V_tr_0_tr_reg_1074[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1074[7]_i_5 
       (.I0(p_Val2_6_reg_1040[4]),
        .O(\r_V_tr_0_tr_reg_1074[7]_i_5_n_0 ));
  FDRE \r_V_tr_0_tr_reg_1074_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[0]),
        .Q(r_V_tr_0_tr_reg_1074[0]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1074_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[10]),
        .Q(r_V_tr_0_tr_reg_1074[10]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1074_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[11]),
        .Q(r_V_tr_0_tr_reg_1074[11]),
        .R(1'b0));
  CARRY4 \r_V_tr_0_tr_reg_1074_reg[11]_i_1 
       (.CI(\r_V_tr_0_tr_reg_1074_reg[7]_i_1_n_0 ),
        .CO({\r_V_tr_0_tr_reg_1074_reg[11]_i_1_n_0 ,\r_V_tr_0_tr_reg_1074_reg[11]_i_1_n_1 ,\r_V_tr_0_tr_reg_1074_reg[11]_i_1_n_2 ,\r_V_tr_0_tr_reg_1074_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_reg_1040[11:8]),
        .O(r_V_tr_0_tr_fu_341_p2[11:8]),
        .S({\r_V_tr_0_tr_reg_1074[11]_i_2_n_0 ,\r_V_tr_0_tr_reg_1074[11]_i_3_n_0 ,\r_V_tr_0_tr_reg_1074[11]_i_4_n_0 ,\r_V_tr_0_tr_reg_1074[11]_i_5_n_0 }));
  FDRE \r_V_tr_0_tr_reg_1074_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[12]),
        .Q(r_V_tr_0_tr_reg_1074[12]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1074_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[13]),
        .Q(r_V_tr_0_tr_reg_1074[13]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1074_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[14]),
        .Q(r_V_tr_0_tr_reg_1074[14]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1074_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[15]),
        .Q(r_V_tr_0_tr_reg_1074[15]),
        .R(1'b0));
  CARRY4 \r_V_tr_0_tr_reg_1074_reg[15]_i_1 
       (.CI(\r_V_tr_0_tr_reg_1074_reg[11]_i_1_n_0 ),
        .CO({\r_V_tr_0_tr_reg_1074_reg[15]_i_1_n_0 ,\r_V_tr_0_tr_reg_1074_reg[15]_i_1_n_1 ,\r_V_tr_0_tr_reg_1074_reg[15]_i_1_n_2 ,\r_V_tr_0_tr_reg_1074_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_reg_1040[15:12]),
        .O(r_V_tr_0_tr_fu_341_p2[15:12]),
        .S({\r_V_tr_0_tr_reg_1074[15]_i_2_n_0 ,\r_V_tr_0_tr_reg_1074[15]_i_3_n_0 ,\r_V_tr_0_tr_reg_1074[15]_i_4_n_0 ,\r_V_tr_0_tr_reg_1074[15]_i_5_n_0 }));
  FDRE \r_V_tr_0_tr_reg_1074_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[16]),
        .Q(r_V_tr_0_tr_reg_1074[16]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1074_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[17]),
        .Q(r_V_tr_0_tr_reg_1074[17]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1074_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[18]),
        .Q(r_V_tr_0_tr_reg_1074[18]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1074_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[19]),
        .Q(r_V_tr_0_tr_reg_1074[19]),
        .R(1'b0));
  CARRY4 \r_V_tr_0_tr_reg_1074_reg[19]_i_1 
       (.CI(\r_V_tr_0_tr_reg_1074_reg[15]_i_1_n_0 ),
        .CO({\r_V_tr_0_tr_reg_1074_reg[19]_i_1_n_0 ,\r_V_tr_0_tr_reg_1074_reg[19]_i_1_n_1 ,\r_V_tr_0_tr_reg_1074_reg[19]_i_1_n_2 ,\r_V_tr_0_tr_reg_1074_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_reg_1040[19:16]),
        .O(r_V_tr_0_tr_fu_341_p2[19:16]),
        .S({\r_V_tr_0_tr_reg_1074[19]_i_2_n_0 ,\r_V_tr_0_tr_reg_1074[19]_i_3_n_0 ,\r_V_tr_0_tr_reg_1074[19]_i_4_n_0 ,\r_V_tr_0_tr_reg_1074[19]_i_5_n_0 }));
  FDRE \r_V_tr_0_tr_reg_1074_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[1]),
        .Q(r_V_tr_0_tr_reg_1074[1]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1074_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[20]),
        .Q(r_V_tr_0_tr_reg_1074[20]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1074_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[21]),
        .Q(r_V_tr_0_tr_reg_1074[21]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1074_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[22]),
        .Q(r_V_tr_0_tr_reg_1074[22]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1074_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[23]),
        .Q(r_V_tr_0_tr_reg_1074[23]),
        .R(1'b0));
  CARRY4 \r_V_tr_0_tr_reg_1074_reg[23]_i_1 
       (.CI(\r_V_tr_0_tr_reg_1074_reg[19]_i_1_n_0 ),
        .CO({\r_V_tr_0_tr_reg_1074_reg[23]_i_1_n_0 ,\r_V_tr_0_tr_reg_1074_reg[23]_i_1_n_1 ,\r_V_tr_0_tr_reg_1074_reg[23]_i_1_n_2 ,\r_V_tr_0_tr_reg_1074_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_reg_1040[23:20]),
        .O(r_V_tr_0_tr_fu_341_p2[23:20]),
        .S({\r_V_tr_0_tr_reg_1074[23]_i_2_n_0 ,\r_V_tr_0_tr_reg_1074[23]_i_3_n_0 ,\r_V_tr_0_tr_reg_1074[23]_i_4_n_0 ,\r_V_tr_0_tr_reg_1074[23]_i_5_n_0 }));
  FDRE \r_V_tr_0_tr_reg_1074_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[24]),
        .Q(r_V_tr_0_tr_reg_1074[24]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1074_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[25]),
        .Q(r_V_tr_0_tr_reg_1074[25]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1074_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[26]),
        .Q(r_V_tr_0_tr_reg_1074[26]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1074_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[27]),
        .Q(r_V_tr_0_tr_reg_1074[27]),
        .R(1'b0));
  CARRY4 \r_V_tr_0_tr_reg_1074_reg[27]_i_1 
       (.CI(\r_V_tr_0_tr_reg_1074_reg[23]_i_1_n_0 ),
        .CO({\r_V_tr_0_tr_reg_1074_reg[27]_i_1_n_0 ,\r_V_tr_0_tr_reg_1074_reg[27]_i_1_n_1 ,\r_V_tr_0_tr_reg_1074_reg[27]_i_1_n_2 ,\r_V_tr_0_tr_reg_1074_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_shl1_reg_1012_reg_n_0_[26] ,p_Val2_6_reg_1040[26:24]}),
        .O(r_V_tr_0_tr_fu_341_p2[27:24]),
        .S({\r_V_tr_0_tr_reg_1074[27]_i_2_n_0 ,\r_V_tr_0_tr_reg_1074[27]_i_3_n_0 ,\r_V_tr_0_tr_reg_1074[27]_i_4_n_0 ,\r_V_tr_0_tr_reg_1074[27]_i_5_n_0 }));
  FDRE \r_V_tr_0_tr_reg_1074_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[2]),
        .Q(r_V_tr_0_tr_reg_1074[2]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1074_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[3]),
        .Q(r_V_tr_0_tr_reg_1074[3]),
        .R(1'b0));
  CARRY4 \r_V_tr_0_tr_reg_1074_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_tr_0_tr_reg_1074_reg[3]_i_1_n_0 ,\r_V_tr_0_tr_reg_1074_reg[3]_i_1_n_1 ,\r_V_tr_0_tr_reg_1074_reg[3]_i_1_n_2 ,\r_V_tr_0_tr_reg_1074_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(p_Val2_6_reg_1040[3:0]),
        .O(r_V_tr_0_tr_fu_341_p2[3:0]),
        .S({\r_V_tr_0_tr_reg_1074[3]_i_2_n_0 ,\r_V_tr_0_tr_reg_1074[3]_i_3_n_0 ,\r_V_tr_0_tr_reg_1074[3]_i_4_n_0 ,\r_V_tr_0_tr_reg_1074[3]_i_5_n_0 }));
  FDRE \r_V_tr_0_tr_reg_1074_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[4]),
        .Q(r_V_tr_0_tr_reg_1074[4]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1074_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[5]),
        .Q(r_V_tr_0_tr_reg_1074[5]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1074_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[6]),
        .Q(r_V_tr_0_tr_reg_1074[6]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1074_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[7]),
        .Q(r_V_tr_0_tr_reg_1074[7]),
        .R(1'b0));
  CARRY4 \r_V_tr_0_tr_reg_1074_reg[7]_i_1 
       (.CI(\r_V_tr_0_tr_reg_1074_reg[3]_i_1_n_0 ),
        .CO({\r_V_tr_0_tr_reg_1074_reg[7]_i_1_n_0 ,\r_V_tr_0_tr_reg_1074_reg[7]_i_1_n_1 ,\r_V_tr_0_tr_reg_1074_reg[7]_i_1_n_2 ,\r_V_tr_0_tr_reg_1074_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_reg_1040[7:4]),
        .O(r_V_tr_0_tr_fu_341_p2[7:4]),
        .S({\r_V_tr_0_tr_reg_1074[7]_i_2_n_0 ,\r_V_tr_0_tr_reg_1074[7]_i_3_n_0 ,\r_V_tr_0_tr_reg_1074[7]_i_4_n_0 ,\r_V_tr_0_tr_reg_1074[7]_i_5_n_0 }));
  FDRE \r_V_tr_0_tr_reg_1074_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[8]),
        .Q(r_V_tr_0_tr_reg_1074[8]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1074_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[9]),
        .Q(r_V_tr_0_tr_reg_1074[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_1022[15]_i_2 
       (.I0(tmp_5_reg_995[2]),
        .I1(tmp_12_cast_fu_266_p1[15]),
        .O(\r_V_tr_1_tr_reg_1022[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_1022[15]_i_3 
       (.I0(tmp_5_reg_995[1]),
        .I1(tmp_12_cast_fu_266_p1[14]),
        .O(\r_V_tr_1_tr_reg_1022[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_1022[15]_i_4 
       (.I0(tmp_5_reg_995[0]),
        .I1(tmp_12_cast_fu_266_p1[13]),
        .O(\r_V_tr_1_tr_reg_1022[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_1022[19]_i_2 
       (.I0(tmp_5_reg_995[6]),
        .I1(tmp_12_cast_fu_266_p1[19]),
        .O(\r_V_tr_1_tr_reg_1022[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_1022[19]_i_3 
       (.I0(tmp_5_reg_995[5]),
        .I1(tmp_12_cast_fu_266_p1[18]),
        .O(\r_V_tr_1_tr_reg_1022[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_1022[19]_i_4 
       (.I0(tmp_5_reg_995[4]),
        .I1(tmp_12_cast_fu_266_p1[17]),
        .O(\r_V_tr_1_tr_reg_1022[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_1022[19]_i_5 
       (.I0(tmp_5_reg_995[3]),
        .I1(tmp_12_cast_fu_266_p1[16]),
        .O(\r_V_tr_1_tr_reg_1022[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_1022[23]_i_2 
       (.I0(tmp_5_reg_995[10]),
        .I1(tmp_12_cast_fu_266_p1[23]),
        .O(\r_V_tr_1_tr_reg_1022[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_1022[23]_i_3 
       (.I0(tmp_5_reg_995[9]),
        .I1(tmp_12_cast_fu_266_p1[22]),
        .O(\r_V_tr_1_tr_reg_1022[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_1022[23]_i_4 
       (.I0(tmp_5_reg_995[8]),
        .I1(tmp_12_cast_fu_266_p1[21]),
        .O(\r_V_tr_1_tr_reg_1022[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_1022[23]_i_5 
       (.I0(tmp_5_reg_995[7]),
        .I1(tmp_12_cast_fu_266_p1[20]),
        .O(\r_V_tr_1_tr_reg_1022[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_1_tr_reg_1022[26]_i_3 
       (.I0(tmp_5_reg_995[13]),
        .O(\r_V_tr_1_tr_reg_1022[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_1022[26]_i_4 
       (.I0(tmp_5_reg_995[13]),
        .I1(tmp_12_cast_fu_266_p1[26]),
        .O(\r_V_tr_1_tr_reg_1022[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_1022[26]_i_5 
       (.I0(tmp_5_reg_995[12]),
        .I1(tmp_12_cast_fu_266_p1[25]),
        .O(\r_V_tr_1_tr_reg_1022[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_1022[26]_i_6 
       (.I0(tmp_5_reg_995[11]),
        .I1(tmp_12_cast_fu_266_p1[24]),
        .O(\r_V_tr_1_tr_reg_1022[26]_i_6_n_0 ));
  FDRE \r_V_tr_1_tr_reg_1022_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(r_V_tr_1_tr_fu_274_p2[13]),
        .Q(\r_V_tr_1_tr_reg_1022_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \r_V_tr_1_tr_reg_1022_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(r_V_tr_1_tr_fu_274_p2[14]),
        .Q(\r_V_tr_1_tr_reg_1022_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \r_V_tr_1_tr_reg_1022_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(r_V_tr_1_tr_fu_274_p2[15]),
        .Q(\r_V_tr_1_tr_reg_1022_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \r_V_tr_1_tr_reg_1022_reg[15]_i_1 
       (.CI(1'b0),
        .CO({\r_V_tr_1_tr_reg_1022_reg[15]_i_1_n_0 ,\r_V_tr_1_tr_reg_1022_reg[15]_i_1_n_1 ,\r_V_tr_1_tr_reg_1022_reg[15]_i_1_n_2 ,\r_V_tr_1_tr_reg_1022_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_5_reg_995[2:0],1'b0}),
        .O({r_V_tr_1_tr_fu_274_p2[15:13],\NLW_r_V_tr_1_tr_reg_1022_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\r_V_tr_1_tr_reg_1022[15]_i_2_n_0 ,\r_V_tr_1_tr_reg_1022[15]_i_3_n_0 ,\r_V_tr_1_tr_reg_1022[15]_i_4_n_0 ,1'b0}));
  FDRE \r_V_tr_1_tr_reg_1022_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(r_V_tr_1_tr_fu_274_p2[16]),
        .Q(\r_V_tr_1_tr_reg_1022_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \r_V_tr_1_tr_reg_1022_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(r_V_tr_1_tr_fu_274_p2[17]),
        .Q(\r_V_tr_1_tr_reg_1022_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \r_V_tr_1_tr_reg_1022_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(r_V_tr_1_tr_fu_274_p2[18]),
        .Q(\r_V_tr_1_tr_reg_1022_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \r_V_tr_1_tr_reg_1022_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(r_V_tr_1_tr_fu_274_p2[19]),
        .Q(\r_V_tr_1_tr_reg_1022_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \r_V_tr_1_tr_reg_1022_reg[19]_i_1 
       (.CI(\r_V_tr_1_tr_reg_1022_reg[15]_i_1_n_0 ),
        .CO({\r_V_tr_1_tr_reg_1022_reg[19]_i_1_n_0 ,\r_V_tr_1_tr_reg_1022_reg[19]_i_1_n_1 ,\r_V_tr_1_tr_reg_1022_reg[19]_i_1_n_2 ,\r_V_tr_1_tr_reg_1022_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_5_reg_995[6:3]),
        .O(r_V_tr_1_tr_fu_274_p2[19:16]),
        .S({\r_V_tr_1_tr_reg_1022[19]_i_2_n_0 ,\r_V_tr_1_tr_reg_1022[19]_i_3_n_0 ,\r_V_tr_1_tr_reg_1022[19]_i_4_n_0 ,\r_V_tr_1_tr_reg_1022[19]_i_5_n_0 }));
  FDRE \r_V_tr_1_tr_reg_1022_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(r_V_tr_1_tr_fu_274_p2[20]),
        .Q(\r_V_tr_1_tr_reg_1022_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \r_V_tr_1_tr_reg_1022_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(r_V_tr_1_tr_fu_274_p2[21]),
        .Q(\r_V_tr_1_tr_reg_1022_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \r_V_tr_1_tr_reg_1022_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(r_V_tr_1_tr_fu_274_p2[22]),
        .Q(\r_V_tr_1_tr_reg_1022_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \r_V_tr_1_tr_reg_1022_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(r_V_tr_1_tr_fu_274_p2[23]),
        .Q(\r_V_tr_1_tr_reg_1022_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \r_V_tr_1_tr_reg_1022_reg[23]_i_1 
       (.CI(\r_V_tr_1_tr_reg_1022_reg[19]_i_1_n_0 ),
        .CO({\r_V_tr_1_tr_reg_1022_reg[23]_i_1_n_0 ,\r_V_tr_1_tr_reg_1022_reg[23]_i_1_n_1 ,\r_V_tr_1_tr_reg_1022_reg[23]_i_1_n_2 ,\r_V_tr_1_tr_reg_1022_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_5_reg_995[10:7]),
        .O(r_V_tr_1_tr_fu_274_p2[23:20]),
        .S({\r_V_tr_1_tr_reg_1022[23]_i_2_n_0 ,\r_V_tr_1_tr_reg_1022[23]_i_3_n_0 ,\r_V_tr_1_tr_reg_1022[23]_i_4_n_0 ,\r_V_tr_1_tr_reg_1022[23]_i_5_n_0 }));
  FDRE \r_V_tr_1_tr_reg_1022_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(r_V_tr_1_tr_fu_274_p2[24]),
        .Q(\r_V_tr_1_tr_reg_1022_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \r_V_tr_1_tr_reg_1022_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(r_V_tr_1_tr_fu_274_p2[25]),
        .Q(\r_V_tr_1_tr_reg_1022_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \r_V_tr_1_tr_reg_1022_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(r_V_tr_1_tr_fu_274_p2[26]),
        .Q(\r_V_tr_1_tr_reg_1022_reg_n_0_[26] ),
        .R(1'b0));
  CARRY4 \r_V_tr_1_tr_reg_1022_reg[26]_i_2 
       (.CI(\r_V_tr_1_tr_reg_1022_reg[23]_i_1_n_0 ),
        .CO({\NLW_r_V_tr_1_tr_reg_1022_reg[26]_i_2_CO_UNCONNECTED [3],\r_V_tr_1_tr_reg_1022_reg[26]_i_2_n_1 ,\r_V_tr_1_tr_reg_1022_reg[26]_i_2_n_2 ,\r_V_tr_1_tr_reg_1022_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\r_V_tr_1_tr_reg_1022[26]_i_3_n_0 ,tmp_5_reg_995[12:11]}),
        .O(r_V_tr_1_tr_fu_274_p2[27:24]),
        .S({1'b1,\r_V_tr_1_tr_reg_1022[26]_i_4_n_0 ,\r_V_tr_1_tr_reg_1022[26]_i_5_n_0 ,\r_V_tr_1_tr_reg_1022[26]_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1110[11]_i_2 
       (.I0(p_Val2_6_2_reg_1085[11]),
        .O(\r_V_tr_2_tr_reg_1110[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1110[11]_i_3 
       (.I0(p_Val2_6_2_reg_1085[10]),
        .O(\r_V_tr_2_tr_reg_1110[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1110[11]_i_4 
       (.I0(p_Val2_6_2_reg_1085[9]),
        .O(\r_V_tr_2_tr_reg_1110[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1110[11]_i_5 
       (.I0(p_Val2_6_2_reg_1085[8]),
        .O(\r_V_tr_2_tr_reg_1110[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1110[15]_i_2 
       (.I0(p_Val2_6_2_reg_1085[15]),
        .I1(tmp_9_cast_reg_1067_reg__0[2]),
        .O(\r_V_tr_2_tr_reg_1110[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1110[15]_i_3 
       (.I0(p_Val2_6_2_reg_1085[14]),
        .I1(tmp_9_cast_reg_1067_reg__0[1]),
        .O(\r_V_tr_2_tr_reg_1110[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1110[15]_i_4 
       (.I0(p_Val2_6_2_reg_1085[13]),
        .I1(tmp_9_cast_reg_1067_reg__0[0]),
        .O(\r_V_tr_2_tr_reg_1110[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1110[15]_i_5 
       (.I0(p_Val2_6_2_reg_1085[12]),
        .O(\r_V_tr_2_tr_reg_1110[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1110[19]_i_2 
       (.I0(p_Val2_6_2_reg_1085[19]),
        .I1(tmp_9_cast_reg_1067_reg__0[6]),
        .O(\r_V_tr_2_tr_reg_1110[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1110[19]_i_3 
       (.I0(p_Val2_6_2_reg_1085[18]),
        .I1(tmp_9_cast_reg_1067_reg__0[5]),
        .O(\r_V_tr_2_tr_reg_1110[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1110[19]_i_4 
       (.I0(p_Val2_6_2_reg_1085[17]),
        .I1(tmp_9_cast_reg_1067_reg__0[4]),
        .O(\r_V_tr_2_tr_reg_1110[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1110[19]_i_5 
       (.I0(p_Val2_6_2_reg_1085[16]),
        .I1(tmp_9_cast_reg_1067_reg__0[3]),
        .O(\r_V_tr_2_tr_reg_1110[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1110[23]_i_2 
       (.I0(p_Val2_6_2_reg_1085[23]),
        .I1(tmp_9_cast_reg_1067_reg__0[10]),
        .O(\r_V_tr_2_tr_reg_1110[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1110[23]_i_3 
       (.I0(p_Val2_6_2_reg_1085[22]),
        .I1(tmp_9_cast_reg_1067_reg__0[9]),
        .O(\r_V_tr_2_tr_reg_1110[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1110[23]_i_4 
       (.I0(p_Val2_6_2_reg_1085[21]),
        .I1(tmp_9_cast_reg_1067_reg__0[8]),
        .O(\r_V_tr_2_tr_reg_1110[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1110[23]_i_5 
       (.I0(p_Val2_6_2_reg_1085[20]),
        .I1(tmp_9_cast_reg_1067_reg__0[7]),
        .O(\r_V_tr_2_tr_reg_1110[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1110[27]_i_2 
       (.I0(tmp_9_cast_reg_1067_reg__0[13]),
        .I1(p_Val2_6_2_reg_1085[27]),
        .O(\r_V_tr_2_tr_reg_1110[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1110[27]_i_3 
       (.I0(p_Val2_6_2_reg_1085[26]),
        .I1(tmp_9_cast_reg_1067_reg__0[13]),
        .O(\r_V_tr_2_tr_reg_1110[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1110[27]_i_4 
       (.I0(p_Val2_6_2_reg_1085[25]),
        .I1(tmp_9_cast_reg_1067_reg__0[12]),
        .O(\r_V_tr_2_tr_reg_1110[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1110[27]_i_5 
       (.I0(p_Val2_6_2_reg_1085[24]),
        .I1(tmp_9_cast_reg_1067_reg__0[11]),
        .O(\r_V_tr_2_tr_reg_1110[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1110[3]_i_2 
       (.I0(p_Val2_6_2_reg_1085[3]),
        .O(\r_V_tr_2_tr_reg_1110[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1110[3]_i_3 
       (.I0(p_Val2_6_2_reg_1085[2]),
        .O(\r_V_tr_2_tr_reg_1110[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1110[3]_i_4 
       (.I0(p_Val2_6_2_reg_1085[1]),
        .O(\r_V_tr_2_tr_reg_1110[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1110[3]_i_5 
       (.I0(p_Val2_6_2_reg_1085[0]),
        .O(\r_V_tr_2_tr_reg_1110[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1110[7]_i_2 
       (.I0(p_Val2_6_2_reg_1085[7]),
        .O(\r_V_tr_2_tr_reg_1110[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1110[7]_i_3 
       (.I0(p_Val2_6_2_reg_1085[6]),
        .O(\r_V_tr_2_tr_reg_1110[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1110[7]_i_4 
       (.I0(p_Val2_6_2_reg_1085[5]),
        .O(\r_V_tr_2_tr_reg_1110[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1110[7]_i_5 
       (.I0(p_Val2_6_2_reg_1085[4]),
        .O(\r_V_tr_2_tr_reg_1110[7]_i_5_n_0 ));
  FDRE \r_V_tr_2_tr_reg_1110_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[0]),
        .Q(r_V_tr_2_tr_reg_1110[0]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1110_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[10]),
        .Q(r_V_tr_2_tr_reg_1110[10]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1110_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[11]),
        .Q(r_V_tr_2_tr_reg_1110[11]),
        .R(1'b0));
  CARRY4 \r_V_tr_2_tr_reg_1110_reg[11]_i_1 
       (.CI(\r_V_tr_2_tr_reg_1110_reg[7]_i_1_n_0 ),
        .CO({\r_V_tr_2_tr_reg_1110_reg[11]_i_1_n_0 ,\r_V_tr_2_tr_reg_1110_reg[11]_i_1_n_1 ,\r_V_tr_2_tr_reg_1110_reg[11]_i_1_n_2 ,\r_V_tr_2_tr_reg_1110_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_2_reg_1085[11:8]),
        .O(r_V_tr_2_tr_fu_396_p2[11:8]),
        .S({\r_V_tr_2_tr_reg_1110[11]_i_2_n_0 ,\r_V_tr_2_tr_reg_1110[11]_i_3_n_0 ,\r_V_tr_2_tr_reg_1110[11]_i_4_n_0 ,\r_V_tr_2_tr_reg_1110[11]_i_5_n_0 }));
  FDRE \r_V_tr_2_tr_reg_1110_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[12]),
        .Q(r_V_tr_2_tr_reg_1110[12]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1110_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[13]),
        .Q(r_V_tr_2_tr_reg_1110[13]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1110_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[14]),
        .Q(r_V_tr_2_tr_reg_1110[14]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1110_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[15]),
        .Q(r_V_tr_2_tr_reg_1110[15]),
        .R(1'b0));
  CARRY4 \r_V_tr_2_tr_reg_1110_reg[15]_i_1 
       (.CI(\r_V_tr_2_tr_reg_1110_reg[11]_i_1_n_0 ),
        .CO({\r_V_tr_2_tr_reg_1110_reg[15]_i_1_n_0 ,\r_V_tr_2_tr_reg_1110_reg[15]_i_1_n_1 ,\r_V_tr_2_tr_reg_1110_reg[15]_i_1_n_2 ,\r_V_tr_2_tr_reg_1110_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_2_reg_1085[15:12]),
        .O(r_V_tr_2_tr_fu_396_p2[15:12]),
        .S({\r_V_tr_2_tr_reg_1110[15]_i_2_n_0 ,\r_V_tr_2_tr_reg_1110[15]_i_3_n_0 ,\r_V_tr_2_tr_reg_1110[15]_i_4_n_0 ,\r_V_tr_2_tr_reg_1110[15]_i_5_n_0 }));
  FDRE \r_V_tr_2_tr_reg_1110_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[16]),
        .Q(r_V_tr_2_tr_reg_1110[16]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1110_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[17]),
        .Q(r_V_tr_2_tr_reg_1110[17]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1110_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[18]),
        .Q(r_V_tr_2_tr_reg_1110[18]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1110_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[19]),
        .Q(r_V_tr_2_tr_reg_1110[19]),
        .R(1'b0));
  CARRY4 \r_V_tr_2_tr_reg_1110_reg[19]_i_1 
       (.CI(\r_V_tr_2_tr_reg_1110_reg[15]_i_1_n_0 ),
        .CO({\r_V_tr_2_tr_reg_1110_reg[19]_i_1_n_0 ,\r_V_tr_2_tr_reg_1110_reg[19]_i_1_n_1 ,\r_V_tr_2_tr_reg_1110_reg[19]_i_1_n_2 ,\r_V_tr_2_tr_reg_1110_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_2_reg_1085[19:16]),
        .O(r_V_tr_2_tr_fu_396_p2[19:16]),
        .S({\r_V_tr_2_tr_reg_1110[19]_i_2_n_0 ,\r_V_tr_2_tr_reg_1110[19]_i_3_n_0 ,\r_V_tr_2_tr_reg_1110[19]_i_4_n_0 ,\r_V_tr_2_tr_reg_1110[19]_i_5_n_0 }));
  FDRE \r_V_tr_2_tr_reg_1110_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[1]),
        .Q(r_V_tr_2_tr_reg_1110[1]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1110_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[20]),
        .Q(r_V_tr_2_tr_reg_1110[20]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1110_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[21]),
        .Q(r_V_tr_2_tr_reg_1110[21]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1110_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[22]),
        .Q(r_V_tr_2_tr_reg_1110[22]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1110_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[23]),
        .Q(r_V_tr_2_tr_reg_1110[23]),
        .R(1'b0));
  CARRY4 \r_V_tr_2_tr_reg_1110_reg[23]_i_1 
       (.CI(\r_V_tr_2_tr_reg_1110_reg[19]_i_1_n_0 ),
        .CO({\r_V_tr_2_tr_reg_1110_reg[23]_i_1_n_0 ,\r_V_tr_2_tr_reg_1110_reg[23]_i_1_n_1 ,\r_V_tr_2_tr_reg_1110_reg[23]_i_1_n_2 ,\r_V_tr_2_tr_reg_1110_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_2_reg_1085[23:20]),
        .O(r_V_tr_2_tr_fu_396_p2[23:20]),
        .S({\r_V_tr_2_tr_reg_1110[23]_i_2_n_0 ,\r_V_tr_2_tr_reg_1110[23]_i_3_n_0 ,\r_V_tr_2_tr_reg_1110[23]_i_4_n_0 ,\r_V_tr_2_tr_reg_1110[23]_i_5_n_0 }));
  FDRE \r_V_tr_2_tr_reg_1110_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[24]),
        .Q(r_V_tr_2_tr_reg_1110[24]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1110_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[25]),
        .Q(r_V_tr_2_tr_reg_1110[25]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1110_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[26]),
        .Q(r_V_tr_2_tr_reg_1110[26]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1110_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[27]),
        .Q(r_V_tr_2_tr_reg_1110[27]),
        .R(1'b0));
  CARRY4 \r_V_tr_2_tr_reg_1110_reg[27]_i_1 
       (.CI(\r_V_tr_2_tr_reg_1110_reg[23]_i_1_n_0 ),
        .CO({\r_V_tr_2_tr_reg_1110_reg[27]_i_1_n_0 ,\r_V_tr_2_tr_reg_1110_reg[27]_i_1_n_1 ,\r_V_tr_2_tr_reg_1110_reg[27]_i_1_n_2 ,\r_V_tr_2_tr_reg_1110_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_9_cast_reg_1067_reg__0[13],p_Val2_6_2_reg_1085[26:24]}),
        .O(r_V_tr_2_tr_fu_396_p2[27:24]),
        .S({\r_V_tr_2_tr_reg_1110[27]_i_2_n_0 ,\r_V_tr_2_tr_reg_1110[27]_i_3_n_0 ,\r_V_tr_2_tr_reg_1110[27]_i_4_n_0 ,\r_V_tr_2_tr_reg_1110[27]_i_5_n_0 }));
  FDRE \r_V_tr_2_tr_reg_1110_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[2]),
        .Q(r_V_tr_2_tr_reg_1110[2]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1110_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[3]),
        .Q(r_V_tr_2_tr_reg_1110[3]),
        .R(1'b0));
  CARRY4 \r_V_tr_2_tr_reg_1110_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_tr_2_tr_reg_1110_reg[3]_i_1_n_0 ,\r_V_tr_2_tr_reg_1110_reg[3]_i_1_n_1 ,\r_V_tr_2_tr_reg_1110_reg[3]_i_1_n_2 ,\r_V_tr_2_tr_reg_1110_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(p_Val2_6_2_reg_1085[3:0]),
        .O(r_V_tr_2_tr_fu_396_p2[3:0]),
        .S({\r_V_tr_2_tr_reg_1110[3]_i_2_n_0 ,\r_V_tr_2_tr_reg_1110[3]_i_3_n_0 ,\r_V_tr_2_tr_reg_1110[3]_i_4_n_0 ,\r_V_tr_2_tr_reg_1110[3]_i_5_n_0 }));
  FDRE \r_V_tr_2_tr_reg_1110_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[4]),
        .Q(r_V_tr_2_tr_reg_1110[4]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1110_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[5]),
        .Q(r_V_tr_2_tr_reg_1110[5]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1110_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[6]),
        .Q(r_V_tr_2_tr_reg_1110[6]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1110_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[7]),
        .Q(r_V_tr_2_tr_reg_1110[7]),
        .R(1'b0));
  CARRY4 \r_V_tr_2_tr_reg_1110_reg[7]_i_1 
       (.CI(\r_V_tr_2_tr_reg_1110_reg[3]_i_1_n_0 ),
        .CO({\r_V_tr_2_tr_reg_1110_reg[7]_i_1_n_0 ,\r_V_tr_2_tr_reg_1110_reg[7]_i_1_n_1 ,\r_V_tr_2_tr_reg_1110_reg[7]_i_1_n_2 ,\r_V_tr_2_tr_reg_1110_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_2_reg_1085[7:4]),
        .O(r_V_tr_2_tr_fu_396_p2[7:4]),
        .S({\r_V_tr_2_tr_reg_1110[7]_i_2_n_0 ,\r_V_tr_2_tr_reg_1110[7]_i_3_n_0 ,\r_V_tr_2_tr_reg_1110[7]_i_4_n_0 ,\r_V_tr_2_tr_reg_1110[7]_i_5_n_0 }));
  FDRE \r_V_tr_2_tr_reg_1110_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[8]),
        .Q(r_V_tr_2_tr_reg_1110[8]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1110_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[9]),
        .Q(r_V_tr_2_tr_reg_1110[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1121[13]_i_1 
       (.I0(tmp_9_cast_reg_1067_reg__0[0]),
        .I1(p_Val2_6_3_reg_1090[13]),
        .O(r_V_tr_3_tr_fu_412_p2[13]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1121[16]_i_2 
       (.I0(tmp_9_cast_reg_1067_reg__0[3]),
        .I1(p_Val2_6_3_reg_1090[16]),
        .O(\r_V_tr_3_tr_reg_1121[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1121[16]_i_3 
       (.I0(tmp_9_cast_reg_1067_reg__0[2]),
        .I1(p_Val2_6_3_reg_1090[15]),
        .O(\r_V_tr_3_tr_reg_1121[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1121[16]_i_4 
       (.I0(tmp_9_cast_reg_1067_reg__0[1]),
        .I1(p_Val2_6_3_reg_1090[14]),
        .O(\r_V_tr_3_tr_reg_1121[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1121[16]_i_5 
       (.I0(tmp_9_cast_reg_1067_reg__0[0]),
        .I1(p_Val2_6_3_reg_1090[13]),
        .O(\r_V_tr_3_tr_reg_1121[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1121[20]_i_2 
       (.I0(tmp_9_cast_reg_1067_reg__0[7]),
        .I1(p_Val2_6_3_reg_1090[20]),
        .O(\r_V_tr_3_tr_reg_1121[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1121[20]_i_3 
       (.I0(tmp_9_cast_reg_1067_reg__0[6]),
        .I1(p_Val2_6_3_reg_1090[19]),
        .O(\r_V_tr_3_tr_reg_1121[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1121[20]_i_4 
       (.I0(tmp_9_cast_reg_1067_reg__0[5]),
        .I1(p_Val2_6_3_reg_1090[18]),
        .O(\r_V_tr_3_tr_reg_1121[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1121[20]_i_5 
       (.I0(tmp_9_cast_reg_1067_reg__0[4]),
        .I1(p_Val2_6_3_reg_1090[17]),
        .O(\r_V_tr_3_tr_reg_1121[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1121[24]_i_2 
       (.I0(tmp_9_cast_reg_1067_reg__0[11]),
        .I1(p_Val2_6_3_reg_1090[24]),
        .O(\r_V_tr_3_tr_reg_1121[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1121[24]_i_3 
       (.I0(tmp_9_cast_reg_1067_reg__0[10]),
        .I1(p_Val2_6_3_reg_1090[23]),
        .O(\r_V_tr_3_tr_reg_1121[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1121[24]_i_4 
       (.I0(tmp_9_cast_reg_1067_reg__0[9]),
        .I1(p_Val2_6_3_reg_1090[22]),
        .O(\r_V_tr_3_tr_reg_1121[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1121[24]_i_5 
       (.I0(tmp_9_cast_reg_1067_reg__0[8]),
        .I1(p_Val2_6_3_reg_1090[21]),
        .O(\r_V_tr_3_tr_reg_1121[24]_i_5_n_0 ));
  FDRE \r_V_tr_3_tr_reg_1121_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_3_reg_1090[0]),
        .Q(r_V_tr_3_tr_reg_1121[0]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_3_reg_1090[10]),
        .Q(r_V_tr_3_tr_reg_1121[10]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_3_reg_1090[11]),
        .Q(r_V_tr_3_tr_reg_1121[11]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_3_reg_1090[12]),
        .Q(r_V_tr_3_tr_reg_1121[12]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_3_tr_fu_412_p2[13]),
        .Q(r_V_tr_3_tr_reg_1121[13]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_3_tr_fu_412_p2[14]),
        .Q(r_V_tr_3_tr_reg_1121[14]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_3_tr_fu_412_p2[15]),
        .Q(r_V_tr_3_tr_reg_1121[15]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_3_tr_fu_412_p2[16]),
        .Q(r_V_tr_3_tr_reg_1121[16]),
        .R(1'b0));
  CARRY4 \r_V_tr_3_tr_reg_1121_reg[16]_i_1 
       (.CI(1'b0),
        .CO({\r_V_tr_3_tr_reg_1121_reg[16]_i_1_n_0 ,\r_V_tr_3_tr_reg_1121_reg[16]_i_1_n_1 ,\r_V_tr_3_tr_reg_1121_reg[16]_i_1_n_2 ,\r_V_tr_3_tr_reg_1121_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_9_cast_reg_1067_reg__0[3:0]),
        .O({r_V_tr_3_tr_fu_412_p2[16:14],\NLW_r_V_tr_3_tr_reg_1121_reg[16]_i_1_O_UNCONNECTED [0]}),
        .S({\r_V_tr_3_tr_reg_1121[16]_i_2_n_0 ,\r_V_tr_3_tr_reg_1121[16]_i_3_n_0 ,\r_V_tr_3_tr_reg_1121[16]_i_4_n_0 ,\r_V_tr_3_tr_reg_1121[16]_i_5_n_0 }));
  FDRE \r_V_tr_3_tr_reg_1121_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_3_tr_fu_412_p2[17]),
        .Q(r_V_tr_3_tr_reg_1121[17]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_3_tr_fu_412_p2[18]),
        .Q(r_V_tr_3_tr_reg_1121[18]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_3_tr_fu_412_p2[19]),
        .Q(r_V_tr_3_tr_reg_1121[19]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_3_reg_1090[1]),
        .Q(r_V_tr_3_tr_reg_1121[1]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_3_tr_fu_412_p2[20]),
        .Q(r_V_tr_3_tr_reg_1121[20]),
        .R(1'b0));
  CARRY4 \r_V_tr_3_tr_reg_1121_reg[20]_i_1 
       (.CI(\r_V_tr_3_tr_reg_1121_reg[16]_i_1_n_0 ),
        .CO({\r_V_tr_3_tr_reg_1121_reg[20]_i_1_n_0 ,\r_V_tr_3_tr_reg_1121_reg[20]_i_1_n_1 ,\r_V_tr_3_tr_reg_1121_reg[20]_i_1_n_2 ,\r_V_tr_3_tr_reg_1121_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_9_cast_reg_1067_reg__0[7:4]),
        .O(r_V_tr_3_tr_fu_412_p2[20:17]),
        .S({\r_V_tr_3_tr_reg_1121[20]_i_2_n_0 ,\r_V_tr_3_tr_reg_1121[20]_i_3_n_0 ,\r_V_tr_3_tr_reg_1121[20]_i_4_n_0 ,\r_V_tr_3_tr_reg_1121[20]_i_5_n_0 }));
  FDRE \r_V_tr_3_tr_reg_1121_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_3_tr_fu_412_p2[21]),
        .Q(r_V_tr_3_tr_reg_1121[21]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_3_tr_fu_412_p2[22]),
        .Q(r_V_tr_3_tr_reg_1121[22]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_3_tr_fu_412_p2[23]),
        .Q(r_V_tr_3_tr_reg_1121[23]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_3_tr_fu_412_p2[24]),
        .Q(r_V_tr_3_tr_reg_1121[24]),
        .R(1'b0));
  CARRY4 \r_V_tr_3_tr_reg_1121_reg[24]_i_1 
       (.CI(\r_V_tr_3_tr_reg_1121_reg[20]_i_1_n_0 ),
        .CO({\r_V_tr_3_tr_reg_1121_reg[24]_i_1_n_0 ,\r_V_tr_3_tr_reg_1121_reg[24]_i_1_n_1 ,\r_V_tr_3_tr_reg_1121_reg[24]_i_1_n_2 ,\r_V_tr_3_tr_reg_1121_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_9_cast_reg_1067_reg__0[11:8]),
        .O(r_V_tr_3_tr_fu_412_p2[24:21]),
        .S({\r_V_tr_3_tr_reg_1121[24]_i_2_n_0 ,\r_V_tr_3_tr_reg_1121[24]_i_3_n_0 ,\r_V_tr_3_tr_reg_1121[24]_i_4_n_0 ,\r_V_tr_3_tr_reg_1121[24]_i_5_n_0 }));
  FDRE \r_V_tr_3_tr_reg_1121_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_3_tr_fu_412_p2[25]),
        .Q(r_V_tr_3_tr_reg_1121[25]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_3_tr_fu_412_p2[26]),
        .Q(r_V_tr_3_tr_reg_1121[26]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_3_tr_fu_412_p2[27]),
        .Q(r_V_tr_3_tr_reg_1121[27]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_3_reg_1090[2]),
        .Q(r_V_tr_3_tr_reg_1121[2]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_3_reg_1090[3]),
        .Q(r_V_tr_3_tr_reg_1121[3]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_3_reg_1090[4]),
        .Q(r_V_tr_3_tr_reg_1121[4]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_3_reg_1090[5]),
        .Q(r_V_tr_3_tr_reg_1121[5]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_3_reg_1090[6]),
        .Q(r_V_tr_3_tr_reg_1121[6]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_3_reg_1090[7]),
        .Q(r_V_tr_3_tr_reg_1121[7]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_3_reg_1090[8]),
        .Q(r_V_tr_3_tr_reg_1121[8]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1121_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_3_reg_1090[9]),
        .Q(r_V_tr_3_tr_reg_1121[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1132[13]_i_1 
       (.I0(tmp_9_cast_reg_1067_reg__0[0]),
        .I1(p_Val2_6_5_reg_1100[13]),
        .O(\r_V_tr_5_tr_reg_1132[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1132[16]_i_2 
       (.I0(tmp_9_cast_reg_1067_reg__0[3]),
        .I1(p_Val2_6_5_reg_1100[16]),
        .O(\r_V_tr_5_tr_reg_1132[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1132[16]_i_3 
       (.I0(tmp_9_cast_reg_1067_reg__0[2]),
        .I1(p_Val2_6_5_reg_1100[15]),
        .O(\r_V_tr_5_tr_reg_1132[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1132[16]_i_4 
       (.I0(tmp_9_cast_reg_1067_reg__0[1]),
        .I1(p_Val2_6_5_reg_1100[14]),
        .O(\r_V_tr_5_tr_reg_1132[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1132[16]_i_5 
       (.I0(tmp_9_cast_reg_1067_reg__0[0]),
        .I1(p_Val2_6_5_reg_1100[13]),
        .O(\r_V_tr_5_tr_reg_1132[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1132[20]_i_2 
       (.I0(tmp_9_cast_reg_1067_reg__0[7]),
        .I1(p_Val2_6_5_reg_1100[20]),
        .O(\r_V_tr_5_tr_reg_1132[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1132[20]_i_3 
       (.I0(tmp_9_cast_reg_1067_reg__0[6]),
        .I1(p_Val2_6_5_reg_1100[19]),
        .O(\r_V_tr_5_tr_reg_1132[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1132[20]_i_4 
       (.I0(tmp_9_cast_reg_1067_reg__0[5]),
        .I1(p_Val2_6_5_reg_1100[18]),
        .O(\r_V_tr_5_tr_reg_1132[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1132[20]_i_5 
       (.I0(tmp_9_cast_reg_1067_reg__0[4]),
        .I1(p_Val2_6_5_reg_1100[17]),
        .O(\r_V_tr_5_tr_reg_1132[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1132[24]_i_2 
       (.I0(tmp_9_cast_reg_1067_reg__0[11]),
        .I1(p_Val2_6_5_reg_1100[24]),
        .O(\r_V_tr_5_tr_reg_1132[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1132[24]_i_3 
       (.I0(tmp_9_cast_reg_1067_reg__0[10]),
        .I1(p_Val2_6_5_reg_1100[23]),
        .O(\r_V_tr_5_tr_reg_1132[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1132[24]_i_4 
       (.I0(tmp_9_cast_reg_1067_reg__0[9]),
        .I1(p_Val2_6_5_reg_1100[22]),
        .O(\r_V_tr_5_tr_reg_1132[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1132[24]_i_5 
       (.I0(tmp_9_cast_reg_1067_reg__0[8]),
        .I1(p_Val2_6_5_reg_1100[21]),
        .O(\r_V_tr_5_tr_reg_1132[24]_i_5_n_0 ));
  FDRE \r_V_tr_5_tr_reg_1132_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_5_reg_1100[0]),
        .Q(r_V_tr_5_tr_reg_1132[0]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_5_reg_1100[10]),
        .Q(r_V_tr_5_tr_reg_1132[10]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_5_reg_1100[11]),
        .Q(r_V_tr_5_tr_reg_1132[11]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_5_reg_1100[12]),
        .Q(r_V_tr_5_tr_reg_1132[12]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\r_V_tr_5_tr_reg_1132[13]_i_1_n_0 ),
        .Q(r_V_tr_5_tr_reg_1132[13]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_6 ),
        .Q(r_V_tr_5_tr_reg_1132[14]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_5 ),
        .Q(r_V_tr_5_tr_reg_1132[15]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_4 ),
        .Q(r_V_tr_5_tr_reg_1132[16]),
        .R(1'b0));
  CARRY4 \r_V_tr_5_tr_reg_1132_reg[16]_i_1 
       (.CI(1'b0),
        .CO({\r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_0 ,\r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_1 ,\r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_2 ,\r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_9_cast_reg_1067_reg__0[3:0]),
        .O({\r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_4 ,\r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_5 ,\r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_6 ,\NLW_r_V_tr_5_tr_reg_1132_reg[16]_i_1_O_UNCONNECTED [0]}),
        .S({\r_V_tr_5_tr_reg_1132[16]_i_2_n_0 ,\r_V_tr_5_tr_reg_1132[16]_i_3_n_0 ,\r_V_tr_5_tr_reg_1132[16]_i_4_n_0 ,\r_V_tr_5_tr_reg_1132[16]_i_5_n_0 }));
  FDRE \r_V_tr_5_tr_reg_1132_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_7 ),
        .Q(r_V_tr_5_tr_reg_1132[17]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_6 ),
        .Q(r_V_tr_5_tr_reg_1132[18]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_5 ),
        .Q(r_V_tr_5_tr_reg_1132[19]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_5_reg_1100[1]),
        .Q(r_V_tr_5_tr_reg_1132[1]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_4 ),
        .Q(r_V_tr_5_tr_reg_1132[20]),
        .R(1'b0));
  CARRY4 \r_V_tr_5_tr_reg_1132_reg[20]_i_1 
       (.CI(\r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_0 ),
        .CO({\r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_0 ,\r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_1 ,\r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_2 ,\r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_9_cast_reg_1067_reg__0[7:4]),
        .O({\r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_4 ,\r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_5 ,\r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_6 ,\r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_7 }),
        .S({\r_V_tr_5_tr_reg_1132[20]_i_2_n_0 ,\r_V_tr_5_tr_reg_1132[20]_i_3_n_0 ,\r_V_tr_5_tr_reg_1132[20]_i_4_n_0 ,\r_V_tr_5_tr_reg_1132[20]_i_5_n_0 }));
  FDRE \r_V_tr_5_tr_reg_1132_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_7 ),
        .Q(r_V_tr_5_tr_reg_1132[21]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_6 ),
        .Q(r_V_tr_5_tr_reg_1132[22]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_5 ),
        .Q(r_V_tr_5_tr_reg_1132[23]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_4 ),
        .Q(r_V_tr_5_tr_reg_1132[24]),
        .R(1'b0));
  CARRY4 \r_V_tr_5_tr_reg_1132_reg[24]_i_1 
       (.CI(\r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_0 ),
        .CO({\r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_0 ,\r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_1 ,\r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_2 ,\r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_9_cast_reg_1067_reg__0[11:8]),
        .O({\r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_4 ,\r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_5 ,\r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_6 ,\r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_7 }),
        .S({\r_V_tr_5_tr_reg_1132[24]_i_2_n_0 ,\r_V_tr_5_tr_reg_1132[24]_i_3_n_0 ,\r_V_tr_5_tr_reg_1132[24]_i_4_n_0 ,\r_V_tr_5_tr_reg_1132[24]_i_5_n_0 }));
  FDRE \r_V_tr_5_tr_reg_1132_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\tmp_36_reg_1137_reg[0]_i_2_n_7 ),
        .Q(r_V_tr_5_tr_reg_1132[25]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\tmp_36_reg_1137_reg[0]_i_2_n_6 ),
        .Q(r_V_tr_5_tr_reg_1132[26]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(\tmp_36_reg_1137_reg[0]_i_2_n_5 ),
        .Q(r_V_tr_5_tr_reg_1132[27]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_5_reg_1100[2]),
        .Q(r_V_tr_5_tr_reg_1132[2]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_5_reg_1100[3]),
        .Q(r_V_tr_5_tr_reg_1132[3]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_5_reg_1100[4]),
        .Q(r_V_tr_5_tr_reg_1132[4]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_5_reg_1100[5]),
        .Q(r_V_tr_5_tr_reg_1132[5]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_5_reg_1100[6]),
        .Q(r_V_tr_5_tr_reg_1132[6]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_5_reg_1100[7]),
        .Q(r_V_tr_5_tr_reg_1132[7]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_5_reg_1100[8]),
        .Q(r_V_tr_5_tr_reg_1132[8]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1132_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_6_5_reg_1100[9]),
        .Q(r_V_tr_5_tr_reg_1132[9]),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_59),
        .Q(\rdata_reg[0]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_49),
        .Q(\rdata_reg[10]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_48),
        .Q(\rdata_reg[11]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_47),
        .Q(\rdata_reg[12]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_46),
        .Q(\rdata_reg[13]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_45),
        .Q(\rdata_reg[14]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_44),
        .Q(\rdata_reg[15]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_43),
        .Q(\rdata_reg[16]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_42),
        .Q(\rdata_reg[17]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_41),
        .Q(\rdata_reg[18]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_40),
        .Q(\rdata_reg[19]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_58),
        .Q(\rdata_reg[1]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_39),
        .Q(\rdata_reg[20]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_38),
        .Q(\rdata_reg[21]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_37),
        .Q(\rdata_reg[22]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_36),
        .Q(\rdata_reg[23]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_35),
        .Q(\rdata_reg[24]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_34),
        .Q(\rdata_reg[25]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_33),
        .Q(\rdata_reg[26]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_32),
        .Q(\rdata_reg[27]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_31),
        .Q(\rdata_reg[28]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_30),
        .Q(\rdata_reg[29]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_57),
        .Q(\rdata_reg[2]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_29),
        .Q(\rdata_reg[30]_i_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_4 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mixer_AXILiteS_s_axi_U_n_61),
        .Q(\rdata_reg[31]_i_4_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_28),
        .Q(\rdata_reg[31]_i_5_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_56),
        .Q(\rdata_reg[3]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_55),
        .Q(\rdata_reg[4]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_54),
        .Q(\rdata_reg[5]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_53),
        .Q(\rdata_reg[6]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_52),
        .Q(\rdata_reg[7]_i_4_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_51),
        .Q(\rdata_reg[8]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_50),
        .Q(\rdata_reg[9]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[0] 
       (.C(ap_clk),
        .CE(reg_2430),
        .D(regs_in_V_q0[2]),
        .Q(tmp_12_cast_fu_266_p1[13]),
        .R(1'b0));
  FDRE \reg_243_reg[0]_i_2 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_13),
        .Q(\reg_243_reg[0]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[0]_i_3 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_27),
        .Q(\reg_243_reg[0]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[10] 
       (.C(ap_clk),
        .CE(reg_2430),
        .D(regs_in_V_q0[12]),
        .Q(tmp_12_cast_fu_266_p1[23]),
        .R(1'b0));
  FDRE \reg_243_reg[10]_i_2 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_3),
        .Q(\reg_243_reg[10]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[10]_i_3 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_17),
        .Q(\reg_243_reg[10]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[11] 
       (.C(ap_clk),
        .CE(reg_2430),
        .D(regs_in_V_q0[13]),
        .Q(tmp_12_cast_fu_266_p1[24]),
        .R(1'b0));
  FDRE \reg_243_reg[11]_i_2 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_2),
        .Q(\reg_243_reg[11]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[11]_i_3 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_16),
        .Q(\reg_243_reg[11]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[12] 
       (.C(ap_clk),
        .CE(reg_2430),
        .D(regs_in_V_q0[14]),
        .Q(tmp_12_cast_fu_266_p1[25]),
        .R(1'b0));
  FDRE \reg_243_reg[12]_i_2 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_1),
        .Q(\reg_243_reg[12]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[12]_i_3 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_15),
        .Q(\reg_243_reg[12]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[13] 
       (.C(ap_clk),
        .CE(reg_2430),
        .D(regs_in_V_q0[15]),
        .Q(tmp_12_cast_fu_266_p1[26]),
        .R(1'b0));
  FDRE \reg_243_reg[13]_i_3 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_0),
        .Q(\reg_243_reg[13]_i_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \reg_243_reg[13]_i_4 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regs_in_V_ce0),
        .Q(\reg_243_reg[13]_i_4_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[13]_i_5 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_14),
        .Q(\reg_243_reg[13]_i_5_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[1] 
       (.C(ap_clk),
        .CE(reg_2430),
        .D(regs_in_V_q0[3]),
        .Q(tmp_12_cast_fu_266_p1[14]),
        .R(1'b0));
  FDRE \reg_243_reg[1]_i_2 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_12),
        .Q(\reg_243_reg[1]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[1]_i_3 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_26),
        .Q(\reg_243_reg[1]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[2] 
       (.C(ap_clk),
        .CE(reg_2430),
        .D(regs_in_V_q0[4]),
        .Q(tmp_12_cast_fu_266_p1[15]),
        .R(1'b0));
  FDRE \reg_243_reg[2]_i_2 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_11),
        .Q(\reg_243_reg[2]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[2]_i_3 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_25),
        .Q(\reg_243_reg[2]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[3] 
       (.C(ap_clk),
        .CE(reg_2430),
        .D(regs_in_V_q0[5]),
        .Q(tmp_12_cast_fu_266_p1[16]),
        .R(1'b0));
  FDRE \reg_243_reg[3]_i_2 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_10),
        .Q(\reg_243_reg[3]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[3]_i_3 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_24),
        .Q(\reg_243_reg[3]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[4] 
       (.C(ap_clk),
        .CE(reg_2430),
        .D(regs_in_V_q0[6]),
        .Q(tmp_12_cast_fu_266_p1[17]),
        .R(1'b0));
  FDRE \reg_243_reg[4]_i_2 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_9),
        .Q(\reg_243_reg[4]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[4]_i_3 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_23),
        .Q(\reg_243_reg[4]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[5] 
       (.C(ap_clk),
        .CE(reg_2430),
        .D(regs_in_V_q0[7]),
        .Q(tmp_12_cast_fu_266_p1[18]),
        .R(1'b0));
  FDRE \reg_243_reg[5]_i_2 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_8),
        .Q(\reg_243_reg[5]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[5]_i_3 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_22),
        .Q(\reg_243_reg[5]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[6] 
       (.C(ap_clk),
        .CE(reg_2430),
        .D(regs_in_V_q0[8]),
        .Q(tmp_12_cast_fu_266_p1[19]),
        .R(1'b0));
  FDRE \reg_243_reg[6]_i_2 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_7),
        .Q(\reg_243_reg[6]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[6]_i_3 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_21),
        .Q(\reg_243_reg[6]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[7] 
       (.C(ap_clk),
        .CE(reg_2430),
        .D(regs_in_V_q0[9]),
        .Q(tmp_12_cast_fu_266_p1[20]),
        .R(1'b0));
  FDRE \reg_243_reg[7]_i_2 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_6),
        .Q(\reg_243_reg[7]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[7]_i_3 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_20),
        .Q(\reg_243_reg[7]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[8] 
       (.C(ap_clk),
        .CE(reg_2430),
        .D(regs_in_V_q0[10]),
        .Q(tmp_12_cast_fu_266_p1[21]),
        .R(1'b0));
  FDRE \reg_243_reg[8]_i_2 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_5),
        .Q(\reg_243_reg[8]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[8]_i_3 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_19),
        .Q(\reg_243_reg[8]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[9] 
       (.C(ap_clk),
        .CE(reg_2430),
        .D(regs_in_V_q0[11]),
        .Q(tmp_12_cast_fu_266_p1[22]),
        .R(1'b0));
  FDRE \reg_243_reg[9]_i_2 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_4),
        .Q(\reg_243_reg[9]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_243_reg[9]_i_3 
       (.C(ap_clk),
        .CE(\reg_243_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_18),
        .Q(\reg_243_reg[9]_i_3_n_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \scaled_power_V_1_cas_reg_1269[0]_i_1 
       (.I0(neg_ti2_reg_1231[11]),
        .I1(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .I2(p_v1_v_reg_1193[11]),
        .O(tmp_15_fu_630_p3));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_1_cas_reg_1269[12]_i_2 
       (.I0(tmp_8_fu_620_p3[23]),
        .I1(p_v1_v_reg_1193[23]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .I3(neg_ti2_reg_1231[23]),
        .O(\scaled_power_V_1_cas_reg_1269[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_1_cas_reg_1269[12]_i_3 
       (.I0(tmp_8_fu_620_p3[22]),
        .I1(p_v1_v_reg_1193[22]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .I3(neg_ti2_reg_1231[22]),
        .O(\scaled_power_V_1_cas_reg_1269[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_1_cas_reg_1269[12]_i_4 
       (.I0(tmp_8_fu_620_p3[21]),
        .I1(p_v1_v_reg_1193[21]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .I3(neg_ti2_reg_1231[21]),
        .O(\scaled_power_V_1_cas_reg_1269[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_1_cas_reg_1269[12]_i_5 
       (.I0(tmp_8_fu_620_p3[20]),
        .I1(p_v1_v_reg_1193[20]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .I3(neg_ti2_reg_1231[20]),
        .O(\scaled_power_V_1_cas_reg_1269[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_1_cas_reg_1269[4]_i_2 
       (.I0(tmp_8_fu_620_p3[15]),
        .I1(p_v1_v_reg_1193[15]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .I3(neg_ti2_reg_1231[15]),
        .O(\scaled_power_V_1_cas_reg_1269[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_1_cas_reg_1269[4]_i_3 
       (.I0(tmp_8_fu_620_p3[14]),
        .I1(p_v1_v_reg_1193[14]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .I3(neg_ti2_reg_1231[14]),
        .O(\scaled_power_V_1_cas_reg_1269[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_1_cas_reg_1269[4]_i_4 
       (.I0(tmp_8_fu_620_p3[13]),
        .I1(p_v1_v_reg_1193[13]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .I3(neg_ti2_reg_1231[13]),
        .O(\scaled_power_V_1_cas_reg_1269[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \scaled_power_V_1_cas_reg_1269[4]_i_5 
       (.I0(neg_ti2_reg_1231[12]),
        .I1(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .I2(p_v1_v_reg_1193[12]),
        .O(tmp_15_fu_630_p3__0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_1_cas_reg_1269[8]_i_2 
       (.I0(tmp_8_fu_620_p3[19]),
        .I1(p_v1_v_reg_1193[19]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .I3(neg_ti2_reg_1231[19]),
        .O(\scaled_power_V_1_cas_reg_1269[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_1_cas_reg_1269[8]_i_3 
       (.I0(tmp_8_fu_620_p3[18]),
        .I1(p_v1_v_reg_1193[18]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .I3(neg_ti2_reg_1231[18]),
        .O(\scaled_power_V_1_cas_reg_1269[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_1_cas_reg_1269[8]_i_4 
       (.I0(tmp_8_fu_620_p3[17]),
        .I1(p_v1_v_reg_1193[17]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .I3(neg_ti2_reg_1231[17]),
        .O(\scaled_power_V_1_cas_reg_1269[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_1_cas_reg_1269[8]_i_5 
       (.I0(tmp_8_fu_620_p3[16]),
        .I1(p_v1_v_reg_1193[16]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .I3(neg_ti2_reg_1231[16]),
        .O(\scaled_power_V_1_cas_reg_1269[8]_i_5_n_0 ));
  FDRE \scaled_power_V_1_cas_reg_1269_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_15_fu_630_p3),
        .Q(scaled_power_V_1_cas_reg_1269[0]),
        .R(1'b0));
  FDRE \scaled_power_V_1_cas_reg_1269_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_1_fu_636_p2[21]),
        .Q(scaled_power_V_1_cas_reg_1269[10]),
        .R(1'b0));
  FDRE \scaled_power_V_1_cas_reg_1269_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_1_fu_636_p2[22]),
        .Q(scaled_power_V_1_cas_reg_1269[11]),
        .R(1'b0));
  FDRE \scaled_power_V_1_cas_reg_1269_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_1_fu_636_p2[23]),
        .Q(scaled_power_V_1_cas_reg_1269[12]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \scaled_power_V_1_cas_reg_1269_reg[12]_i_1 
       (.CI(\scaled_power_V_1_cas_reg_1269_reg[8]_i_1_n_0 ),
        .CO({\scaled_power_V_1_cas_reg_1269_reg[12]_i_1_n_0 ,\scaled_power_V_1_cas_reg_1269_reg[12]_i_1_n_1 ,\scaled_power_V_1_cas_reg_1269_reg[12]_i_1_n_2 ,\scaled_power_V_1_cas_reg_1269_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_fu_620_p3[23:20]),
        .O(p_Val2_10_1_fu_636_p2[23:20]),
        .S({\scaled_power_V_1_cas_reg_1269[12]_i_2_n_0 ,\scaled_power_V_1_cas_reg_1269[12]_i_3_n_0 ,\scaled_power_V_1_cas_reg_1269[12]_i_4_n_0 ,\scaled_power_V_1_cas_reg_1269[12]_i_5_n_0 }));
  FDRE \scaled_power_V_1_cas_reg_1269_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_1_fu_636_p2[24]),
        .Q(scaled_power_V_1_cas_reg_1269[13]),
        .R(1'b0));
  FDRE \scaled_power_V_1_cas_reg_1269_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_1_fu_636_p2[25]),
        .Q(scaled_power_V_1_cas_reg_1269[14]),
        .R(1'b0));
  FDRE \scaled_power_V_1_cas_reg_1269_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_1_fu_636_p2[12]),
        .Q(scaled_power_V_1_cas_reg_1269[1]),
        .R(1'b0));
  FDRE \scaled_power_V_1_cas_reg_1269_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_1_fu_636_p2[13]),
        .Q(scaled_power_V_1_cas_reg_1269[2]),
        .R(1'b0));
  FDRE \scaled_power_V_1_cas_reg_1269_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_1_fu_636_p2[14]),
        .Q(scaled_power_V_1_cas_reg_1269[3]),
        .R(1'b0));
  FDRE \scaled_power_V_1_cas_reg_1269_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_1_fu_636_p2[15]),
        .Q(scaled_power_V_1_cas_reg_1269[4]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \scaled_power_V_1_cas_reg_1269_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\scaled_power_V_1_cas_reg_1269_reg[4]_i_1_n_0 ,\scaled_power_V_1_cas_reg_1269_reg[4]_i_1_n_1 ,\scaled_power_V_1_cas_reg_1269_reg[4]_i_1_n_2 ,\scaled_power_V_1_cas_reg_1269_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_8_fu_620_p3[15:13],1'b0}),
        .O(p_Val2_10_1_fu_636_p2[15:12]),
        .S({\scaled_power_V_1_cas_reg_1269[4]_i_2_n_0 ,\scaled_power_V_1_cas_reg_1269[4]_i_3_n_0 ,\scaled_power_V_1_cas_reg_1269[4]_i_4_n_0 ,tmp_15_fu_630_p3__0}));
  FDRE \scaled_power_V_1_cas_reg_1269_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_1_fu_636_p2[16]),
        .Q(scaled_power_V_1_cas_reg_1269[5]),
        .R(1'b0));
  FDRE \scaled_power_V_1_cas_reg_1269_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_1_fu_636_p2[17]),
        .Q(scaled_power_V_1_cas_reg_1269[6]),
        .R(1'b0));
  FDRE \scaled_power_V_1_cas_reg_1269_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_1_fu_636_p2[18]),
        .Q(scaled_power_V_1_cas_reg_1269[7]),
        .R(1'b0));
  FDRE \scaled_power_V_1_cas_reg_1269_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_1_fu_636_p2[19]),
        .Q(scaled_power_V_1_cas_reg_1269[8]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \scaled_power_V_1_cas_reg_1269_reg[8]_i_1 
       (.CI(\scaled_power_V_1_cas_reg_1269_reg[4]_i_1_n_0 ),
        .CO({\scaled_power_V_1_cas_reg_1269_reg[8]_i_1_n_0 ,\scaled_power_V_1_cas_reg_1269_reg[8]_i_1_n_1 ,\scaled_power_V_1_cas_reg_1269_reg[8]_i_1_n_2 ,\scaled_power_V_1_cas_reg_1269_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_fu_620_p3[19:16]),
        .O(p_Val2_10_1_fu_636_p2[19:16]),
        .S({\scaled_power_V_1_cas_reg_1269[8]_i_2_n_0 ,\scaled_power_V_1_cas_reg_1269[8]_i_3_n_0 ,\scaled_power_V_1_cas_reg_1269[8]_i_4_n_0 ,\scaled_power_V_1_cas_reg_1269[8]_i_5_n_0 }));
  FDRE \scaled_power_V_1_cas_reg_1269_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_1_fu_636_p2[20]),
        .Q(scaled_power_V_1_cas_reg_1269[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scaled_power_V_2_cas_reg_1351[0]_i_1 
       (.I0(neg_ti3_reg_1325[11]),
        .I1(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .I2(p_v2_v_reg_1279[11]),
        .O(tmp_21_fu_805_p3[11]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_2_cas_reg_1351[13]_i_2 
       (.I0(tmp_8_reg_1261[24]),
        .I1(p_v2_v_reg_1279[24]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .I3(neg_ti3_reg_1325[24]),
        .O(\scaled_power_V_2_cas_reg_1351[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_2_cas_reg_1351[13]_i_3 
       (.I0(tmp_8_reg_1261[23]),
        .I1(p_v2_v_reg_1279[23]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .I3(neg_ti3_reg_1325[23]),
        .O(\scaled_power_V_2_cas_reg_1351[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_2_cas_reg_1351[13]_i_4 
       (.I0(tmp_8_reg_1261[22]),
        .I1(p_v2_v_reg_1279[22]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .I3(neg_ti3_reg_1325[22]),
        .O(\scaled_power_V_2_cas_reg_1351[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_2_cas_reg_1351[13]_i_5 
       (.I0(tmp_8_reg_1261[21]),
        .I1(p_v2_v_reg_1279[21]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .I3(neg_ti3_reg_1325[21]),
        .O(\scaled_power_V_2_cas_reg_1351[13]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scaled_power_V_2_cas_reg_1351[1]_i_1 
       (.I0(neg_ti3_reg_1325[12]),
        .I1(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .I2(p_v2_v_reg_1279[12]),
        .O(tmp_21_fu_805_p3[12]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_2_cas_reg_1351[2]_i_1 
       (.I0(tmp_8_reg_1261[13]),
        .I1(p_v2_v_reg_1279[13]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .I3(neg_ti3_reg_1325[13]),
        .O(p_Val2_10_2_fu_811_p2[13]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_2_cas_reg_1351[5]_i_2 
       (.I0(tmp_8_reg_1261[16]),
        .I1(p_v2_v_reg_1279[16]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .I3(neg_ti3_reg_1325[16]),
        .O(\scaled_power_V_2_cas_reg_1351[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_2_cas_reg_1351[5]_i_3 
       (.I0(tmp_8_reg_1261[15]),
        .I1(p_v2_v_reg_1279[15]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .I3(neg_ti3_reg_1325[15]),
        .O(\scaled_power_V_2_cas_reg_1351[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_2_cas_reg_1351[5]_i_4 
       (.I0(tmp_8_reg_1261[14]),
        .I1(p_v2_v_reg_1279[14]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .I3(neg_ti3_reg_1325[14]),
        .O(\scaled_power_V_2_cas_reg_1351[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_2_cas_reg_1351[5]_i_5 
       (.I0(tmp_8_reg_1261[13]),
        .I1(p_v2_v_reg_1279[13]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .I3(neg_ti3_reg_1325[13]),
        .O(\scaled_power_V_2_cas_reg_1351[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_2_cas_reg_1351[9]_i_2 
       (.I0(tmp_8_reg_1261[20]),
        .I1(p_v2_v_reg_1279[20]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .I3(neg_ti3_reg_1325[20]),
        .O(\scaled_power_V_2_cas_reg_1351[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_2_cas_reg_1351[9]_i_3 
       (.I0(tmp_8_reg_1261[19]),
        .I1(p_v2_v_reg_1279[19]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .I3(neg_ti3_reg_1325[19]),
        .O(\scaled_power_V_2_cas_reg_1351[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_2_cas_reg_1351[9]_i_4 
       (.I0(tmp_8_reg_1261[18]),
        .I1(p_v2_v_reg_1279[18]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .I3(neg_ti3_reg_1325[18]),
        .O(\scaled_power_V_2_cas_reg_1351[9]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_2_cas_reg_1351[9]_i_5 
       (.I0(tmp_8_reg_1261[17]),
        .I1(p_v2_v_reg_1279[17]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .I3(neg_ti3_reg_1325[17]),
        .O(\scaled_power_V_2_cas_reg_1351[9]_i_5_n_0 ));
  FDRE \scaled_power_V_2_cas_reg_1351_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(tmp_21_fu_805_p3[11]),
        .Q(scaled_power_V_2_cas_reg_1351[0]),
        .R(1'b0));
  FDRE \scaled_power_V_2_cas_reg_1351_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_10_2_fu_811_p2[21]),
        .Q(scaled_power_V_2_cas_reg_1351[10]),
        .R(1'b0));
  FDRE \scaled_power_V_2_cas_reg_1351_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_10_2_fu_811_p2[22]),
        .Q(scaled_power_V_2_cas_reg_1351[11]),
        .R(1'b0));
  FDRE \scaled_power_V_2_cas_reg_1351_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_10_2_fu_811_p2[23]),
        .Q(scaled_power_V_2_cas_reg_1351[12]),
        .R(1'b0));
  FDRE \scaled_power_V_2_cas_reg_1351_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_10_2_fu_811_p2[24]),
        .Q(scaled_power_V_2_cas_reg_1351[13]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \scaled_power_V_2_cas_reg_1351_reg[13]_i_1 
       (.CI(\scaled_power_V_2_cas_reg_1351_reg[9]_i_1_n_0 ),
        .CO({\scaled_power_V_2_cas_reg_1351_reg[13]_i_1_n_0 ,\scaled_power_V_2_cas_reg_1351_reg[13]_i_1_n_1 ,\scaled_power_V_2_cas_reg_1351_reg[13]_i_1_n_2 ,\scaled_power_V_2_cas_reg_1351_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1261[24:21]),
        .O(p_Val2_10_2_fu_811_p2[24:21]),
        .S({\scaled_power_V_2_cas_reg_1351[13]_i_2_n_0 ,\scaled_power_V_2_cas_reg_1351[13]_i_3_n_0 ,\scaled_power_V_2_cas_reg_1351[13]_i_4_n_0 ,\scaled_power_V_2_cas_reg_1351[13]_i_5_n_0 }));
  FDRE \scaled_power_V_2_cas_reg_1351_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_10_2_fu_811_p2[25]),
        .Q(scaled_power_V_2_cas_reg_1351[14]),
        .R(1'b0));
  FDRE \scaled_power_V_2_cas_reg_1351_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(tmp_21_fu_805_p3[12]),
        .Q(scaled_power_V_2_cas_reg_1351[1]),
        .R(1'b0));
  FDRE \scaled_power_V_2_cas_reg_1351_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_10_2_fu_811_p2[13]),
        .Q(scaled_power_V_2_cas_reg_1351[2]),
        .R(1'b0));
  FDRE \scaled_power_V_2_cas_reg_1351_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_10_2_fu_811_p2[14]),
        .Q(scaled_power_V_2_cas_reg_1351[3]),
        .R(1'b0));
  FDRE \scaled_power_V_2_cas_reg_1351_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_10_2_fu_811_p2[15]),
        .Q(scaled_power_V_2_cas_reg_1351[4]),
        .R(1'b0));
  FDRE \scaled_power_V_2_cas_reg_1351_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_10_2_fu_811_p2[16]),
        .Q(scaled_power_V_2_cas_reg_1351[5]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \scaled_power_V_2_cas_reg_1351_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\scaled_power_V_2_cas_reg_1351_reg[5]_i_1_n_0 ,\scaled_power_V_2_cas_reg_1351_reg[5]_i_1_n_1 ,\scaled_power_V_2_cas_reg_1351_reg[5]_i_1_n_2 ,\scaled_power_V_2_cas_reg_1351_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1261[16:13]),
        .O({p_Val2_10_2_fu_811_p2[16:14],\NLW_scaled_power_V_2_cas_reg_1351_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\scaled_power_V_2_cas_reg_1351[5]_i_2_n_0 ,\scaled_power_V_2_cas_reg_1351[5]_i_3_n_0 ,\scaled_power_V_2_cas_reg_1351[5]_i_4_n_0 ,\scaled_power_V_2_cas_reg_1351[5]_i_5_n_0 }));
  FDRE \scaled_power_V_2_cas_reg_1351_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_10_2_fu_811_p2[17]),
        .Q(scaled_power_V_2_cas_reg_1351[6]),
        .R(1'b0));
  FDRE \scaled_power_V_2_cas_reg_1351_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_10_2_fu_811_p2[18]),
        .Q(scaled_power_V_2_cas_reg_1351[7]),
        .R(1'b0));
  FDRE \scaled_power_V_2_cas_reg_1351_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_10_2_fu_811_p2[19]),
        .Q(scaled_power_V_2_cas_reg_1351[8]),
        .R(1'b0));
  FDRE \scaled_power_V_2_cas_reg_1351_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_10_2_fu_811_p2[20]),
        .Q(scaled_power_V_2_cas_reg_1351[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \scaled_power_V_2_cas_reg_1351_reg[9]_i_1 
       (.CI(\scaled_power_V_2_cas_reg_1351_reg[5]_i_1_n_0 ),
        .CO({\scaled_power_V_2_cas_reg_1351_reg[9]_i_1_n_0 ,\scaled_power_V_2_cas_reg_1351_reg[9]_i_1_n_1 ,\scaled_power_V_2_cas_reg_1351_reg[9]_i_1_n_2 ,\scaled_power_V_2_cas_reg_1351_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1261[20:17]),
        .O(p_Val2_10_2_fu_811_p2[20:17]),
        .S({\scaled_power_V_2_cas_reg_1351[9]_i_2_n_0 ,\scaled_power_V_2_cas_reg_1351[9]_i_3_n_0 ,\scaled_power_V_2_cas_reg_1351[9]_i_4_n_0 ,\scaled_power_V_2_cas_reg_1351[9]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scaled_power_V_3_cas_reg_1377[0]_i_1 
       (.I0(neg_ti4_reg_1361[11]),
        .I1(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .I2(p_v3_v_reg_1330[11]),
        .O(tmp_27_fu_861_p3[11]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_3_cas_reg_1377[13]_i_2 
       (.I0(tmp_8_reg_1261[24]),
        .I1(p_v3_v_reg_1330[24]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .I3(neg_ti4_reg_1361[24]),
        .O(\scaled_power_V_3_cas_reg_1377[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_3_cas_reg_1377[13]_i_3 
       (.I0(tmp_8_reg_1261[23]),
        .I1(p_v3_v_reg_1330[23]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .I3(neg_ti4_reg_1361[23]),
        .O(\scaled_power_V_3_cas_reg_1377[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_3_cas_reg_1377[13]_i_4 
       (.I0(tmp_8_reg_1261[22]),
        .I1(p_v3_v_reg_1330[22]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .I3(neg_ti4_reg_1361[22]),
        .O(\scaled_power_V_3_cas_reg_1377[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_3_cas_reg_1377[13]_i_5 
       (.I0(tmp_8_reg_1261[21]),
        .I1(p_v3_v_reg_1330[21]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .I3(neg_ti4_reg_1361[21]),
        .O(\scaled_power_V_3_cas_reg_1377[13]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scaled_power_V_3_cas_reg_1377[1]_i_1 
       (.I0(neg_ti4_reg_1361[12]),
        .I1(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .I2(p_v3_v_reg_1330[12]),
        .O(tmp_27_fu_861_p3[12]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_3_cas_reg_1377[2]_i_1 
       (.I0(tmp_8_reg_1261[13]),
        .I1(p_v3_v_reg_1330[13]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .I3(neg_ti4_reg_1361[13]),
        .O(p_Val2_10_3_fu_867_p2[13]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_3_cas_reg_1377[5]_i_2 
       (.I0(tmp_8_reg_1261[16]),
        .I1(p_v3_v_reg_1330[16]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .I3(neg_ti4_reg_1361[16]),
        .O(\scaled_power_V_3_cas_reg_1377[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_3_cas_reg_1377[5]_i_3 
       (.I0(tmp_8_reg_1261[15]),
        .I1(p_v3_v_reg_1330[15]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .I3(neg_ti4_reg_1361[15]),
        .O(\scaled_power_V_3_cas_reg_1377[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_3_cas_reg_1377[5]_i_4 
       (.I0(tmp_8_reg_1261[14]),
        .I1(p_v3_v_reg_1330[14]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .I3(neg_ti4_reg_1361[14]),
        .O(\scaled_power_V_3_cas_reg_1377[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_3_cas_reg_1377[5]_i_5 
       (.I0(tmp_8_reg_1261[13]),
        .I1(p_v3_v_reg_1330[13]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .I3(neg_ti4_reg_1361[13]),
        .O(\scaled_power_V_3_cas_reg_1377[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_3_cas_reg_1377[9]_i_2 
       (.I0(tmp_8_reg_1261[20]),
        .I1(p_v3_v_reg_1330[20]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .I3(neg_ti4_reg_1361[20]),
        .O(\scaled_power_V_3_cas_reg_1377[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_3_cas_reg_1377[9]_i_3 
       (.I0(tmp_8_reg_1261[19]),
        .I1(p_v3_v_reg_1330[19]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .I3(neg_ti4_reg_1361[19]),
        .O(\scaled_power_V_3_cas_reg_1377[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_3_cas_reg_1377[9]_i_4 
       (.I0(tmp_8_reg_1261[18]),
        .I1(p_v3_v_reg_1330[18]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .I3(neg_ti4_reg_1361[18]),
        .O(\scaled_power_V_3_cas_reg_1377[9]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_3_cas_reg_1377[9]_i_5 
       (.I0(tmp_8_reg_1261[17]),
        .I1(p_v3_v_reg_1330[17]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .I3(neg_ti4_reg_1361[17]),
        .O(\scaled_power_V_3_cas_reg_1377[9]_i_5_n_0 ));
  FDRE \scaled_power_V_3_cas_reg_1377_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(tmp_27_fu_861_p3[11]),
        .Q(scaled_power_V_3_cas_reg_1377[0]),
        .R(1'b0));
  FDRE \scaled_power_V_3_cas_reg_1377_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_10_3_fu_867_p2[21]),
        .Q(scaled_power_V_3_cas_reg_1377[10]),
        .R(1'b0));
  FDRE \scaled_power_V_3_cas_reg_1377_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_10_3_fu_867_p2[22]),
        .Q(scaled_power_V_3_cas_reg_1377[11]),
        .R(1'b0));
  FDRE \scaled_power_V_3_cas_reg_1377_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_10_3_fu_867_p2[23]),
        .Q(scaled_power_V_3_cas_reg_1377[12]),
        .R(1'b0));
  FDRE \scaled_power_V_3_cas_reg_1377_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_10_3_fu_867_p2[24]),
        .Q(scaled_power_V_3_cas_reg_1377[13]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \scaled_power_V_3_cas_reg_1377_reg[13]_i_1 
       (.CI(\scaled_power_V_3_cas_reg_1377_reg[9]_i_1_n_0 ),
        .CO({\scaled_power_V_3_cas_reg_1377_reg[13]_i_1_n_0 ,\scaled_power_V_3_cas_reg_1377_reg[13]_i_1_n_1 ,\scaled_power_V_3_cas_reg_1377_reg[13]_i_1_n_2 ,\scaled_power_V_3_cas_reg_1377_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1261[24:21]),
        .O(p_Val2_10_3_fu_867_p2[24:21]),
        .S({\scaled_power_V_3_cas_reg_1377[13]_i_2_n_0 ,\scaled_power_V_3_cas_reg_1377[13]_i_3_n_0 ,\scaled_power_V_3_cas_reg_1377[13]_i_4_n_0 ,\scaled_power_V_3_cas_reg_1377[13]_i_5_n_0 }));
  FDRE \scaled_power_V_3_cas_reg_1377_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_10_3_fu_867_p2[25]),
        .Q(scaled_power_V_3_cas_reg_1377[14]),
        .R(1'b0));
  FDRE \scaled_power_V_3_cas_reg_1377_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(tmp_27_fu_861_p3[12]),
        .Q(scaled_power_V_3_cas_reg_1377[1]),
        .R(1'b0));
  FDRE \scaled_power_V_3_cas_reg_1377_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_10_3_fu_867_p2[13]),
        .Q(scaled_power_V_3_cas_reg_1377[2]),
        .R(1'b0));
  FDRE \scaled_power_V_3_cas_reg_1377_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_10_3_fu_867_p2[14]),
        .Q(scaled_power_V_3_cas_reg_1377[3]),
        .R(1'b0));
  FDRE \scaled_power_V_3_cas_reg_1377_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_10_3_fu_867_p2[15]),
        .Q(scaled_power_V_3_cas_reg_1377[4]),
        .R(1'b0));
  FDRE \scaled_power_V_3_cas_reg_1377_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_10_3_fu_867_p2[16]),
        .Q(scaled_power_V_3_cas_reg_1377[5]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \scaled_power_V_3_cas_reg_1377_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\scaled_power_V_3_cas_reg_1377_reg[5]_i_1_n_0 ,\scaled_power_V_3_cas_reg_1377_reg[5]_i_1_n_1 ,\scaled_power_V_3_cas_reg_1377_reg[5]_i_1_n_2 ,\scaled_power_V_3_cas_reg_1377_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1261[16:13]),
        .O({p_Val2_10_3_fu_867_p2[16:14],\NLW_scaled_power_V_3_cas_reg_1377_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\scaled_power_V_3_cas_reg_1377[5]_i_2_n_0 ,\scaled_power_V_3_cas_reg_1377[5]_i_3_n_0 ,\scaled_power_V_3_cas_reg_1377[5]_i_4_n_0 ,\scaled_power_V_3_cas_reg_1377[5]_i_5_n_0 }));
  FDRE \scaled_power_V_3_cas_reg_1377_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_10_3_fu_867_p2[17]),
        .Q(scaled_power_V_3_cas_reg_1377[6]),
        .R(1'b0));
  FDRE \scaled_power_V_3_cas_reg_1377_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_10_3_fu_867_p2[18]),
        .Q(scaled_power_V_3_cas_reg_1377[7]),
        .R(1'b0));
  FDRE \scaled_power_V_3_cas_reg_1377_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_10_3_fu_867_p2[19]),
        .Q(scaled_power_V_3_cas_reg_1377[8]),
        .R(1'b0));
  FDRE \scaled_power_V_3_cas_reg_1377_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_10_3_fu_867_p2[20]),
        .Q(scaled_power_V_3_cas_reg_1377[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \scaled_power_V_3_cas_reg_1377_reg[9]_i_1 
       (.CI(\scaled_power_V_3_cas_reg_1377_reg[5]_i_1_n_0 ),
        .CO({\scaled_power_V_3_cas_reg_1377_reg[9]_i_1_n_0 ,\scaled_power_V_3_cas_reg_1377_reg[9]_i_1_n_1 ,\scaled_power_V_3_cas_reg_1377_reg[9]_i_1_n_2 ,\scaled_power_V_3_cas_reg_1377_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1261[20:17]),
        .O(p_Val2_10_3_fu_867_p2[20:17]),
        .S({\scaled_power_V_3_cas_reg_1377[9]_i_2_n_0 ,\scaled_power_V_3_cas_reg_1377[9]_i_3_n_0 ,\scaled_power_V_3_cas_reg_1377[9]_i_4_n_0 ,\scaled_power_V_3_cas_reg_1377[9]_i_5_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \scaled_power_V_4_cas_reg_1290[0]_i_1 
       (.I0(p_v4_v_reg_1219[11]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .I2(neg_ti9_reg_1251[11]),
        .O(tmp_34_fu_683_p3));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_4_cas_reg_1290[12]_i_2 
       (.I0(tmp_8_fu_620_p3[23]),
        .I1(neg_ti9_reg_1251[23]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .I3(p_v4_v_reg_1219[23]),
        .O(\scaled_power_V_4_cas_reg_1290[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_4_cas_reg_1290[12]_i_3 
       (.I0(tmp_8_fu_620_p3[22]),
        .I1(neg_ti9_reg_1251[22]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .I3(p_v4_v_reg_1219[22]),
        .O(\scaled_power_V_4_cas_reg_1290[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_4_cas_reg_1290[12]_i_4 
       (.I0(tmp_8_fu_620_p3[21]),
        .I1(neg_ti9_reg_1251[21]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .I3(p_v4_v_reg_1219[21]),
        .O(\scaled_power_V_4_cas_reg_1290[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_4_cas_reg_1290[12]_i_5 
       (.I0(tmp_8_fu_620_p3[20]),
        .I1(neg_ti9_reg_1251[20]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .I3(p_v4_v_reg_1219[20]),
        .O(\scaled_power_V_4_cas_reg_1290[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_4_cas_reg_1290[4]_i_2 
       (.I0(tmp_8_fu_620_p3[15]),
        .I1(neg_ti9_reg_1251[15]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .I3(p_v4_v_reg_1219[15]),
        .O(\scaled_power_V_4_cas_reg_1290[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_4_cas_reg_1290[4]_i_3 
       (.I0(tmp_8_fu_620_p3[14]),
        .I1(neg_ti9_reg_1251[14]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .I3(p_v4_v_reg_1219[14]),
        .O(\scaled_power_V_4_cas_reg_1290[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_4_cas_reg_1290[4]_i_4 
       (.I0(tmp_8_fu_620_p3[13]),
        .I1(neg_ti9_reg_1251[13]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .I3(p_v4_v_reg_1219[13]),
        .O(\scaled_power_V_4_cas_reg_1290[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \scaled_power_V_4_cas_reg_1290[4]_i_5 
       (.I0(p_v4_v_reg_1219[12]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .I2(neg_ti9_reg_1251[12]),
        .O(tmp_34_fu_683_p3__0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_4_cas_reg_1290[8]_i_2 
       (.I0(tmp_8_fu_620_p3[19]),
        .I1(neg_ti9_reg_1251[19]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .I3(p_v4_v_reg_1219[19]),
        .O(\scaled_power_V_4_cas_reg_1290[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_4_cas_reg_1290[8]_i_3 
       (.I0(tmp_8_fu_620_p3[18]),
        .I1(neg_ti9_reg_1251[18]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .I3(p_v4_v_reg_1219[18]),
        .O(\scaled_power_V_4_cas_reg_1290[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_4_cas_reg_1290[8]_i_4 
       (.I0(tmp_8_fu_620_p3[17]),
        .I1(neg_ti9_reg_1251[17]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .I3(p_v4_v_reg_1219[17]),
        .O(\scaled_power_V_4_cas_reg_1290[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_4_cas_reg_1290[8]_i_5 
       (.I0(tmp_8_fu_620_p3[16]),
        .I1(neg_ti9_reg_1251[16]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .I3(p_v4_v_reg_1219[16]),
        .O(\scaled_power_V_4_cas_reg_1290[8]_i_5_n_0 ));
  FDRE \scaled_power_V_4_cas_reg_1290_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_34_fu_683_p3),
        .Q(scaled_power_V_4_cas_reg_1290[0]),
        .R(1'b0));
  FDRE \scaled_power_V_4_cas_reg_1290_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_4_fu_689_p2[21]),
        .Q(scaled_power_V_4_cas_reg_1290[10]),
        .R(1'b0));
  FDRE \scaled_power_V_4_cas_reg_1290_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_4_fu_689_p2[22]),
        .Q(scaled_power_V_4_cas_reg_1290[11]),
        .R(1'b0));
  FDRE \scaled_power_V_4_cas_reg_1290_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_4_fu_689_p2[23]),
        .Q(scaled_power_V_4_cas_reg_1290[12]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \scaled_power_V_4_cas_reg_1290_reg[12]_i_1 
       (.CI(\scaled_power_V_4_cas_reg_1290_reg[8]_i_1_n_0 ),
        .CO({\scaled_power_V_4_cas_reg_1290_reg[12]_i_1_n_0 ,\scaled_power_V_4_cas_reg_1290_reg[12]_i_1_n_1 ,\scaled_power_V_4_cas_reg_1290_reg[12]_i_1_n_2 ,\scaled_power_V_4_cas_reg_1290_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_fu_620_p3[23:20]),
        .O(p_Val2_10_4_fu_689_p2[23:20]),
        .S({\scaled_power_V_4_cas_reg_1290[12]_i_2_n_0 ,\scaled_power_V_4_cas_reg_1290[12]_i_3_n_0 ,\scaled_power_V_4_cas_reg_1290[12]_i_4_n_0 ,\scaled_power_V_4_cas_reg_1290[12]_i_5_n_0 }));
  FDRE \scaled_power_V_4_cas_reg_1290_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_4_fu_689_p2[24]),
        .Q(scaled_power_V_4_cas_reg_1290[13]),
        .R(1'b0));
  FDRE \scaled_power_V_4_cas_reg_1290_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_4_fu_689_p2[25]),
        .Q(scaled_power_V_4_cas_reg_1290[14]),
        .R(1'b0));
  FDRE \scaled_power_V_4_cas_reg_1290_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_4_fu_689_p2[12]),
        .Q(scaled_power_V_4_cas_reg_1290[1]),
        .R(1'b0));
  FDRE \scaled_power_V_4_cas_reg_1290_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_4_fu_689_p2[13]),
        .Q(scaled_power_V_4_cas_reg_1290[2]),
        .R(1'b0));
  FDRE \scaled_power_V_4_cas_reg_1290_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_4_fu_689_p2[14]),
        .Q(scaled_power_V_4_cas_reg_1290[3]),
        .R(1'b0));
  FDRE \scaled_power_V_4_cas_reg_1290_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_4_fu_689_p2[15]),
        .Q(scaled_power_V_4_cas_reg_1290[4]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \scaled_power_V_4_cas_reg_1290_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\scaled_power_V_4_cas_reg_1290_reg[4]_i_1_n_0 ,\scaled_power_V_4_cas_reg_1290_reg[4]_i_1_n_1 ,\scaled_power_V_4_cas_reg_1290_reg[4]_i_1_n_2 ,\scaled_power_V_4_cas_reg_1290_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_8_fu_620_p3[15:13],1'b0}),
        .O(p_Val2_10_4_fu_689_p2[15:12]),
        .S({\scaled_power_V_4_cas_reg_1290[4]_i_2_n_0 ,\scaled_power_V_4_cas_reg_1290[4]_i_3_n_0 ,\scaled_power_V_4_cas_reg_1290[4]_i_4_n_0 ,tmp_34_fu_683_p3__0}));
  FDRE \scaled_power_V_4_cas_reg_1290_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_4_fu_689_p2[16]),
        .Q(scaled_power_V_4_cas_reg_1290[5]),
        .R(1'b0));
  FDRE \scaled_power_V_4_cas_reg_1290_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_4_fu_689_p2[17]),
        .Q(scaled_power_V_4_cas_reg_1290[6]),
        .R(1'b0));
  FDRE \scaled_power_V_4_cas_reg_1290_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_4_fu_689_p2[18]),
        .Q(scaled_power_V_4_cas_reg_1290[7]),
        .R(1'b0));
  FDRE \scaled_power_V_4_cas_reg_1290_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_4_fu_689_p2[19]),
        .Q(scaled_power_V_4_cas_reg_1290[8]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \scaled_power_V_4_cas_reg_1290_reg[8]_i_1 
       (.CI(\scaled_power_V_4_cas_reg_1290_reg[4]_i_1_n_0 ),
        .CO({\scaled_power_V_4_cas_reg_1290_reg[8]_i_1_n_0 ,\scaled_power_V_4_cas_reg_1290_reg[8]_i_1_n_1 ,\scaled_power_V_4_cas_reg_1290_reg[8]_i_1_n_2 ,\scaled_power_V_4_cas_reg_1290_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_fu_620_p3[19:16]),
        .O(p_Val2_10_4_fu_689_p2[19:16]),
        .S({\scaled_power_V_4_cas_reg_1290[8]_i_2_n_0 ,\scaled_power_V_4_cas_reg_1290[8]_i_3_n_0 ,\scaled_power_V_4_cas_reg_1290[8]_i_4_n_0 ,\scaled_power_V_4_cas_reg_1290[8]_i_5_n_0 }));
  FDRE \scaled_power_V_4_cas_reg_1290_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_4_fu_689_p2[20]),
        .Q(scaled_power_V_4_cas_reg_1290[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scaled_power_V_5_cas_reg_1397[0]_i_1 
       (.I0(neg_ti_reg_1387[11]),
        .I1(ap_reg_pp0_iter3_tmp_36_reg_1137),
        .I2(p_v5_v_reg_1366[11]),
        .O(tmp_40_fu_912_p3[11]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_5_cas_reg_1397[13]_i_2 
       (.I0(tmp_8_reg_1261[24]),
        .I1(p_v5_v_reg_1366[24]),
        .I2(ap_reg_pp0_iter3_tmp_36_reg_1137),
        .I3(neg_ti_reg_1387[24]),
        .O(\scaled_power_V_5_cas_reg_1397[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_5_cas_reg_1397[13]_i_3 
       (.I0(tmp_8_reg_1261[23]),
        .I1(p_v5_v_reg_1366[23]),
        .I2(ap_reg_pp0_iter3_tmp_36_reg_1137),
        .I3(neg_ti_reg_1387[23]),
        .O(\scaled_power_V_5_cas_reg_1397[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_5_cas_reg_1397[13]_i_4 
       (.I0(tmp_8_reg_1261[22]),
        .I1(p_v5_v_reg_1366[22]),
        .I2(ap_reg_pp0_iter3_tmp_36_reg_1137),
        .I3(neg_ti_reg_1387[22]),
        .O(\scaled_power_V_5_cas_reg_1397[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_5_cas_reg_1397[13]_i_5 
       (.I0(tmp_8_reg_1261[21]),
        .I1(p_v5_v_reg_1366[21]),
        .I2(ap_reg_pp0_iter3_tmp_36_reg_1137),
        .I3(neg_ti_reg_1387[21]),
        .O(\scaled_power_V_5_cas_reg_1397[13]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scaled_power_V_5_cas_reg_1397[1]_i_1 
       (.I0(neg_ti_reg_1387[12]),
        .I1(ap_reg_pp0_iter3_tmp_36_reg_1137),
        .I2(p_v5_v_reg_1366[12]),
        .O(tmp_40_fu_912_p3[12]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_5_cas_reg_1397[2]_i_1 
       (.I0(tmp_8_reg_1261[13]),
        .I1(p_v5_v_reg_1366[13]),
        .I2(ap_reg_pp0_iter3_tmp_36_reg_1137),
        .I3(neg_ti_reg_1387[13]),
        .O(p_Val2_10_5_fu_918_p2[13]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_5_cas_reg_1397[5]_i_2 
       (.I0(tmp_8_reg_1261[16]),
        .I1(p_v5_v_reg_1366[16]),
        .I2(ap_reg_pp0_iter3_tmp_36_reg_1137),
        .I3(neg_ti_reg_1387[16]),
        .O(\scaled_power_V_5_cas_reg_1397[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_5_cas_reg_1397[5]_i_3 
       (.I0(tmp_8_reg_1261[15]),
        .I1(p_v5_v_reg_1366[15]),
        .I2(ap_reg_pp0_iter3_tmp_36_reg_1137),
        .I3(neg_ti_reg_1387[15]),
        .O(\scaled_power_V_5_cas_reg_1397[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_5_cas_reg_1397[5]_i_4 
       (.I0(tmp_8_reg_1261[14]),
        .I1(p_v5_v_reg_1366[14]),
        .I2(ap_reg_pp0_iter3_tmp_36_reg_1137),
        .I3(neg_ti_reg_1387[14]),
        .O(\scaled_power_V_5_cas_reg_1397[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_5_cas_reg_1397[5]_i_5 
       (.I0(tmp_8_reg_1261[13]),
        .I1(p_v5_v_reg_1366[13]),
        .I2(ap_reg_pp0_iter3_tmp_36_reg_1137),
        .I3(neg_ti_reg_1387[13]),
        .O(\scaled_power_V_5_cas_reg_1397[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_5_cas_reg_1397[9]_i_2 
       (.I0(tmp_8_reg_1261[20]),
        .I1(p_v5_v_reg_1366[20]),
        .I2(ap_reg_pp0_iter3_tmp_36_reg_1137),
        .I3(neg_ti_reg_1387[20]),
        .O(\scaled_power_V_5_cas_reg_1397[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_5_cas_reg_1397[9]_i_3 
       (.I0(tmp_8_reg_1261[19]),
        .I1(p_v5_v_reg_1366[19]),
        .I2(ap_reg_pp0_iter3_tmp_36_reg_1137),
        .I3(neg_ti_reg_1387[19]),
        .O(\scaled_power_V_5_cas_reg_1397[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_5_cas_reg_1397[9]_i_4 
       (.I0(tmp_8_reg_1261[18]),
        .I1(p_v5_v_reg_1366[18]),
        .I2(ap_reg_pp0_iter3_tmp_36_reg_1137),
        .I3(neg_ti_reg_1387[18]),
        .O(\scaled_power_V_5_cas_reg_1397[9]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_5_cas_reg_1397[9]_i_5 
       (.I0(tmp_8_reg_1261[17]),
        .I1(p_v5_v_reg_1366[17]),
        .I2(ap_reg_pp0_iter3_tmp_36_reg_1137),
        .I3(neg_ti_reg_1387[17]),
        .O(\scaled_power_V_5_cas_reg_1397[9]_i_5_n_0 ));
  FDRE \scaled_power_V_5_cas_reg_1397_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(tmp_40_fu_912_p3[11]),
        .Q(scaled_power_V_5_cas_reg_1397[0]),
        .R(1'b0));
  FDRE \scaled_power_V_5_cas_reg_1397_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_Val2_10_5_fu_918_p2[21]),
        .Q(scaled_power_V_5_cas_reg_1397[10]),
        .R(1'b0));
  FDRE \scaled_power_V_5_cas_reg_1397_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_Val2_10_5_fu_918_p2[22]),
        .Q(scaled_power_V_5_cas_reg_1397[11]),
        .R(1'b0));
  FDRE \scaled_power_V_5_cas_reg_1397_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_Val2_10_5_fu_918_p2[23]),
        .Q(scaled_power_V_5_cas_reg_1397[12]),
        .R(1'b0));
  FDRE \scaled_power_V_5_cas_reg_1397_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_Val2_10_5_fu_918_p2[24]),
        .Q(scaled_power_V_5_cas_reg_1397[13]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \scaled_power_V_5_cas_reg_1397_reg[13]_i_1 
       (.CI(\scaled_power_V_5_cas_reg_1397_reg[9]_i_1_n_0 ),
        .CO({\scaled_power_V_5_cas_reg_1397_reg[13]_i_1_n_0 ,\scaled_power_V_5_cas_reg_1397_reg[13]_i_1_n_1 ,\scaled_power_V_5_cas_reg_1397_reg[13]_i_1_n_2 ,\scaled_power_V_5_cas_reg_1397_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1261[24:21]),
        .O(p_Val2_10_5_fu_918_p2[24:21]),
        .S({\scaled_power_V_5_cas_reg_1397[13]_i_2_n_0 ,\scaled_power_V_5_cas_reg_1397[13]_i_3_n_0 ,\scaled_power_V_5_cas_reg_1397[13]_i_4_n_0 ,\scaled_power_V_5_cas_reg_1397[13]_i_5_n_0 }));
  FDRE \scaled_power_V_5_cas_reg_1397_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_Val2_10_5_fu_918_p2[25]),
        .Q(scaled_power_V_5_cas_reg_1397[14]),
        .R(1'b0));
  FDRE \scaled_power_V_5_cas_reg_1397_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(tmp_40_fu_912_p3[12]),
        .Q(scaled_power_V_5_cas_reg_1397[1]),
        .R(1'b0));
  FDRE \scaled_power_V_5_cas_reg_1397_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_Val2_10_5_fu_918_p2[13]),
        .Q(scaled_power_V_5_cas_reg_1397[2]),
        .R(1'b0));
  FDRE \scaled_power_V_5_cas_reg_1397_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_Val2_10_5_fu_918_p2[14]),
        .Q(scaled_power_V_5_cas_reg_1397[3]),
        .R(1'b0));
  FDRE \scaled_power_V_5_cas_reg_1397_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_Val2_10_5_fu_918_p2[15]),
        .Q(scaled_power_V_5_cas_reg_1397[4]),
        .R(1'b0));
  FDRE \scaled_power_V_5_cas_reg_1397_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_Val2_10_5_fu_918_p2[16]),
        .Q(scaled_power_V_5_cas_reg_1397[5]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \scaled_power_V_5_cas_reg_1397_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\scaled_power_V_5_cas_reg_1397_reg[5]_i_1_n_0 ,\scaled_power_V_5_cas_reg_1397_reg[5]_i_1_n_1 ,\scaled_power_V_5_cas_reg_1397_reg[5]_i_1_n_2 ,\scaled_power_V_5_cas_reg_1397_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1261[16:13]),
        .O({p_Val2_10_5_fu_918_p2[16:14],\NLW_scaled_power_V_5_cas_reg_1397_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\scaled_power_V_5_cas_reg_1397[5]_i_2_n_0 ,\scaled_power_V_5_cas_reg_1397[5]_i_3_n_0 ,\scaled_power_V_5_cas_reg_1397[5]_i_4_n_0 ,\scaled_power_V_5_cas_reg_1397[5]_i_5_n_0 }));
  FDRE \scaled_power_V_5_cas_reg_1397_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_Val2_10_5_fu_918_p2[17]),
        .Q(scaled_power_V_5_cas_reg_1397[6]),
        .R(1'b0));
  FDRE \scaled_power_V_5_cas_reg_1397_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_Val2_10_5_fu_918_p2[18]),
        .Q(scaled_power_V_5_cas_reg_1397[7]),
        .R(1'b0));
  FDRE \scaled_power_V_5_cas_reg_1397_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_Val2_10_5_fu_918_p2[19]),
        .Q(scaled_power_V_5_cas_reg_1397[8]),
        .R(1'b0));
  FDRE \scaled_power_V_5_cas_reg_1397_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_Val2_10_5_fu_918_p2[20]),
        .Q(scaled_power_V_5_cas_reg_1397[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \scaled_power_V_5_cas_reg_1397_reg[9]_i_1 
       (.CI(\scaled_power_V_5_cas_reg_1397_reg[5]_i_1_n_0 ),
        .CO({\scaled_power_V_5_cas_reg_1397_reg[9]_i_1_n_0 ,\scaled_power_V_5_cas_reg_1397_reg[9]_i_1_n_1 ,\scaled_power_V_5_cas_reg_1397_reg[9]_i_1_n_2 ,\scaled_power_V_5_cas_reg_1397_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1261[20:17]),
        .O(p_Val2_10_5_fu_918_p2[20:17]),
        .S({\scaled_power_V_5_cas_reg_1397[9]_i_2_n_0 ,\scaled_power_V_5_cas_reg_1397[9]_i_3_n_0 ,\scaled_power_V_5_cas_reg_1397[9]_i_4_n_0 ,\scaled_power_V_5_cas_reg_1397[9]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scaled_power_V_cast_reg_1310[0]_i_1 
       (.I0(neg_ti1_reg_1256[11]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1079),
        .I2(p_v_v_reg_1225[11]),
        .O(tmp_6_fu_726_p3[11]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_cast_reg_1310[13]_i_2 
       (.I0(tmp_8_reg_1261[24]),
        .I1(p_v_v_reg_1225[24]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .I3(neg_ti1_reg_1256[24]),
        .O(\scaled_power_V_cast_reg_1310[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_cast_reg_1310[13]_i_3 
       (.I0(tmp_8_reg_1261[23]),
        .I1(p_v_v_reg_1225[23]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .I3(neg_ti1_reg_1256[23]),
        .O(\scaled_power_V_cast_reg_1310[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_cast_reg_1310[13]_i_4 
       (.I0(tmp_8_reg_1261[22]),
        .I1(p_v_v_reg_1225[22]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .I3(neg_ti1_reg_1256[22]),
        .O(\scaled_power_V_cast_reg_1310[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_cast_reg_1310[13]_i_5 
       (.I0(tmp_8_reg_1261[21]),
        .I1(p_v_v_reg_1225[21]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .I3(neg_ti1_reg_1256[21]),
        .O(\scaled_power_V_cast_reg_1310[13]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scaled_power_V_cast_reg_1310[1]_i_1 
       (.I0(neg_ti1_reg_1256[12]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1079),
        .I2(p_v_v_reg_1225[12]),
        .O(tmp_6_fu_726_p3[12]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_cast_reg_1310[2]_i_1 
       (.I0(tmp_8_reg_1261[13]),
        .I1(p_v_v_reg_1225[13]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .I3(neg_ti1_reg_1256[13]),
        .O(p_Val2_s_12_fu_732_p2[13]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_cast_reg_1310[5]_i_2 
       (.I0(tmp_8_reg_1261[16]),
        .I1(p_v_v_reg_1225[16]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .I3(neg_ti1_reg_1256[16]),
        .O(\scaled_power_V_cast_reg_1310[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_cast_reg_1310[5]_i_3 
       (.I0(tmp_8_reg_1261[15]),
        .I1(p_v_v_reg_1225[15]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .I3(neg_ti1_reg_1256[15]),
        .O(\scaled_power_V_cast_reg_1310[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_cast_reg_1310[5]_i_4 
       (.I0(tmp_8_reg_1261[14]),
        .I1(p_v_v_reg_1225[14]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .I3(neg_ti1_reg_1256[14]),
        .O(\scaled_power_V_cast_reg_1310[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_cast_reg_1310[5]_i_5 
       (.I0(tmp_8_reg_1261[13]),
        .I1(p_v_v_reg_1225[13]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .I3(neg_ti1_reg_1256[13]),
        .O(\scaled_power_V_cast_reg_1310[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_cast_reg_1310[9]_i_2 
       (.I0(tmp_8_reg_1261[20]),
        .I1(p_v_v_reg_1225[20]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .I3(neg_ti1_reg_1256[20]),
        .O(\scaled_power_V_cast_reg_1310[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_cast_reg_1310[9]_i_3 
       (.I0(tmp_8_reg_1261[19]),
        .I1(p_v_v_reg_1225[19]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .I3(neg_ti1_reg_1256[19]),
        .O(\scaled_power_V_cast_reg_1310[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_cast_reg_1310[9]_i_4 
       (.I0(tmp_8_reg_1261[18]),
        .I1(p_v_v_reg_1225[18]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .I3(neg_ti1_reg_1256[18]),
        .O(\scaled_power_V_cast_reg_1310[9]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \scaled_power_V_cast_reg_1310[9]_i_5 
       (.I0(tmp_8_reg_1261[17]),
        .I1(p_v_v_reg_1225[17]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .I3(neg_ti1_reg_1256[17]),
        .O(\scaled_power_V_cast_reg_1310[9]_i_5_n_0 ));
  FDRE \scaled_power_V_cast_reg_1310_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_6_fu_726_p3[11]),
        .Q(scaled_power_V_cast_reg_1310[0]),
        .R(1'b0));
  FDRE \scaled_power_V_cast_reg_1310_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_s_12_fu_732_p2[21]),
        .Q(scaled_power_V_cast_reg_1310[10]),
        .R(1'b0));
  FDRE \scaled_power_V_cast_reg_1310_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_s_12_fu_732_p2[22]),
        .Q(scaled_power_V_cast_reg_1310[11]),
        .R(1'b0));
  FDRE \scaled_power_V_cast_reg_1310_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_s_12_fu_732_p2[23]),
        .Q(scaled_power_V_cast_reg_1310[12]),
        .R(1'b0));
  FDRE \scaled_power_V_cast_reg_1310_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_s_12_fu_732_p2[24]),
        .Q(scaled_power_V_cast_reg_1310[13]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \scaled_power_V_cast_reg_1310_reg[13]_i_1 
       (.CI(\scaled_power_V_cast_reg_1310_reg[9]_i_1_n_0 ),
        .CO({\scaled_power_V_cast_reg_1310_reg[13]_i_1_n_0 ,\scaled_power_V_cast_reg_1310_reg[13]_i_1_n_1 ,\scaled_power_V_cast_reg_1310_reg[13]_i_1_n_2 ,\scaled_power_V_cast_reg_1310_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1261[24:21]),
        .O(p_Val2_s_12_fu_732_p2[24:21]),
        .S({\scaled_power_V_cast_reg_1310[13]_i_2_n_0 ,\scaled_power_V_cast_reg_1310[13]_i_3_n_0 ,\scaled_power_V_cast_reg_1310[13]_i_4_n_0 ,\scaled_power_V_cast_reg_1310[13]_i_5_n_0 }));
  FDRE \scaled_power_V_cast_reg_1310_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_s_12_fu_732_p2[25]),
        .Q(scaled_power_V_cast_reg_1310[14]),
        .R(1'b0));
  FDRE \scaled_power_V_cast_reg_1310_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_6_fu_726_p3[12]),
        .Q(scaled_power_V_cast_reg_1310[1]),
        .R(1'b0));
  FDRE \scaled_power_V_cast_reg_1310_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_s_12_fu_732_p2[13]),
        .Q(scaled_power_V_cast_reg_1310[2]),
        .R(1'b0));
  FDRE \scaled_power_V_cast_reg_1310_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_s_12_fu_732_p2[14]),
        .Q(scaled_power_V_cast_reg_1310[3]),
        .R(1'b0));
  FDRE \scaled_power_V_cast_reg_1310_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_s_12_fu_732_p2[15]),
        .Q(scaled_power_V_cast_reg_1310[4]),
        .R(1'b0));
  FDRE \scaled_power_V_cast_reg_1310_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_s_12_fu_732_p2[16]),
        .Q(scaled_power_V_cast_reg_1310[5]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \scaled_power_V_cast_reg_1310_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\scaled_power_V_cast_reg_1310_reg[5]_i_1_n_0 ,\scaled_power_V_cast_reg_1310_reg[5]_i_1_n_1 ,\scaled_power_V_cast_reg_1310_reg[5]_i_1_n_2 ,\scaled_power_V_cast_reg_1310_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1261[16:13]),
        .O({p_Val2_s_12_fu_732_p2[16:14],\NLW_scaled_power_V_cast_reg_1310_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\scaled_power_V_cast_reg_1310[5]_i_2_n_0 ,\scaled_power_V_cast_reg_1310[5]_i_3_n_0 ,\scaled_power_V_cast_reg_1310[5]_i_4_n_0 ,\scaled_power_V_cast_reg_1310[5]_i_5_n_0 }));
  FDRE \scaled_power_V_cast_reg_1310_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_s_12_fu_732_p2[17]),
        .Q(scaled_power_V_cast_reg_1310[6]),
        .R(1'b0));
  FDRE \scaled_power_V_cast_reg_1310_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_s_12_fu_732_p2[18]),
        .Q(scaled_power_V_cast_reg_1310[7]),
        .R(1'b0));
  FDRE \scaled_power_V_cast_reg_1310_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_s_12_fu_732_p2[19]),
        .Q(scaled_power_V_cast_reg_1310[8]),
        .R(1'b0));
  FDRE \scaled_power_V_cast_reg_1310_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_s_12_fu_732_p2[20]),
        .Q(scaled_power_V_cast_reg_1310[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \scaled_power_V_cast_reg_1310_reg[9]_i_1 
       (.CI(\scaled_power_V_cast_reg_1310_reg[5]_i_1_n_0 ),
        .CO({\scaled_power_V_cast_reg_1310_reg[9]_i_1_n_0 ,\scaled_power_V_cast_reg_1310_reg[9]_i_1_n_1 ,\scaled_power_V_cast_reg_1310_reg[9]_i_1_n_2 ,\scaled_power_V_cast_reg_1310_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1261[20:17]),
        .O(p_Val2_s_12_fu_732_p2[20:17]),
        .S({\scaled_power_V_cast_reg_1310[9]_i_2_n_0 ,\scaled_power_V_cast_reg_1310[9]_i_3_n_0 ,\scaled_power_V_cast_reg_1310[9]_i_4_n_0 ,\scaled_power_V_cast_reg_1310[9]_i_5_n_0 }));
  FDRE \tmp_11_reg_1027_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(r_V_tr_1_tr_fu_274_p2[27]),
        .Q(tmp_11_reg_1027),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_10 
       (.I0(mul2_reg_1158[25]),
        .O(\tmp_12_reg_1168[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_11 
       (.I0(mul2_reg_1158[24]),
        .O(\tmp_12_reg_1168[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_13 
       (.I0(mul2_reg_1158[23]),
        .O(\tmp_12_reg_1168[0]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_14 
       (.I0(mul2_reg_1158[22]),
        .O(\tmp_12_reg_1168[0]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_15 
       (.I0(mul2_reg_1158[21]),
        .O(\tmp_12_reg_1168[0]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_16 
       (.I0(mul2_reg_1158[20]),
        .O(\tmp_12_reg_1168[0]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_18 
       (.I0(mul2_reg_1158[19]),
        .O(\tmp_12_reg_1168[0]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_19 
       (.I0(mul2_reg_1158[18]),
        .O(\tmp_12_reg_1168[0]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_20 
       (.I0(mul2_reg_1158[17]),
        .O(\tmp_12_reg_1168[0]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_21 
       (.I0(mul2_reg_1158[16]),
        .O(\tmp_12_reg_1168[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_23 
       (.I0(mul2_reg_1158[15]),
        .O(\tmp_12_reg_1168[0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_24 
       (.I0(mul2_reg_1158[14]),
        .O(\tmp_12_reg_1168[0]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_25 
       (.I0(mul2_reg_1158[13]),
        .O(\tmp_12_reg_1168[0]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_26 
       (.I0(mul2_reg_1158[12]),
        .O(\tmp_12_reg_1168[0]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_28 
       (.I0(mul2_reg_1158[11]),
        .O(\tmp_12_reg_1168[0]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_29 
       (.I0(mul2_reg_1158[10]),
        .O(\tmp_12_reg_1168[0]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_3 
       (.I0(mul2_reg_1158[31]),
        .O(\tmp_12_reg_1168[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_30 
       (.I0(mul2_reg_1158[9]),
        .O(\tmp_12_reg_1168[0]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_31 
       (.I0(mul2_reg_1158[8]),
        .O(\tmp_12_reg_1168[0]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_33 
       (.I0(mul2_reg_1158[7]),
        .O(\tmp_12_reg_1168[0]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_34 
       (.I0(mul2_reg_1158[6]),
        .O(\tmp_12_reg_1168[0]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_35 
       (.I0(mul2_reg_1158[5]),
        .O(\tmp_12_reg_1168[0]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_36 
       (.I0(mul2_reg_1158[4]),
        .O(\tmp_12_reg_1168[0]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_37 
       (.I0(mul2_reg_1158[3]),
        .O(\tmp_12_reg_1168[0]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_38 
       (.I0(mul2_reg_1158[2]),
        .O(\tmp_12_reg_1168[0]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_39 
       (.I0(mul2_reg_1158[1]),
        .O(\tmp_12_reg_1168[0]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_4 
       (.I0(mul2_reg_1158[30]),
        .O(\tmp_12_reg_1168[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_5 
       (.I0(mul2_reg_1158[29]),
        .O(\tmp_12_reg_1168[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_6 
       (.I0(mul2_reg_1158[28]),
        .O(\tmp_12_reg_1168[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_8 
       (.I0(mul2_reg_1158[27]),
        .O(\tmp_12_reg_1168[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[0]_i_9 
       (.I0(mul2_reg_1158[26]),
        .O(\tmp_12_reg_1168[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[12]_i_2 
       (.I0(mul2_reg_1158[43]),
        .O(\tmp_12_reg_1168[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[12]_i_3 
       (.I0(mul2_reg_1158[42]),
        .O(\tmp_12_reg_1168[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[12]_i_4 
       (.I0(mul2_reg_1158[41]),
        .O(\tmp_12_reg_1168[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[12]_i_5 
       (.I0(mul2_reg_1158[40]),
        .O(\tmp_12_reg_1168[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[16]_i_2 
       (.I0(mul2_reg_1158[47]),
        .O(\tmp_12_reg_1168[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[16]_i_3 
       (.I0(mul2_reg_1158[46]),
        .O(\tmp_12_reg_1168[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[16]_i_4 
       (.I0(mul2_reg_1158[45]),
        .O(\tmp_12_reg_1168[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[16]_i_5 
       (.I0(mul2_reg_1158[44]),
        .O(\tmp_12_reg_1168[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[20]_i_2 
       (.I0(mul2_reg_1158[51]),
        .O(\tmp_12_reg_1168[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[20]_i_3 
       (.I0(mul2_reg_1158[50]),
        .O(\tmp_12_reg_1168[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[20]_i_4 
       (.I0(mul2_reg_1158[49]),
        .O(\tmp_12_reg_1168[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[20]_i_5 
       (.I0(mul2_reg_1158[48]),
        .O(\tmp_12_reg_1168[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[24]_i_2 
       (.I0(mul2_reg_1158[55]),
        .O(\tmp_12_reg_1168[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[24]_i_3 
       (.I0(mul2_reg_1158[54]),
        .O(\tmp_12_reg_1168[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[24]_i_4 
       (.I0(mul2_reg_1158[53]),
        .O(\tmp_12_reg_1168[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[24]_i_5 
       (.I0(mul2_reg_1158[52]),
        .O(\tmp_12_reg_1168[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[25]_i_3 
       (.I0(mul2_reg_1158[56]),
        .O(\tmp_12_reg_1168[25]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[4]_i_2 
       (.I0(mul2_reg_1158[35]),
        .O(\tmp_12_reg_1168[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[4]_i_3 
       (.I0(mul2_reg_1158[34]),
        .O(\tmp_12_reg_1168[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[4]_i_4 
       (.I0(mul2_reg_1158[33]),
        .O(\tmp_12_reg_1168[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[4]_i_5 
       (.I0(mul2_reg_1158[32]),
        .O(\tmp_12_reg_1168[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[8]_i_2 
       (.I0(mul2_reg_1158[39]),
        .O(\tmp_12_reg_1168[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[8]_i_3 
       (.I0(mul2_reg_1158[38]),
        .O(\tmp_12_reg_1168[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[8]_i_4 
       (.I0(mul2_reg_1158[37]),
        .O(\tmp_12_reg_1168[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1168[8]_i_5 
       (.I0(mul2_reg_1158[36]),
        .O(\tmp_12_reg_1168[8]_i_5_n_0 ));
  FDRE \tmp_12_reg_1168_reg[0] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[31]),
        .Q(tmp_12_reg_1168[0]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1168_reg[0]_i_1 
       (.CI(\tmp_12_reg_1168_reg[0]_i_2_n_0 ),
        .CO({\tmp_12_reg_1168_reg[0]_i_1_n_0 ,\tmp_12_reg_1168_reg[0]_i_1_n_1 ,\tmp_12_reg_1168_reg[0]_i_1_n_2 ,\tmp_12_reg_1168_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({neg_mul2_fu_478_p2[31],\NLW_tmp_12_reg_1168_reg[0]_i_1_O_UNCONNECTED [2:0]}),
        .S({\tmp_12_reg_1168[0]_i_3_n_0 ,\tmp_12_reg_1168[0]_i_4_n_0 ,\tmp_12_reg_1168[0]_i_5_n_0 ,\tmp_12_reg_1168[0]_i_6_n_0 }));
  CARRY4 \tmp_12_reg_1168_reg[0]_i_12 
       (.CI(\tmp_12_reg_1168_reg[0]_i_17_n_0 ),
        .CO({\tmp_12_reg_1168_reg[0]_i_12_n_0 ,\tmp_12_reg_1168_reg[0]_i_12_n_1 ,\tmp_12_reg_1168_reg[0]_i_12_n_2 ,\tmp_12_reg_1168_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_12_reg_1168_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_12_reg_1168[0]_i_18_n_0 ,\tmp_12_reg_1168[0]_i_19_n_0 ,\tmp_12_reg_1168[0]_i_20_n_0 ,\tmp_12_reg_1168[0]_i_21_n_0 }));
  CARRY4 \tmp_12_reg_1168_reg[0]_i_17 
       (.CI(\tmp_12_reg_1168_reg[0]_i_22_n_0 ),
        .CO({\tmp_12_reg_1168_reg[0]_i_17_n_0 ,\tmp_12_reg_1168_reg[0]_i_17_n_1 ,\tmp_12_reg_1168_reg[0]_i_17_n_2 ,\tmp_12_reg_1168_reg[0]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_12_reg_1168_reg[0]_i_17_O_UNCONNECTED [3:0]),
        .S({\tmp_12_reg_1168[0]_i_23_n_0 ,\tmp_12_reg_1168[0]_i_24_n_0 ,\tmp_12_reg_1168[0]_i_25_n_0 ,\tmp_12_reg_1168[0]_i_26_n_0 }));
  CARRY4 \tmp_12_reg_1168_reg[0]_i_2 
       (.CI(\tmp_12_reg_1168_reg[0]_i_7_n_0 ),
        .CO({\tmp_12_reg_1168_reg[0]_i_2_n_0 ,\tmp_12_reg_1168_reg[0]_i_2_n_1 ,\tmp_12_reg_1168_reg[0]_i_2_n_2 ,\tmp_12_reg_1168_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_12_reg_1168_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_12_reg_1168[0]_i_8_n_0 ,\tmp_12_reg_1168[0]_i_9_n_0 ,\tmp_12_reg_1168[0]_i_10_n_0 ,\tmp_12_reg_1168[0]_i_11_n_0 }));
  CARRY4 \tmp_12_reg_1168_reg[0]_i_22 
       (.CI(\tmp_12_reg_1168_reg[0]_i_27_n_0 ),
        .CO({\tmp_12_reg_1168_reg[0]_i_22_n_0 ,\tmp_12_reg_1168_reg[0]_i_22_n_1 ,\tmp_12_reg_1168_reg[0]_i_22_n_2 ,\tmp_12_reg_1168_reg[0]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_12_reg_1168_reg[0]_i_22_O_UNCONNECTED [3:0]),
        .S({\tmp_12_reg_1168[0]_i_28_n_0 ,\tmp_12_reg_1168[0]_i_29_n_0 ,\tmp_12_reg_1168[0]_i_30_n_0 ,\tmp_12_reg_1168[0]_i_31_n_0 }));
  CARRY4 \tmp_12_reg_1168_reg[0]_i_27 
       (.CI(\tmp_12_reg_1168_reg[0]_i_32_n_0 ),
        .CO({\tmp_12_reg_1168_reg[0]_i_27_n_0 ,\tmp_12_reg_1168_reg[0]_i_27_n_1 ,\tmp_12_reg_1168_reg[0]_i_27_n_2 ,\tmp_12_reg_1168_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_12_reg_1168_reg[0]_i_27_O_UNCONNECTED [3:0]),
        .S({\tmp_12_reg_1168[0]_i_33_n_0 ,\tmp_12_reg_1168[0]_i_34_n_0 ,\tmp_12_reg_1168[0]_i_35_n_0 ,\tmp_12_reg_1168[0]_i_36_n_0 }));
  CARRY4 \tmp_12_reg_1168_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\tmp_12_reg_1168_reg[0]_i_32_n_0 ,\tmp_12_reg_1168_reg[0]_i_32_n_1 ,\tmp_12_reg_1168_reg[0]_i_32_n_2 ,\tmp_12_reg_1168_reg[0]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_tmp_12_reg_1168_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S({\tmp_12_reg_1168[0]_i_37_n_0 ,\tmp_12_reg_1168[0]_i_38_n_0 ,\tmp_12_reg_1168[0]_i_39_n_0 ,mul2_reg_1158[0]}));
  CARRY4 \tmp_12_reg_1168_reg[0]_i_7 
       (.CI(\tmp_12_reg_1168_reg[0]_i_12_n_0 ),
        .CO({\tmp_12_reg_1168_reg[0]_i_7_n_0 ,\tmp_12_reg_1168_reg[0]_i_7_n_1 ,\tmp_12_reg_1168_reg[0]_i_7_n_2 ,\tmp_12_reg_1168_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_12_reg_1168_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\tmp_12_reg_1168[0]_i_13_n_0 ,\tmp_12_reg_1168[0]_i_14_n_0 ,\tmp_12_reg_1168[0]_i_15_n_0 ,\tmp_12_reg_1168[0]_i_16_n_0 }));
  FDRE \tmp_12_reg_1168_reg[10] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[41]),
        .Q(tmp_12_reg_1168[10]),
        .R(1'b0));
  FDRE \tmp_12_reg_1168_reg[11] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[42]),
        .Q(tmp_12_reg_1168[11]),
        .R(1'b0));
  FDRE \tmp_12_reg_1168_reg[12] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[43]),
        .Q(tmp_12_reg_1168[12]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1168_reg[12]_i_1 
       (.CI(\tmp_12_reg_1168_reg[8]_i_1_n_0 ),
        .CO({\tmp_12_reg_1168_reg[12]_i_1_n_0 ,\tmp_12_reg_1168_reg[12]_i_1_n_1 ,\tmp_12_reg_1168_reg[12]_i_1_n_2 ,\tmp_12_reg_1168_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul2_fu_478_p2[43:40]),
        .S({\tmp_12_reg_1168[12]_i_2_n_0 ,\tmp_12_reg_1168[12]_i_3_n_0 ,\tmp_12_reg_1168[12]_i_4_n_0 ,\tmp_12_reg_1168[12]_i_5_n_0 }));
  FDRE \tmp_12_reg_1168_reg[13] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[44]),
        .Q(tmp_12_reg_1168[13]),
        .R(1'b0));
  FDRE \tmp_12_reg_1168_reg[14] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[45]),
        .Q(tmp_12_reg_1168[14]),
        .R(1'b0));
  FDRE \tmp_12_reg_1168_reg[15] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[46]),
        .Q(tmp_12_reg_1168[15]),
        .R(1'b0));
  FDRE \tmp_12_reg_1168_reg[16] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[47]),
        .Q(tmp_12_reg_1168[16]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1168_reg[16]_i_1 
       (.CI(\tmp_12_reg_1168_reg[12]_i_1_n_0 ),
        .CO({\tmp_12_reg_1168_reg[16]_i_1_n_0 ,\tmp_12_reg_1168_reg[16]_i_1_n_1 ,\tmp_12_reg_1168_reg[16]_i_1_n_2 ,\tmp_12_reg_1168_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul2_fu_478_p2[47:44]),
        .S({\tmp_12_reg_1168[16]_i_2_n_0 ,\tmp_12_reg_1168[16]_i_3_n_0 ,\tmp_12_reg_1168[16]_i_4_n_0 ,\tmp_12_reg_1168[16]_i_5_n_0 }));
  FDRE \tmp_12_reg_1168_reg[17] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[48]),
        .Q(tmp_12_reg_1168[17]),
        .R(1'b0));
  FDRE \tmp_12_reg_1168_reg[18] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[49]),
        .Q(tmp_12_reg_1168[18]),
        .R(1'b0));
  FDRE \tmp_12_reg_1168_reg[19] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[50]),
        .Q(tmp_12_reg_1168[19]),
        .R(1'b0));
  FDRE \tmp_12_reg_1168_reg[1] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[32]),
        .Q(tmp_12_reg_1168[1]),
        .R(1'b0));
  FDRE \tmp_12_reg_1168_reg[20] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[51]),
        .Q(tmp_12_reg_1168[20]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1168_reg[20]_i_1 
       (.CI(\tmp_12_reg_1168_reg[16]_i_1_n_0 ),
        .CO({\tmp_12_reg_1168_reg[20]_i_1_n_0 ,\tmp_12_reg_1168_reg[20]_i_1_n_1 ,\tmp_12_reg_1168_reg[20]_i_1_n_2 ,\tmp_12_reg_1168_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul2_fu_478_p2[51:48]),
        .S({\tmp_12_reg_1168[20]_i_2_n_0 ,\tmp_12_reg_1168[20]_i_3_n_0 ,\tmp_12_reg_1168[20]_i_4_n_0 ,\tmp_12_reg_1168[20]_i_5_n_0 }));
  FDRE \tmp_12_reg_1168_reg[21] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[52]),
        .Q(tmp_12_reg_1168[21]),
        .R(1'b0));
  FDRE \tmp_12_reg_1168_reg[22] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[53]),
        .Q(tmp_12_reg_1168[22]),
        .R(1'b0));
  FDRE \tmp_12_reg_1168_reg[23] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[54]),
        .Q(tmp_12_reg_1168[23]),
        .R(1'b0));
  FDRE \tmp_12_reg_1168_reg[24] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[55]),
        .Q(tmp_12_reg_1168[24]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1168_reg[24]_i_1 
       (.CI(\tmp_12_reg_1168_reg[20]_i_1_n_0 ),
        .CO({\tmp_12_reg_1168_reg[24]_i_1_n_0 ,\tmp_12_reg_1168_reg[24]_i_1_n_1 ,\tmp_12_reg_1168_reg[24]_i_1_n_2 ,\tmp_12_reg_1168_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul2_fu_478_p2[55:52]),
        .S({\tmp_12_reg_1168[24]_i_2_n_0 ,\tmp_12_reg_1168[24]_i_3_n_0 ,\tmp_12_reg_1168[24]_i_4_n_0 ,\tmp_12_reg_1168[24]_i_5_n_0 }));
  FDRE \tmp_12_reg_1168_reg[25] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[56]),
        .Q(tmp_12_reg_1168[25]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1168_reg[25]_i_2 
       (.CI(\tmp_12_reg_1168_reg[24]_i_1_n_0 ),
        .CO(\NLW_tmp_12_reg_1168_reg[25]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_12_reg_1168_reg[25]_i_2_O_UNCONNECTED [3:1],neg_mul2_fu_478_p2[56]}),
        .S({1'b0,1'b0,1'b0,\tmp_12_reg_1168[25]_i_3_n_0 }));
  FDRE \tmp_12_reg_1168_reg[2] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[33]),
        .Q(tmp_12_reg_1168[2]),
        .R(1'b0));
  FDRE \tmp_12_reg_1168_reg[3] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[34]),
        .Q(tmp_12_reg_1168[3]),
        .R(1'b0));
  FDRE \tmp_12_reg_1168_reg[4] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[35]),
        .Q(tmp_12_reg_1168[4]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1168_reg[4]_i_1 
       (.CI(\tmp_12_reg_1168_reg[0]_i_1_n_0 ),
        .CO({\tmp_12_reg_1168_reg[4]_i_1_n_0 ,\tmp_12_reg_1168_reg[4]_i_1_n_1 ,\tmp_12_reg_1168_reg[4]_i_1_n_2 ,\tmp_12_reg_1168_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul2_fu_478_p2[35:32]),
        .S({\tmp_12_reg_1168[4]_i_2_n_0 ,\tmp_12_reg_1168[4]_i_3_n_0 ,\tmp_12_reg_1168[4]_i_4_n_0 ,\tmp_12_reg_1168[4]_i_5_n_0 }));
  FDRE \tmp_12_reg_1168_reg[5] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[36]),
        .Q(tmp_12_reg_1168[5]),
        .R(1'b0));
  FDRE \tmp_12_reg_1168_reg[6] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[37]),
        .Q(tmp_12_reg_1168[6]),
        .R(1'b0));
  FDRE \tmp_12_reg_1168_reg[7] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[38]),
        .Q(tmp_12_reg_1168[7]),
        .R(1'b0));
  FDRE \tmp_12_reg_1168_reg[8] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[39]),
        .Q(tmp_12_reg_1168[8]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1168_reg[8]_i_1 
       (.CI(\tmp_12_reg_1168_reg[4]_i_1_n_0 ),
        .CO({\tmp_12_reg_1168_reg[8]_i_1_n_0 ,\tmp_12_reg_1168_reg[8]_i_1_n_1 ,\tmp_12_reg_1168_reg[8]_i_1_n_2 ,\tmp_12_reg_1168_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul2_fu_478_p2[39:36]),
        .S({\tmp_12_reg_1168[8]_i_2_n_0 ,\tmp_12_reg_1168[8]_i_3_n_0 ,\tmp_12_reg_1168[8]_i_4_n_0 ,\tmp_12_reg_1168[8]_i_5_n_0 }));
  FDRE \tmp_12_reg_1168_reg[9] 
       (.C(ap_clk),
        .CE(tmp_12_reg_11680),
        .D(neg_mul2_fu_478_p2[40]),
        .Q(tmp_12_reg_1168[9]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [31]),
        .Q(tmp_13_reg_1163[0]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [41]),
        .Q(tmp_13_reg_1163[10]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [42]),
        .Q(tmp_13_reg_1163[11]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [43]),
        .Q(tmp_13_reg_1163[12]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [44]),
        .Q(tmp_13_reg_1163[13]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [45]),
        .Q(tmp_13_reg_1163[14]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [46]),
        .Q(tmp_13_reg_1163[15]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [47]),
        .Q(tmp_13_reg_1163[16]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [48]),
        .Q(tmp_13_reg_1163[17]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [49]),
        .Q(tmp_13_reg_1163[18]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [50]),
        .Q(tmp_13_reg_1163[19]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [32]),
        .Q(tmp_13_reg_1163[1]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [51]),
        .Q(tmp_13_reg_1163[20]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [52]),
        .Q(tmp_13_reg_1163[21]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [53]),
        .Q(tmp_13_reg_1163[22]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [54]),
        .Q(tmp_13_reg_1163[23]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [55]),
        .Q(tmp_13_reg_1163[24]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [56]),
        .Q(tmp_13_reg_1163[25]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [33]),
        .Q(tmp_13_reg_1163[2]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [34]),
        .Q(tmp_13_reg_1163[3]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [35]),
        .Q(tmp_13_reg_1163[4]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [36]),
        .Q(tmp_13_reg_1163[5]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [37]),
        .Q(tmp_13_reg_1163[6]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [38]),
        .Q(tmp_13_reg_1163[7]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [39]),
        .Q(tmp_13_reg_1163[8]),
        .R(1'b0));
  FDRE \tmp_13_reg_1163_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_75),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [40]),
        .Q(tmp_13_reg_1163[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_16_reg_1274[0]_i_2 
       (.I0(tmp_8_fu_620_p3[26]),
        .I1(p_v1_v_reg_1193[25]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .I3(neg_ti2_reg_1231[26]),
        .O(\tmp_16_reg_1274[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_16_reg_1274[0]_i_3 
       (.I0(tmp_8_fu_620_p3[25]),
        .I1(p_v1_v_reg_1193[25]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .I3(neg_ti2_reg_1231[25]),
        .O(\tmp_16_reg_1274[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_16_reg_1274[0]_i_4 
       (.I0(tmp_8_fu_620_p3[24]),
        .I1(p_v1_v_reg_1193[24]),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .I3(neg_ti2_reg_1231[24]),
        .O(\tmp_16_reg_1274[0]_i_4_n_0 ));
  FDRE \tmp_16_reg_1274_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_1_fu_636_p2[26]),
        .Q(tmp_16_reg_1274),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_16_reg_1274_reg[0]_i_1 
       (.CI(\scaled_power_V_1_cas_reg_1269_reg[12]_i_1_n_0 ),
        .CO({\NLW_tmp_16_reg_1274_reg[0]_i_1_CO_UNCONNECTED [3:2],\tmp_16_reg_1274_reg[0]_i_1_n_2 ,\tmp_16_reg_1274_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_8_fu_620_p3[25:24]}),
        .O({\NLW_tmp_16_reg_1274_reg[0]_i_1_O_UNCONNECTED [3],p_Val2_10_1_fu_636_p2[26:24]}),
        .S({1'b0,\tmp_16_reg_1274[0]_i_2_n_0 ,\tmp_16_reg_1274[0]_i_3_n_0 ,\tmp_16_reg_1274[0]_i_4_n_0 }));
  FDRE \tmp_17_reg_1115_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_2_tr_fu_396_p2[28]),
        .Q(tmp_17_reg_1115),
        .R(1'b0));
  CARRY4 \tmp_17_reg_1115_reg[0]_i_1 
       (.CI(\r_V_tr_2_tr_reg_1110_reg[27]_i_1_n_0 ),
        .CO(\NLW_tmp_17_reg_1115_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_17_reg_1115_reg[0]_i_1_O_UNCONNECTED [3:1],r_V_tr_2_tr_fu_396_p2[28]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[11]_i_2 
       (.I0(mul4_reg_1209[43]),
        .O(\tmp_18_reg_1236[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[11]_i_3 
       (.I0(mul4_reg_1209[42]),
        .O(\tmp_18_reg_1236[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[11]_i_4 
       (.I0(mul4_reg_1209[41]),
        .O(\tmp_18_reg_1236[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[11]_i_5 
       (.I0(mul4_reg_1209[40]),
        .O(\tmp_18_reg_1236[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[15]_i_2 
       (.I0(mul4_reg_1209[47]),
        .O(\tmp_18_reg_1236[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[15]_i_3 
       (.I0(mul4_reg_1209[46]),
        .O(\tmp_18_reg_1236[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[15]_i_4 
       (.I0(mul4_reg_1209[45]),
        .O(\tmp_18_reg_1236[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[15]_i_5 
       (.I0(mul4_reg_1209[44]),
        .O(\tmp_18_reg_1236[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[19]_i_2 
       (.I0(mul4_reg_1209[51]),
        .O(\tmp_18_reg_1236[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[19]_i_3 
       (.I0(mul4_reg_1209[50]),
        .O(\tmp_18_reg_1236[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[19]_i_4 
       (.I0(mul4_reg_1209[49]),
        .O(\tmp_18_reg_1236[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[19]_i_5 
       (.I0(mul4_reg_1209[48]),
        .O(\tmp_18_reg_1236[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[23]_i_2 
       (.I0(mul4_reg_1209[55]),
        .O(\tmp_18_reg_1236[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[23]_i_3 
       (.I0(mul4_reg_1209[54]),
        .O(\tmp_18_reg_1236[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[23]_i_4 
       (.I0(mul4_reg_1209[53]),
        .O(\tmp_18_reg_1236[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[23]_i_5 
       (.I0(mul4_reg_1209[52]),
        .O(\tmp_18_reg_1236[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[25]_i_3 
       (.I0(mul4_reg_1209[57]),
        .O(\tmp_18_reg_1236[25]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[25]_i_4 
       (.I0(mul4_reg_1209[56]),
        .O(\tmp_18_reg_1236[25]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_10 
       (.I0(mul4_reg_1209[29]),
        .O(\tmp_18_reg_1236[3]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_11 
       (.I0(mul4_reg_1209[28]),
        .O(\tmp_18_reg_1236[3]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_13 
       (.I0(mul4_reg_1209[27]),
        .O(\tmp_18_reg_1236[3]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_14 
       (.I0(mul4_reg_1209[26]),
        .O(\tmp_18_reg_1236[3]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_15 
       (.I0(mul4_reg_1209[25]),
        .O(\tmp_18_reg_1236[3]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_16 
       (.I0(mul4_reg_1209[24]),
        .O(\tmp_18_reg_1236[3]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_18 
       (.I0(mul4_reg_1209[23]),
        .O(\tmp_18_reg_1236[3]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_19 
       (.I0(mul4_reg_1209[22]),
        .O(\tmp_18_reg_1236[3]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_20 
       (.I0(mul4_reg_1209[21]),
        .O(\tmp_18_reg_1236[3]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_21 
       (.I0(mul4_reg_1209[20]),
        .O(\tmp_18_reg_1236[3]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_23 
       (.I0(mul4_reg_1209[19]),
        .O(\tmp_18_reg_1236[3]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_24 
       (.I0(mul4_reg_1209[18]),
        .O(\tmp_18_reg_1236[3]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_25 
       (.I0(mul4_reg_1209[17]),
        .O(\tmp_18_reg_1236[3]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_26 
       (.I0(mul4_reg_1209[16]),
        .O(\tmp_18_reg_1236[3]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_28 
       (.I0(mul4_reg_1209[15]),
        .O(\tmp_18_reg_1236[3]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_29 
       (.I0(mul4_reg_1209[14]),
        .O(\tmp_18_reg_1236[3]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_3 
       (.I0(mul4_reg_1209[35]),
        .O(\tmp_18_reg_1236[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_30 
       (.I0(mul4_reg_1209[13]),
        .O(\tmp_18_reg_1236[3]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_31 
       (.I0(mul4_reg_1209[12]),
        .O(\tmp_18_reg_1236[3]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_33 
       (.I0(mul4_reg_1209[11]),
        .O(\tmp_18_reg_1236[3]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_34 
       (.I0(mul4_reg_1209[10]),
        .O(\tmp_18_reg_1236[3]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_35 
       (.I0(mul4_reg_1209[9]),
        .O(\tmp_18_reg_1236[3]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_36 
       (.I0(mul4_reg_1209[8]),
        .O(\tmp_18_reg_1236[3]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_38 
       (.I0(mul4_reg_1209[7]),
        .O(\tmp_18_reg_1236[3]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_39 
       (.I0(mul4_reg_1209[6]),
        .O(\tmp_18_reg_1236[3]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_4 
       (.I0(mul4_reg_1209[34]),
        .O(\tmp_18_reg_1236[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_40 
       (.I0(mul4_reg_1209[5]),
        .O(\tmp_18_reg_1236[3]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_41 
       (.I0(mul4_reg_1209[4]),
        .O(\tmp_18_reg_1236[3]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_42 
       (.I0(mul4_reg_1209[3]),
        .O(\tmp_18_reg_1236[3]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_43 
       (.I0(mul4_reg_1209[2]),
        .O(\tmp_18_reg_1236[3]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_44 
       (.I0(mul4_reg_1209[1]),
        .O(\tmp_18_reg_1236[3]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_5 
       (.I0(mul4_reg_1209[33]),
        .O(\tmp_18_reg_1236[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_6 
       (.I0(mul4_reg_1209[32]),
        .O(\tmp_18_reg_1236[3]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_8 
       (.I0(mul4_reg_1209[31]),
        .O(\tmp_18_reg_1236[3]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[3]_i_9 
       (.I0(mul4_reg_1209[30]),
        .O(\tmp_18_reg_1236[3]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[7]_i_2 
       (.I0(mul4_reg_1209[39]),
        .O(\tmp_18_reg_1236[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[7]_i_3 
       (.I0(mul4_reg_1209[38]),
        .O(\tmp_18_reg_1236[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[7]_i_4 
       (.I0(mul4_reg_1209[37]),
        .O(\tmp_18_reg_1236[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1236[7]_i_5 
       (.I0(mul4_reg_1209[36]),
        .O(\tmp_18_reg_1236[7]_i_5_n_0 ));
  FDRE \tmp_18_reg_1236_reg[0] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[32]),
        .Q(tmp_18_reg_1236[0]),
        .R(1'b0));
  FDRE \tmp_18_reg_1236_reg[10] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[42]),
        .Q(tmp_18_reg_1236[10]),
        .R(1'b0));
  FDRE \tmp_18_reg_1236_reg[11] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[43]),
        .Q(tmp_18_reg_1236[11]),
        .R(1'b0));
  CARRY4 \tmp_18_reg_1236_reg[11]_i_1 
       (.CI(\tmp_18_reg_1236_reg[7]_i_1_n_0 ),
        .CO({\tmp_18_reg_1236_reg[11]_i_1_n_0 ,\tmp_18_reg_1236_reg[11]_i_1_n_1 ,\tmp_18_reg_1236_reg[11]_i_1_n_2 ,\tmp_18_reg_1236_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul3_fu_577_p2[43:40]),
        .S({\tmp_18_reg_1236[11]_i_2_n_0 ,\tmp_18_reg_1236[11]_i_3_n_0 ,\tmp_18_reg_1236[11]_i_4_n_0 ,\tmp_18_reg_1236[11]_i_5_n_0 }));
  FDRE \tmp_18_reg_1236_reg[12] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[44]),
        .Q(tmp_18_reg_1236[12]),
        .R(1'b0));
  FDRE \tmp_18_reg_1236_reg[13] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[45]),
        .Q(tmp_18_reg_1236[13]),
        .R(1'b0));
  FDRE \tmp_18_reg_1236_reg[14] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[46]),
        .Q(tmp_18_reg_1236[14]),
        .R(1'b0));
  FDRE \tmp_18_reg_1236_reg[15] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[47]),
        .Q(tmp_18_reg_1236[15]),
        .R(1'b0));
  CARRY4 \tmp_18_reg_1236_reg[15]_i_1 
       (.CI(\tmp_18_reg_1236_reg[11]_i_1_n_0 ),
        .CO({\tmp_18_reg_1236_reg[15]_i_1_n_0 ,\tmp_18_reg_1236_reg[15]_i_1_n_1 ,\tmp_18_reg_1236_reg[15]_i_1_n_2 ,\tmp_18_reg_1236_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul3_fu_577_p2[47:44]),
        .S({\tmp_18_reg_1236[15]_i_2_n_0 ,\tmp_18_reg_1236[15]_i_3_n_0 ,\tmp_18_reg_1236[15]_i_4_n_0 ,\tmp_18_reg_1236[15]_i_5_n_0 }));
  FDRE \tmp_18_reg_1236_reg[16] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[48]),
        .Q(tmp_18_reg_1236[16]),
        .R(1'b0));
  FDRE \tmp_18_reg_1236_reg[17] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[49]),
        .Q(tmp_18_reg_1236[17]),
        .R(1'b0));
  FDRE \tmp_18_reg_1236_reg[18] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[50]),
        .Q(tmp_18_reg_1236[18]),
        .R(1'b0));
  FDRE \tmp_18_reg_1236_reg[19] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[51]),
        .Q(tmp_18_reg_1236[19]),
        .R(1'b0));
  CARRY4 \tmp_18_reg_1236_reg[19]_i_1 
       (.CI(\tmp_18_reg_1236_reg[15]_i_1_n_0 ),
        .CO({\tmp_18_reg_1236_reg[19]_i_1_n_0 ,\tmp_18_reg_1236_reg[19]_i_1_n_1 ,\tmp_18_reg_1236_reg[19]_i_1_n_2 ,\tmp_18_reg_1236_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul3_fu_577_p2[51:48]),
        .S({\tmp_18_reg_1236[19]_i_2_n_0 ,\tmp_18_reg_1236[19]_i_3_n_0 ,\tmp_18_reg_1236[19]_i_4_n_0 ,\tmp_18_reg_1236[19]_i_5_n_0 }));
  FDRE \tmp_18_reg_1236_reg[1] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[33]),
        .Q(tmp_18_reg_1236[1]),
        .R(1'b0));
  FDRE \tmp_18_reg_1236_reg[20] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[52]),
        .Q(tmp_18_reg_1236[20]),
        .R(1'b0));
  FDRE \tmp_18_reg_1236_reg[21] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[53]),
        .Q(tmp_18_reg_1236[21]),
        .R(1'b0));
  FDRE \tmp_18_reg_1236_reg[22] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[54]),
        .Q(tmp_18_reg_1236[22]),
        .R(1'b0));
  FDRE \tmp_18_reg_1236_reg[23] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[55]),
        .Q(tmp_18_reg_1236[23]),
        .R(1'b0));
  CARRY4 \tmp_18_reg_1236_reg[23]_i_1 
       (.CI(\tmp_18_reg_1236_reg[19]_i_1_n_0 ),
        .CO({\tmp_18_reg_1236_reg[23]_i_1_n_0 ,\tmp_18_reg_1236_reg[23]_i_1_n_1 ,\tmp_18_reg_1236_reg[23]_i_1_n_2 ,\tmp_18_reg_1236_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul3_fu_577_p2[55:52]),
        .S({\tmp_18_reg_1236[23]_i_2_n_0 ,\tmp_18_reg_1236[23]_i_3_n_0 ,\tmp_18_reg_1236[23]_i_4_n_0 ,\tmp_18_reg_1236[23]_i_5_n_0 }));
  FDRE \tmp_18_reg_1236_reg[24] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[56]),
        .Q(tmp_18_reg_1236[24]),
        .R(1'b0));
  FDRE \tmp_18_reg_1236_reg[25] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[57]),
        .Q(tmp_18_reg_1236[25]),
        .R(1'b0));
  CARRY4 \tmp_18_reg_1236_reg[25]_i_2 
       (.CI(\tmp_18_reg_1236_reg[23]_i_1_n_0 ),
        .CO({\NLW_tmp_18_reg_1236_reg[25]_i_2_CO_UNCONNECTED [3:1],\tmp_18_reg_1236_reg[25]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_18_reg_1236_reg[25]_i_2_O_UNCONNECTED [3:2],neg_mul3_fu_577_p2[57:56]}),
        .S({1'b0,1'b0,\tmp_18_reg_1236[25]_i_3_n_0 ,\tmp_18_reg_1236[25]_i_4_n_0 }));
  FDRE \tmp_18_reg_1236_reg[2] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[34]),
        .Q(tmp_18_reg_1236[2]),
        .R(1'b0));
  FDRE \tmp_18_reg_1236_reg[3] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[35]),
        .Q(tmp_18_reg_1236[3]),
        .R(1'b0));
  CARRY4 \tmp_18_reg_1236_reg[3]_i_1 
       (.CI(\tmp_18_reg_1236_reg[3]_i_2_n_0 ),
        .CO({\tmp_18_reg_1236_reg[3]_i_1_n_0 ,\tmp_18_reg_1236_reg[3]_i_1_n_1 ,\tmp_18_reg_1236_reg[3]_i_1_n_2 ,\tmp_18_reg_1236_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul3_fu_577_p2[35:32]),
        .S({\tmp_18_reg_1236[3]_i_3_n_0 ,\tmp_18_reg_1236[3]_i_4_n_0 ,\tmp_18_reg_1236[3]_i_5_n_0 ,\tmp_18_reg_1236[3]_i_6_n_0 }));
  CARRY4 \tmp_18_reg_1236_reg[3]_i_12 
       (.CI(\tmp_18_reg_1236_reg[3]_i_17_n_0 ),
        .CO({\tmp_18_reg_1236_reg[3]_i_12_n_0 ,\tmp_18_reg_1236_reg[3]_i_12_n_1 ,\tmp_18_reg_1236_reg[3]_i_12_n_2 ,\tmp_18_reg_1236_reg[3]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_18_reg_1236_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_18_reg_1236[3]_i_18_n_0 ,\tmp_18_reg_1236[3]_i_19_n_0 ,\tmp_18_reg_1236[3]_i_20_n_0 ,\tmp_18_reg_1236[3]_i_21_n_0 }));
  CARRY4 \tmp_18_reg_1236_reg[3]_i_17 
       (.CI(\tmp_18_reg_1236_reg[3]_i_22_n_0 ),
        .CO({\tmp_18_reg_1236_reg[3]_i_17_n_0 ,\tmp_18_reg_1236_reg[3]_i_17_n_1 ,\tmp_18_reg_1236_reg[3]_i_17_n_2 ,\tmp_18_reg_1236_reg[3]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_18_reg_1236_reg[3]_i_17_O_UNCONNECTED [3:0]),
        .S({\tmp_18_reg_1236[3]_i_23_n_0 ,\tmp_18_reg_1236[3]_i_24_n_0 ,\tmp_18_reg_1236[3]_i_25_n_0 ,\tmp_18_reg_1236[3]_i_26_n_0 }));
  CARRY4 \tmp_18_reg_1236_reg[3]_i_2 
       (.CI(\tmp_18_reg_1236_reg[3]_i_7_n_0 ),
        .CO({\tmp_18_reg_1236_reg[3]_i_2_n_0 ,\tmp_18_reg_1236_reg[3]_i_2_n_1 ,\tmp_18_reg_1236_reg[3]_i_2_n_2 ,\tmp_18_reg_1236_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_18_reg_1236_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_18_reg_1236[3]_i_8_n_0 ,\tmp_18_reg_1236[3]_i_9_n_0 ,\tmp_18_reg_1236[3]_i_10_n_0 ,\tmp_18_reg_1236[3]_i_11_n_0 }));
  CARRY4 \tmp_18_reg_1236_reg[3]_i_22 
       (.CI(\tmp_18_reg_1236_reg[3]_i_27_n_0 ),
        .CO({\tmp_18_reg_1236_reg[3]_i_22_n_0 ,\tmp_18_reg_1236_reg[3]_i_22_n_1 ,\tmp_18_reg_1236_reg[3]_i_22_n_2 ,\tmp_18_reg_1236_reg[3]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_18_reg_1236_reg[3]_i_22_O_UNCONNECTED [3:0]),
        .S({\tmp_18_reg_1236[3]_i_28_n_0 ,\tmp_18_reg_1236[3]_i_29_n_0 ,\tmp_18_reg_1236[3]_i_30_n_0 ,\tmp_18_reg_1236[3]_i_31_n_0 }));
  CARRY4 \tmp_18_reg_1236_reg[3]_i_27 
       (.CI(\tmp_18_reg_1236_reg[3]_i_32_n_0 ),
        .CO({\tmp_18_reg_1236_reg[3]_i_27_n_0 ,\tmp_18_reg_1236_reg[3]_i_27_n_1 ,\tmp_18_reg_1236_reg[3]_i_27_n_2 ,\tmp_18_reg_1236_reg[3]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_18_reg_1236_reg[3]_i_27_O_UNCONNECTED [3:0]),
        .S({\tmp_18_reg_1236[3]_i_33_n_0 ,\tmp_18_reg_1236[3]_i_34_n_0 ,\tmp_18_reg_1236[3]_i_35_n_0 ,\tmp_18_reg_1236[3]_i_36_n_0 }));
  CARRY4 \tmp_18_reg_1236_reg[3]_i_32 
       (.CI(\tmp_18_reg_1236_reg[3]_i_37_n_0 ),
        .CO({\tmp_18_reg_1236_reg[3]_i_32_n_0 ,\tmp_18_reg_1236_reg[3]_i_32_n_1 ,\tmp_18_reg_1236_reg[3]_i_32_n_2 ,\tmp_18_reg_1236_reg[3]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_18_reg_1236_reg[3]_i_32_O_UNCONNECTED [3:0]),
        .S({\tmp_18_reg_1236[3]_i_38_n_0 ,\tmp_18_reg_1236[3]_i_39_n_0 ,\tmp_18_reg_1236[3]_i_40_n_0 ,\tmp_18_reg_1236[3]_i_41_n_0 }));
  CARRY4 \tmp_18_reg_1236_reg[3]_i_37 
       (.CI(1'b0),
        .CO({\tmp_18_reg_1236_reg[3]_i_37_n_0 ,\tmp_18_reg_1236_reg[3]_i_37_n_1 ,\tmp_18_reg_1236_reg[3]_i_37_n_2 ,\tmp_18_reg_1236_reg[3]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_tmp_18_reg_1236_reg[3]_i_37_O_UNCONNECTED [3:0]),
        .S({\tmp_18_reg_1236[3]_i_42_n_0 ,\tmp_18_reg_1236[3]_i_43_n_0 ,\tmp_18_reg_1236[3]_i_44_n_0 ,mul4_reg_1209[0]}));
  CARRY4 \tmp_18_reg_1236_reg[3]_i_7 
       (.CI(\tmp_18_reg_1236_reg[3]_i_12_n_0 ),
        .CO({\tmp_18_reg_1236_reg[3]_i_7_n_0 ,\tmp_18_reg_1236_reg[3]_i_7_n_1 ,\tmp_18_reg_1236_reg[3]_i_7_n_2 ,\tmp_18_reg_1236_reg[3]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_18_reg_1236_reg[3]_i_7_O_UNCONNECTED [3:0]),
        .S({\tmp_18_reg_1236[3]_i_13_n_0 ,\tmp_18_reg_1236[3]_i_14_n_0 ,\tmp_18_reg_1236[3]_i_15_n_0 ,\tmp_18_reg_1236[3]_i_16_n_0 }));
  FDRE \tmp_18_reg_1236_reg[4] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[36]),
        .Q(tmp_18_reg_1236[4]),
        .R(1'b0));
  FDRE \tmp_18_reg_1236_reg[5] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[37]),
        .Q(tmp_18_reg_1236[5]),
        .R(1'b0));
  FDRE \tmp_18_reg_1236_reg[6] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[38]),
        .Q(tmp_18_reg_1236[6]),
        .R(1'b0));
  FDRE \tmp_18_reg_1236_reg[7] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[39]),
        .Q(tmp_18_reg_1236[7]),
        .R(1'b0));
  CARRY4 \tmp_18_reg_1236_reg[7]_i_1 
       (.CI(\tmp_18_reg_1236_reg[3]_i_1_n_0 ),
        .CO({\tmp_18_reg_1236_reg[7]_i_1_n_0 ,\tmp_18_reg_1236_reg[7]_i_1_n_1 ,\tmp_18_reg_1236_reg[7]_i_1_n_2 ,\tmp_18_reg_1236_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul3_fu_577_p2[39:36]),
        .S({\tmp_18_reg_1236[7]_i_2_n_0 ,\tmp_18_reg_1236[7]_i_3_n_0 ,\tmp_18_reg_1236[7]_i_4_n_0 ,\tmp_18_reg_1236[7]_i_5_n_0 }));
  FDRE \tmp_18_reg_1236_reg[8] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[40]),
        .Q(tmp_18_reg_1236[8]),
        .R(1'b0));
  FDRE \tmp_18_reg_1236_reg[9] 
       (.C(ap_clk),
        .CE(tmp_18_reg_12360),
        .D(neg_mul3_fu_577_p2[41]),
        .Q(tmp_18_reg_1236[9]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [32]),
        .Q(tmp_19_reg_1214[0]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [42]),
        .Q(tmp_19_reg_1214[10]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [43]),
        .Q(tmp_19_reg_1214[11]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [44]),
        .Q(tmp_19_reg_1214[12]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [45]),
        .Q(tmp_19_reg_1214[13]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [46]),
        .Q(tmp_19_reg_1214[14]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [47]),
        .Q(tmp_19_reg_1214[15]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [48]),
        .Q(tmp_19_reg_1214[16]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [49]),
        .Q(tmp_19_reg_1214[17]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [50]),
        .Q(tmp_19_reg_1214[18]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [51]),
        .Q(tmp_19_reg_1214[19]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [33]),
        .Q(tmp_19_reg_1214[1]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [52]),
        .Q(tmp_19_reg_1214[20]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [53]),
        .Q(tmp_19_reg_1214[21]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [54]),
        .Q(tmp_19_reg_1214[22]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [55]),
        .Q(tmp_19_reg_1214[23]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [56]),
        .Q(tmp_19_reg_1214[24]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [57]),
        .Q(tmp_19_reg_1214[25]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [34]),
        .Q(tmp_19_reg_1214[2]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [35]),
        .Q(tmp_19_reg_1214[3]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [36]),
        .Q(tmp_19_reg_1214[4]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [37]),
        .Q(tmp_19_reg_1214[5]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [38]),
        .Q(tmp_19_reg_1214[6]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [39]),
        .Q(tmp_19_reg_1214[7]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [40]),
        .Q(tmp_19_reg_1214[8]),
        .R(1'b0));
  FDRE \tmp_19_reg_1214_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_76),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [41]),
        .Q(tmp_19_reg_1214[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_22_reg_1356[0]_i_2 
       (.I0(tmp_8_reg_1261[26]),
        .I1(p_v2_v_reg_1279[25]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .I3(neg_ti3_reg_1325[26]),
        .O(\tmp_22_reg_1356[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_22_reg_1356[0]_i_3 
       (.I0(tmp_8_reg_1261[25]),
        .I1(p_v2_v_reg_1279[25]),
        .I2(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .I3(neg_ti3_reg_1325[25]),
        .O(\tmp_22_reg_1356[0]_i_3_n_0 ));
  FDRE \tmp_22_reg_1356_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(p_Val2_10_2_fu_811_p2[26]),
        .Q(tmp_22_reg_1356),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_22_reg_1356_reg[0]_i_1 
       (.CI(\scaled_power_V_2_cas_reg_1351_reg[13]_i_1_n_0 ),
        .CO({\NLW_tmp_22_reg_1356_reg[0]_i_1_CO_UNCONNECTED [3:1],\tmp_22_reg_1356_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_8_reg_1261[25]}),
        .O({\NLW_tmp_22_reg_1356_reg[0]_i_1_O_UNCONNECTED [3:2],p_Val2_10_2_fu_811_p2[26:25]}),
        .S({1'b0,1'b0,\tmp_22_reg_1356[0]_i_2_n_0 ,\tmp_22_reg_1356[0]_i_3_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_23_reg_1126[0]_i_2 
       (.I0(p_Val2_6_3_reg_1090[26]),
        .O(\tmp_23_reg_1126[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_23_reg_1126[0]_i_3 
       (.I0(p_Val2_6_3_reg_1090[26]),
        .I1(p_Val2_6_3_reg_1090[27]),
        .O(\tmp_23_reg_1126[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_1126[0]_i_4 
       (.I0(p_Val2_6_3_reg_1090[26]),
        .I1(tmp_9_cast_reg_1067_reg__0[13]),
        .O(\tmp_23_reg_1126[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_1126[0]_i_5 
       (.I0(tmp_9_cast_reg_1067_reg__0[12]),
        .I1(p_Val2_6_3_reg_1090[25]),
        .O(\tmp_23_reg_1126[0]_i_5_n_0 ));
  FDRE \tmp_23_reg_1126_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(r_V_tr_3_tr_fu_412_p2[28]),
        .Q(tmp_23_reg_1126),
        .R(1'b0));
  CARRY4 \tmp_23_reg_1126_reg[0]_i_1 
       (.CI(\r_V_tr_3_tr_reg_1121_reg[24]_i_1_n_0 ),
        .CO({\NLW_tmp_23_reg_1126_reg[0]_i_1_CO_UNCONNECTED [3],\tmp_23_reg_1126_reg[0]_i_1_n_1 ,\tmp_23_reg_1126_reg[0]_i_1_n_2 ,\tmp_23_reg_1126_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_6_3_reg_1090[26],\tmp_23_reg_1126[0]_i_2_n_0 ,tmp_9_cast_reg_1067_reg__0[12]}),
        .O(r_V_tr_3_tr_fu_412_p2[28:25]),
        .S({1'b1,\tmp_23_reg_1126[0]_i_3_n_0 ,\tmp_23_reg_1126[0]_i_4_n_0 ,\tmp_23_reg_1126[0]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[11]_i_2 
       (.I0(mul5_reg_1241[43]),
        .O(\tmp_24_reg_1285[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[11]_i_3 
       (.I0(mul5_reg_1241[42]),
        .O(\tmp_24_reg_1285[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[11]_i_4 
       (.I0(mul5_reg_1241[41]),
        .O(\tmp_24_reg_1285[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[11]_i_5 
       (.I0(mul5_reg_1241[40]),
        .O(\tmp_24_reg_1285[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[15]_i_2 
       (.I0(mul5_reg_1241[47]),
        .O(\tmp_24_reg_1285[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[15]_i_3 
       (.I0(mul5_reg_1241[46]),
        .O(\tmp_24_reg_1285[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[15]_i_4 
       (.I0(mul5_reg_1241[45]),
        .O(\tmp_24_reg_1285[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[15]_i_5 
       (.I0(mul5_reg_1241[44]),
        .O(\tmp_24_reg_1285[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[19]_i_2 
       (.I0(mul5_reg_1241[51]),
        .O(\tmp_24_reg_1285[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[19]_i_3 
       (.I0(mul5_reg_1241[50]),
        .O(\tmp_24_reg_1285[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[19]_i_4 
       (.I0(mul5_reg_1241[49]),
        .O(\tmp_24_reg_1285[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[19]_i_5 
       (.I0(mul5_reg_1241[48]),
        .O(\tmp_24_reg_1285[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[23]_i_2 
       (.I0(mul5_reg_1241[55]),
        .O(\tmp_24_reg_1285[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[23]_i_3 
       (.I0(mul5_reg_1241[54]),
        .O(\tmp_24_reg_1285[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[23]_i_4 
       (.I0(mul5_reg_1241[53]),
        .O(\tmp_24_reg_1285[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[23]_i_5 
       (.I0(mul5_reg_1241[52]),
        .O(\tmp_24_reg_1285[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[25]_i_3 
       (.I0(mul5_reg_1241[57]),
        .O(\tmp_24_reg_1285[25]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[25]_i_4 
       (.I0(mul5_reg_1241[56]),
        .O(\tmp_24_reg_1285[25]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_10 
       (.I0(mul5_reg_1241[29]),
        .O(\tmp_24_reg_1285[3]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_11 
       (.I0(mul5_reg_1241[28]),
        .O(\tmp_24_reg_1285[3]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_13 
       (.I0(mul5_reg_1241[27]),
        .O(\tmp_24_reg_1285[3]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_14 
       (.I0(mul5_reg_1241[26]),
        .O(\tmp_24_reg_1285[3]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_15 
       (.I0(mul5_reg_1241[25]),
        .O(\tmp_24_reg_1285[3]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_16 
       (.I0(mul5_reg_1241[24]),
        .O(\tmp_24_reg_1285[3]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_18 
       (.I0(mul5_reg_1241[23]),
        .O(\tmp_24_reg_1285[3]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_19 
       (.I0(mul5_reg_1241[22]),
        .O(\tmp_24_reg_1285[3]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_20 
       (.I0(mul5_reg_1241[21]),
        .O(\tmp_24_reg_1285[3]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_21 
       (.I0(mul5_reg_1241[20]),
        .O(\tmp_24_reg_1285[3]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_23 
       (.I0(mul5_reg_1241[19]),
        .O(\tmp_24_reg_1285[3]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_24 
       (.I0(mul5_reg_1241[18]),
        .O(\tmp_24_reg_1285[3]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_25 
       (.I0(mul5_reg_1241[17]),
        .O(\tmp_24_reg_1285[3]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_26 
       (.I0(mul5_reg_1241[16]),
        .O(\tmp_24_reg_1285[3]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_28 
       (.I0(mul5_reg_1241[15]),
        .O(\tmp_24_reg_1285[3]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_29 
       (.I0(mul5_reg_1241[14]),
        .O(\tmp_24_reg_1285[3]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_3 
       (.I0(mul5_reg_1241[35]),
        .O(\tmp_24_reg_1285[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_30 
       (.I0(mul5_reg_1241[13]),
        .O(\tmp_24_reg_1285[3]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_31 
       (.I0(mul5_reg_1241[12]),
        .O(\tmp_24_reg_1285[3]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_33 
       (.I0(mul5_reg_1241[11]),
        .O(\tmp_24_reg_1285[3]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_34 
       (.I0(mul5_reg_1241[10]),
        .O(\tmp_24_reg_1285[3]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_35 
       (.I0(mul5_reg_1241[9]),
        .O(\tmp_24_reg_1285[3]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_36 
       (.I0(mul5_reg_1241[8]),
        .O(\tmp_24_reg_1285[3]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_38 
       (.I0(mul5_reg_1241[7]),
        .O(\tmp_24_reg_1285[3]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_39 
       (.I0(mul5_reg_1241[6]),
        .O(\tmp_24_reg_1285[3]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_4 
       (.I0(mul5_reg_1241[34]),
        .O(\tmp_24_reg_1285[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_40 
       (.I0(mul5_reg_1241[5]),
        .O(\tmp_24_reg_1285[3]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_41 
       (.I0(mul5_reg_1241[4]),
        .O(\tmp_24_reg_1285[3]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_42 
       (.I0(mul5_reg_1241[3]),
        .O(\tmp_24_reg_1285[3]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_43 
       (.I0(mul5_reg_1241[2]),
        .O(\tmp_24_reg_1285[3]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_44 
       (.I0(mul5_reg_1241[1]),
        .O(\tmp_24_reg_1285[3]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_5 
       (.I0(mul5_reg_1241[33]),
        .O(\tmp_24_reg_1285[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_6 
       (.I0(mul5_reg_1241[32]),
        .O(\tmp_24_reg_1285[3]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_8 
       (.I0(mul5_reg_1241[31]),
        .O(\tmp_24_reg_1285[3]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[3]_i_9 
       (.I0(mul5_reg_1241[30]),
        .O(\tmp_24_reg_1285[3]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[7]_i_2 
       (.I0(mul5_reg_1241[39]),
        .O(\tmp_24_reg_1285[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[7]_i_3 
       (.I0(mul5_reg_1241[38]),
        .O(\tmp_24_reg_1285[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[7]_i_4 
       (.I0(mul5_reg_1241[37]),
        .O(\tmp_24_reg_1285[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_1285[7]_i_5 
       (.I0(mul5_reg_1241[36]),
        .O(\tmp_24_reg_1285[7]_i_5_n_0 ));
  FDRE \tmp_24_reg_1285_reg[0] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[32]),
        .Q(tmp_24_reg_1285[0]),
        .R(1'b0));
  FDRE \tmp_24_reg_1285_reg[10] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[42]),
        .Q(tmp_24_reg_1285[10]),
        .R(1'b0));
  FDRE \tmp_24_reg_1285_reg[11] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[43]),
        .Q(tmp_24_reg_1285[11]),
        .R(1'b0));
  CARRY4 \tmp_24_reg_1285_reg[11]_i_1 
       (.CI(\tmp_24_reg_1285_reg[7]_i_1_n_0 ),
        .CO({\tmp_24_reg_1285_reg[11]_i_1_n_0 ,\tmp_24_reg_1285_reg[11]_i_1_n_1 ,\tmp_24_reg_1285_reg[11]_i_1_n_2 ,\tmp_24_reg_1285_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul5_fu_665_p2[43:40]),
        .S({\tmp_24_reg_1285[11]_i_2_n_0 ,\tmp_24_reg_1285[11]_i_3_n_0 ,\tmp_24_reg_1285[11]_i_4_n_0 ,\tmp_24_reg_1285[11]_i_5_n_0 }));
  FDRE \tmp_24_reg_1285_reg[12] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[44]),
        .Q(tmp_24_reg_1285[12]),
        .R(1'b0));
  FDRE \tmp_24_reg_1285_reg[13] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[45]),
        .Q(tmp_24_reg_1285[13]),
        .R(1'b0));
  FDRE \tmp_24_reg_1285_reg[14] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[46]),
        .Q(tmp_24_reg_1285[14]),
        .R(1'b0));
  FDRE \tmp_24_reg_1285_reg[15] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[47]),
        .Q(tmp_24_reg_1285[15]),
        .R(1'b0));
  CARRY4 \tmp_24_reg_1285_reg[15]_i_1 
       (.CI(\tmp_24_reg_1285_reg[11]_i_1_n_0 ),
        .CO({\tmp_24_reg_1285_reg[15]_i_1_n_0 ,\tmp_24_reg_1285_reg[15]_i_1_n_1 ,\tmp_24_reg_1285_reg[15]_i_1_n_2 ,\tmp_24_reg_1285_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul5_fu_665_p2[47:44]),
        .S({\tmp_24_reg_1285[15]_i_2_n_0 ,\tmp_24_reg_1285[15]_i_3_n_0 ,\tmp_24_reg_1285[15]_i_4_n_0 ,\tmp_24_reg_1285[15]_i_5_n_0 }));
  FDRE \tmp_24_reg_1285_reg[16] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[48]),
        .Q(tmp_24_reg_1285[16]),
        .R(1'b0));
  FDRE \tmp_24_reg_1285_reg[17] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[49]),
        .Q(tmp_24_reg_1285[17]),
        .R(1'b0));
  FDRE \tmp_24_reg_1285_reg[18] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[50]),
        .Q(tmp_24_reg_1285[18]),
        .R(1'b0));
  FDRE \tmp_24_reg_1285_reg[19] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[51]),
        .Q(tmp_24_reg_1285[19]),
        .R(1'b0));
  CARRY4 \tmp_24_reg_1285_reg[19]_i_1 
       (.CI(\tmp_24_reg_1285_reg[15]_i_1_n_0 ),
        .CO({\tmp_24_reg_1285_reg[19]_i_1_n_0 ,\tmp_24_reg_1285_reg[19]_i_1_n_1 ,\tmp_24_reg_1285_reg[19]_i_1_n_2 ,\tmp_24_reg_1285_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul5_fu_665_p2[51:48]),
        .S({\tmp_24_reg_1285[19]_i_2_n_0 ,\tmp_24_reg_1285[19]_i_3_n_0 ,\tmp_24_reg_1285[19]_i_4_n_0 ,\tmp_24_reg_1285[19]_i_5_n_0 }));
  FDRE \tmp_24_reg_1285_reg[1] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[33]),
        .Q(tmp_24_reg_1285[1]),
        .R(1'b0));
  FDRE \tmp_24_reg_1285_reg[20] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[52]),
        .Q(tmp_24_reg_1285[20]),
        .R(1'b0));
  FDRE \tmp_24_reg_1285_reg[21] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[53]),
        .Q(tmp_24_reg_1285[21]),
        .R(1'b0));
  FDRE \tmp_24_reg_1285_reg[22] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[54]),
        .Q(tmp_24_reg_1285[22]),
        .R(1'b0));
  FDRE \tmp_24_reg_1285_reg[23] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[55]),
        .Q(tmp_24_reg_1285[23]),
        .R(1'b0));
  CARRY4 \tmp_24_reg_1285_reg[23]_i_1 
       (.CI(\tmp_24_reg_1285_reg[19]_i_1_n_0 ),
        .CO({\tmp_24_reg_1285_reg[23]_i_1_n_0 ,\tmp_24_reg_1285_reg[23]_i_1_n_1 ,\tmp_24_reg_1285_reg[23]_i_1_n_2 ,\tmp_24_reg_1285_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul5_fu_665_p2[55:52]),
        .S({\tmp_24_reg_1285[23]_i_2_n_0 ,\tmp_24_reg_1285[23]_i_3_n_0 ,\tmp_24_reg_1285[23]_i_4_n_0 ,\tmp_24_reg_1285[23]_i_5_n_0 }));
  FDRE \tmp_24_reg_1285_reg[24] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[56]),
        .Q(tmp_24_reg_1285[24]),
        .R(1'b0));
  FDRE \tmp_24_reg_1285_reg[25] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[57]),
        .Q(tmp_24_reg_1285[25]),
        .R(1'b0));
  CARRY4 \tmp_24_reg_1285_reg[25]_i_2 
       (.CI(\tmp_24_reg_1285_reg[23]_i_1_n_0 ),
        .CO({\NLW_tmp_24_reg_1285_reg[25]_i_2_CO_UNCONNECTED [3:1],\tmp_24_reg_1285_reg[25]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_24_reg_1285_reg[25]_i_2_O_UNCONNECTED [3:2],neg_mul5_fu_665_p2[57:56]}),
        .S({1'b0,1'b0,\tmp_24_reg_1285[25]_i_3_n_0 ,\tmp_24_reg_1285[25]_i_4_n_0 }));
  FDRE \tmp_24_reg_1285_reg[2] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[34]),
        .Q(tmp_24_reg_1285[2]),
        .R(1'b0));
  FDRE \tmp_24_reg_1285_reg[3] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[35]),
        .Q(tmp_24_reg_1285[3]),
        .R(1'b0));
  CARRY4 \tmp_24_reg_1285_reg[3]_i_1 
       (.CI(\tmp_24_reg_1285_reg[3]_i_2_n_0 ),
        .CO({\tmp_24_reg_1285_reg[3]_i_1_n_0 ,\tmp_24_reg_1285_reg[3]_i_1_n_1 ,\tmp_24_reg_1285_reg[3]_i_1_n_2 ,\tmp_24_reg_1285_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul5_fu_665_p2[35:32]),
        .S({\tmp_24_reg_1285[3]_i_3_n_0 ,\tmp_24_reg_1285[3]_i_4_n_0 ,\tmp_24_reg_1285[3]_i_5_n_0 ,\tmp_24_reg_1285[3]_i_6_n_0 }));
  CARRY4 \tmp_24_reg_1285_reg[3]_i_12 
       (.CI(\tmp_24_reg_1285_reg[3]_i_17_n_0 ),
        .CO({\tmp_24_reg_1285_reg[3]_i_12_n_0 ,\tmp_24_reg_1285_reg[3]_i_12_n_1 ,\tmp_24_reg_1285_reg[3]_i_12_n_2 ,\tmp_24_reg_1285_reg[3]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_24_reg_1285_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_24_reg_1285[3]_i_18_n_0 ,\tmp_24_reg_1285[3]_i_19_n_0 ,\tmp_24_reg_1285[3]_i_20_n_0 ,\tmp_24_reg_1285[3]_i_21_n_0 }));
  CARRY4 \tmp_24_reg_1285_reg[3]_i_17 
       (.CI(\tmp_24_reg_1285_reg[3]_i_22_n_0 ),
        .CO({\tmp_24_reg_1285_reg[3]_i_17_n_0 ,\tmp_24_reg_1285_reg[3]_i_17_n_1 ,\tmp_24_reg_1285_reg[3]_i_17_n_2 ,\tmp_24_reg_1285_reg[3]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_24_reg_1285_reg[3]_i_17_O_UNCONNECTED [3:0]),
        .S({\tmp_24_reg_1285[3]_i_23_n_0 ,\tmp_24_reg_1285[3]_i_24_n_0 ,\tmp_24_reg_1285[3]_i_25_n_0 ,\tmp_24_reg_1285[3]_i_26_n_0 }));
  CARRY4 \tmp_24_reg_1285_reg[3]_i_2 
       (.CI(\tmp_24_reg_1285_reg[3]_i_7_n_0 ),
        .CO({\tmp_24_reg_1285_reg[3]_i_2_n_0 ,\tmp_24_reg_1285_reg[3]_i_2_n_1 ,\tmp_24_reg_1285_reg[3]_i_2_n_2 ,\tmp_24_reg_1285_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_24_reg_1285_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_24_reg_1285[3]_i_8_n_0 ,\tmp_24_reg_1285[3]_i_9_n_0 ,\tmp_24_reg_1285[3]_i_10_n_0 ,\tmp_24_reg_1285[3]_i_11_n_0 }));
  CARRY4 \tmp_24_reg_1285_reg[3]_i_22 
       (.CI(\tmp_24_reg_1285_reg[3]_i_27_n_0 ),
        .CO({\tmp_24_reg_1285_reg[3]_i_22_n_0 ,\tmp_24_reg_1285_reg[3]_i_22_n_1 ,\tmp_24_reg_1285_reg[3]_i_22_n_2 ,\tmp_24_reg_1285_reg[3]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_24_reg_1285_reg[3]_i_22_O_UNCONNECTED [3:0]),
        .S({\tmp_24_reg_1285[3]_i_28_n_0 ,\tmp_24_reg_1285[3]_i_29_n_0 ,\tmp_24_reg_1285[3]_i_30_n_0 ,\tmp_24_reg_1285[3]_i_31_n_0 }));
  CARRY4 \tmp_24_reg_1285_reg[3]_i_27 
       (.CI(\tmp_24_reg_1285_reg[3]_i_32_n_0 ),
        .CO({\tmp_24_reg_1285_reg[3]_i_27_n_0 ,\tmp_24_reg_1285_reg[3]_i_27_n_1 ,\tmp_24_reg_1285_reg[3]_i_27_n_2 ,\tmp_24_reg_1285_reg[3]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_24_reg_1285_reg[3]_i_27_O_UNCONNECTED [3:0]),
        .S({\tmp_24_reg_1285[3]_i_33_n_0 ,\tmp_24_reg_1285[3]_i_34_n_0 ,\tmp_24_reg_1285[3]_i_35_n_0 ,\tmp_24_reg_1285[3]_i_36_n_0 }));
  CARRY4 \tmp_24_reg_1285_reg[3]_i_32 
       (.CI(\tmp_24_reg_1285_reg[3]_i_37_n_0 ),
        .CO({\tmp_24_reg_1285_reg[3]_i_32_n_0 ,\tmp_24_reg_1285_reg[3]_i_32_n_1 ,\tmp_24_reg_1285_reg[3]_i_32_n_2 ,\tmp_24_reg_1285_reg[3]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_24_reg_1285_reg[3]_i_32_O_UNCONNECTED [3:0]),
        .S({\tmp_24_reg_1285[3]_i_38_n_0 ,\tmp_24_reg_1285[3]_i_39_n_0 ,\tmp_24_reg_1285[3]_i_40_n_0 ,\tmp_24_reg_1285[3]_i_41_n_0 }));
  CARRY4 \tmp_24_reg_1285_reg[3]_i_37 
       (.CI(1'b0),
        .CO({\tmp_24_reg_1285_reg[3]_i_37_n_0 ,\tmp_24_reg_1285_reg[3]_i_37_n_1 ,\tmp_24_reg_1285_reg[3]_i_37_n_2 ,\tmp_24_reg_1285_reg[3]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_tmp_24_reg_1285_reg[3]_i_37_O_UNCONNECTED [3:0]),
        .S({\tmp_24_reg_1285[3]_i_42_n_0 ,\tmp_24_reg_1285[3]_i_43_n_0 ,\tmp_24_reg_1285[3]_i_44_n_0 ,mul5_reg_1241[0]}));
  CARRY4 \tmp_24_reg_1285_reg[3]_i_7 
       (.CI(\tmp_24_reg_1285_reg[3]_i_12_n_0 ),
        .CO({\tmp_24_reg_1285_reg[3]_i_7_n_0 ,\tmp_24_reg_1285_reg[3]_i_7_n_1 ,\tmp_24_reg_1285_reg[3]_i_7_n_2 ,\tmp_24_reg_1285_reg[3]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_24_reg_1285_reg[3]_i_7_O_UNCONNECTED [3:0]),
        .S({\tmp_24_reg_1285[3]_i_13_n_0 ,\tmp_24_reg_1285[3]_i_14_n_0 ,\tmp_24_reg_1285[3]_i_15_n_0 ,\tmp_24_reg_1285[3]_i_16_n_0 }));
  FDRE \tmp_24_reg_1285_reg[4] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[36]),
        .Q(tmp_24_reg_1285[4]),
        .R(1'b0));
  FDRE \tmp_24_reg_1285_reg[5] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[37]),
        .Q(tmp_24_reg_1285[5]),
        .R(1'b0));
  FDRE \tmp_24_reg_1285_reg[6] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[38]),
        .Q(tmp_24_reg_1285[6]),
        .R(1'b0));
  FDRE \tmp_24_reg_1285_reg[7] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[39]),
        .Q(tmp_24_reg_1285[7]),
        .R(1'b0));
  CARRY4 \tmp_24_reg_1285_reg[7]_i_1 
       (.CI(\tmp_24_reg_1285_reg[3]_i_1_n_0 ),
        .CO({\tmp_24_reg_1285_reg[7]_i_1_n_0 ,\tmp_24_reg_1285_reg[7]_i_1_n_1 ,\tmp_24_reg_1285_reg[7]_i_1_n_2 ,\tmp_24_reg_1285_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul5_fu_665_p2[39:36]),
        .S({\tmp_24_reg_1285[7]_i_2_n_0 ,\tmp_24_reg_1285[7]_i_3_n_0 ,\tmp_24_reg_1285[7]_i_4_n_0 ,\tmp_24_reg_1285[7]_i_5_n_0 }));
  FDRE \tmp_24_reg_1285_reg[8] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[40]),
        .Q(tmp_24_reg_1285[8]),
        .R(1'b0));
  FDRE \tmp_24_reg_1285_reg[9] 
       (.C(ap_clk),
        .CE(tmp_24_reg_12850),
        .D(neg_mul5_fu_665_p2[41]),
        .Q(tmp_24_reg_1285[9]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [32]),
        .Q(tmp_25_reg_1246[0]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [42]),
        .Q(tmp_25_reg_1246[10]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [43]),
        .Q(tmp_25_reg_1246[11]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [44]),
        .Q(tmp_25_reg_1246[12]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [45]),
        .Q(tmp_25_reg_1246[13]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [46]),
        .Q(tmp_25_reg_1246[14]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [47]),
        .Q(tmp_25_reg_1246[15]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [48]),
        .Q(tmp_25_reg_1246[16]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [49]),
        .Q(tmp_25_reg_1246[17]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [50]),
        .Q(tmp_25_reg_1246[18]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [51]),
        .Q(tmp_25_reg_1246[19]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [33]),
        .Q(tmp_25_reg_1246[1]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [52]),
        .Q(tmp_25_reg_1246[20]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [53]),
        .Q(tmp_25_reg_1246[21]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [54]),
        .Q(tmp_25_reg_1246[22]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [55]),
        .Q(tmp_25_reg_1246[23]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [56]),
        .Q(tmp_25_reg_1246[24]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [57]),
        .Q(tmp_25_reg_1246[25]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [34]),
        .Q(tmp_25_reg_1246[2]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [35]),
        .Q(tmp_25_reg_1246[3]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [36]),
        .Q(tmp_25_reg_1246[4]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [37]),
        .Q(tmp_25_reg_1246[5]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [38]),
        .Q(tmp_25_reg_1246[6]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [39]),
        .Q(tmp_25_reg_1246[7]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [40]),
        .Q(tmp_25_reg_1246[8]),
        .R(1'b0));
  FDRE \tmp_25_reg_1246_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_78),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [41]),
        .Q(tmp_25_reg_1246[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_28_reg_1382[0]_i_2 
       (.I0(tmp_8_reg_1261[26]),
        .I1(p_v3_v_reg_1330[25]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .I3(neg_ti4_reg_1361[26]),
        .O(\tmp_28_reg_1382[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_28_reg_1382[0]_i_3 
       (.I0(tmp_8_reg_1261[25]),
        .I1(p_v3_v_reg_1330[25]),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .I3(neg_ti4_reg_1361[25]),
        .O(\tmp_28_reg_1382[0]_i_3_n_0 ));
  FDRE \tmp_28_reg_1382_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_Val2_10_3_fu_867_p2[26]),
        .Q(tmp_28_reg_1382),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_28_reg_1382_reg[0]_i_1 
       (.CI(\scaled_power_V_3_cas_reg_1377_reg[13]_i_1_n_0 ),
        .CO({\NLW_tmp_28_reg_1382_reg[0]_i_1_CO_UNCONNECTED [3:1],\tmp_28_reg_1382_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_8_reg_1261[25]}),
        .O({\NLW_tmp_28_reg_1382_reg[0]_i_1_O_UNCONNECTED [3:2],p_Val2_10_3_fu_867_p2[26:25]}),
        .S({1'b0,1'b0,\tmp_28_reg_1382[0]_i_2_n_0 ,\tmp_28_reg_1382[0]_i_3_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[11]_i_2 
       (.I0(mul1_reg_1183[43]),
        .O(\tmp_2_reg_1204[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[11]_i_3 
       (.I0(mul1_reg_1183[42]),
        .O(\tmp_2_reg_1204[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[11]_i_4 
       (.I0(mul1_reg_1183[41]),
        .O(\tmp_2_reg_1204[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[11]_i_5 
       (.I0(mul1_reg_1183[40]),
        .O(\tmp_2_reg_1204[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[15]_i_2 
       (.I0(mul1_reg_1183[47]),
        .O(\tmp_2_reg_1204[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[15]_i_3 
       (.I0(mul1_reg_1183[46]),
        .O(\tmp_2_reg_1204[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[15]_i_4 
       (.I0(mul1_reg_1183[45]),
        .O(\tmp_2_reg_1204[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[15]_i_5 
       (.I0(mul1_reg_1183[44]),
        .O(\tmp_2_reg_1204[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[19]_i_2 
       (.I0(mul1_reg_1183[51]),
        .O(\tmp_2_reg_1204[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[19]_i_3 
       (.I0(mul1_reg_1183[50]),
        .O(\tmp_2_reg_1204[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[19]_i_4 
       (.I0(mul1_reg_1183[49]),
        .O(\tmp_2_reg_1204[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[19]_i_5 
       (.I0(mul1_reg_1183[48]),
        .O(\tmp_2_reg_1204[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[23]_i_2 
       (.I0(mul1_reg_1183[55]),
        .O(\tmp_2_reg_1204[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[23]_i_3 
       (.I0(mul1_reg_1183[54]),
        .O(\tmp_2_reg_1204[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[23]_i_4 
       (.I0(mul1_reg_1183[53]),
        .O(\tmp_2_reg_1204[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[23]_i_5 
       (.I0(mul1_reg_1183[52]),
        .O(\tmp_2_reg_1204[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[25]_i_3 
       (.I0(mul1_reg_1183[57]),
        .O(\tmp_2_reg_1204[25]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[25]_i_4 
       (.I0(mul1_reg_1183[56]),
        .O(\tmp_2_reg_1204[25]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_10 
       (.I0(mul1_reg_1183[29]),
        .O(\tmp_2_reg_1204[3]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_11 
       (.I0(mul1_reg_1183[28]),
        .O(\tmp_2_reg_1204[3]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_13 
       (.I0(mul1_reg_1183[27]),
        .O(\tmp_2_reg_1204[3]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_14 
       (.I0(mul1_reg_1183[26]),
        .O(\tmp_2_reg_1204[3]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_15 
       (.I0(mul1_reg_1183[25]),
        .O(\tmp_2_reg_1204[3]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_16 
       (.I0(mul1_reg_1183[24]),
        .O(\tmp_2_reg_1204[3]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_18 
       (.I0(mul1_reg_1183[23]),
        .O(\tmp_2_reg_1204[3]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_19 
       (.I0(mul1_reg_1183[22]),
        .O(\tmp_2_reg_1204[3]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_20 
       (.I0(mul1_reg_1183[21]),
        .O(\tmp_2_reg_1204[3]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_21 
       (.I0(mul1_reg_1183[20]),
        .O(\tmp_2_reg_1204[3]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_23 
       (.I0(mul1_reg_1183[19]),
        .O(\tmp_2_reg_1204[3]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_24 
       (.I0(mul1_reg_1183[18]),
        .O(\tmp_2_reg_1204[3]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_25 
       (.I0(mul1_reg_1183[17]),
        .O(\tmp_2_reg_1204[3]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_26 
       (.I0(mul1_reg_1183[16]),
        .O(\tmp_2_reg_1204[3]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_28 
       (.I0(mul1_reg_1183[15]),
        .O(\tmp_2_reg_1204[3]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_29 
       (.I0(mul1_reg_1183[14]),
        .O(\tmp_2_reg_1204[3]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_3 
       (.I0(mul1_reg_1183[35]),
        .O(\tmp_2_reg_1204[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_30 
       (.I0(mul1_reg_1183[13]),
        .O(\tmp_2_reg_1204[3]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_31 
       (.I0(mul1_reg_1183[12]),
        .O(\tmp_2_reg_1204[3]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_33 
       (.I0(mul1_reg_1183[11]),
        .O(\tmp_2_reg_1204[3]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_34 
       (.I0(mul1_reg_1183[10]),
        .O(\tmp_2_reg_1204[3]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_35 
       (.I0(mul1_reg_1183[9]),
        .O(\tmp_2_reg_1204[3]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_36 
       (.I0(mul1_reg_1183[8]),
        .O(\tmp_2_reg_1204[3]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_38 
       (.I0(mul1_reg_1183[7]),
        .O(\tmp_2_reg_1204[3]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_39 
       (.I0(mul1_reg_1183[6]),
        .O(\tmp_2_reg_1204[3]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_4 
       (.I0(mul1_reg_1183[34]),
        .O(\tmp_2_reg_1204[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_40 
       (.I0(mul1_reg_1183[5]),
        .O(\tmp_2_reg_1204[3]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_41 
       (.I0(mul1_reg_1183[4]),
        .O(\tmp_2_reg_1204[3]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_42 
       (.I0(mul1_reg_1183[3]),
        .O(\tmp_2_reg_1204[3]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_43 
       (.I0(mul1_reg_1183[2]),
        .O(\tmp_2_reg_1204[3]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_44 
       (.I0(mul1_reg_1183[1]),
        .O(\tmp_2_reg_1204[3]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_5 
       (.I0(mul1_reg_1183[33]),
        .O(\tmp_2_reg_1204[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_6 
       (.I0(mul1_reg_1183[32]),
        .O(\tmp_2_reg_1204[3]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_8 
       (.I0(mul1_reg_1183[31]),
        .O(\tmp_2_reg_1204[3]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[3]_i_9 
       (.I0(mul1_reg_1183[30]),
        .O(\tmp_2_reg_1204[3]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[7]_i_2 
       (.I0(mul1_reg_1183[39]),
        .O(\tmp_2_reg_1204[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[7]_i_3 
       (.I0(mul1_reg_1183[38]),
        .O(\tmp_2_reg_1204[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[7]_i_4 
       (.I0(mul1_reg_1183[37]),
        .O(\tmp_2_reg_1204[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1204[7]_i_5 
       (.I0(mul1_reg_1183[36]),
        .O(\tmp_2_reg_1204[7]_i_5_n_0 ));
  FDRE \tmp_2_reg_1204_reg[0] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[32]),
        .Q(tmp_2_reg_1204[0]),
        .R(1'b0));
  FDRE \tmp_2_reg_1204_reg[10] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[42]),
        .Q(tmp_2_reg_1204[10]),
        .R(1'b0));
  FDRE \tmp_2_reg_1204_reg[11] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[43]),
        .Q(tmp_2_reg_1204[11]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1204_reg[11]_i_1 
       (.CI(\tmp_2_reg_1204_reg[7]_i_1_n_0 ),
        .CO({\tmp_2_reg_1204_reg[11]_i_1_n_0 ,\tmp_2_reg_1204_reg[11]_i_1_n_1 ,\tmp_2_reg_1204_reg[11]_i_1_n_2 ,\tmp_2_reg_1204_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul1_fu_533_p2[43:40]),
        .S({\tmp_2_reg_1204[11]_i_2_n_0 ,\tmp_2_reg_1204[11]_i_3_n_0 ,\tmp_2_reg_1204[11]_i_4_n_0 ,\tmp_2_reg_1204[11]_i_5_n_0 }));
  FDRE \tmp_2_reg_1204_reg[12] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[44]),
        .Q(tmp_2_reg_1204[12]),
        .R(1'b0));
  FDRE \tmp_2_reg_1204_reg[13] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[45]),
        .Q(tmp_2_reg_1204[13]),
        .R(1'b0));
  FDRE \tmp_2_reg_1204_reg[14] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[46]),
        .Q(tmp_2_reg_1204[14]),
        .R(1'b0));
  FDRE \tmp_2_reg_1204_reg[15] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[47]),
        .Q(tmp_2_reg_1204[15]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1204_reg[15]_i_1 
       (.CI(\tmp_2_reg_1204_reg[11]_i_1_n_0 ),
        .CO({\tmp_2_reg_1204_reg[15]_i_1_n_0 ,\tmp_2_reg_1204_reg[15]_i_1_n_1 ,\tmp_2_reg_1204_reg[15]_i_1_n_2 ,\tmp_2_reg_1204_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul1_fu_533_p2[47:44]),
        .S({\tmp_2_reg_1204[15]_i_2_n_0 ,\tmp_2_reg_1204[15]_i_3_n_0 ,\tmp_2_reg_1204[15]_i_4_n_0 ,\tmp_2_reg_1204[15]_i_5_n_0 }));
  FDRE \tmp_2_reg_1204_reg[16] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[48]),
        .Q(tmp_2_reg_1204[16]),
        .R(1'b0));
  FDRE \tmp_2_reg_1204_reg[17] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[49]),
        .Q(tmp_2_reg_1204[17]),
        .R(1'b0));
  FDRE \tmp_2_reg_1204_reg[18] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[50]),
        .Q(tmp_2_reg_1204[18]),
        .R(1'b0));
  FDRE \tmp_2_reg_1204_reg[19] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[51]),
        .Q(tmp_2_reg_1204[19]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1204_reg[19]_i_1 
       (.CI(\tmp_2_reg_1204_reg[15]_i_1_n_0 ),
        .CO({\tmp_2_reg_1204_reg[19]_i_1_n_0 ,\tmp_2_reg_1204_reg[19]_i_1_n_1 ,\tmp_2_reg_1204_reg[19]_i_1_n_2 ,\tmp_2_reg_1204_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul1_fu_533_p2[51:48]),
        .S({\tmp_2_reg_1204[19]_i_2_n_0 ,\tmp_2_reg_1204[19]_i_3_n_0 ,\tmp_2_reg_1204[19]_i_4_n_0 ,\tmp_2_reg_1204[19]_i_5_n_0 }));
  FDRE \tmp_2_reg_1204_reg[1] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[33]),
        .Q(tmp_2_reg_1204[1]),
        .R(1'b0));
  FDRE \tmp_2_reg_1204_reg[20] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[52]),
        .Q(tmp_2_reg_1204[20]),
        .R(1'b0));
  FDRE \tmp_2_reg_1204_reg[21] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[53]),
        .Q(tmp_2_reg_1204[21]),
        .R(1'b0));
  FDRE \tmp_2_reg_1204_reg[22] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[54]),
        .Q(tmp_2_reg_1204[22]),
        .R(1'b0));
  FDRE \tmp_2_reg_1204_reg[23] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[55]),
        .Q(tmp_2_reg_1204[23]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1204_reg[23]_i_1 
       (.CI(\tmp_2_reg_1204_reg[19]_i_1_n_0 ),
        .CO({\tmp_2_reg_1204_reg[23]_i_1_n_0 ,\tmp_2_reg_1204_reg[23]_i_1_n_1 ,\tmp_2_reg_1204_reg[23]_i_1_n_2 ,\tmp_2_reg_1204_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul1_fu_533_p2[55:52]),
        .S({\tmp_2_reg_1204[23]_i_2_n_0 ,\tmp_2_reg_1204[23]_i_3_n_0 ,\tmp_2_reg_1204[23]_i_4_n_0 ,\tmp_2_reg_1204[23]_i_5_n_0 }));
  FDRE \tmp_2_reg_1204_reg[24] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[56]),
        .Q(tmp_2_reg_1204[24]),
        .R(1'b0));
  FDRE \tmp_2_reg_1204_reg[25] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[57]),
        .Q(tmp_2_reg_1204[25]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1204_reg[25]_i_2 
       (.CI(\tmp_2_reg_1204_reg[23]_i_1_n_0 ),
        .CO({\NLW_tmp_2_reg_1204_reg[25]_i_2_CO_UNCONNECTED [3:1],\tmp_2_reg_1204_reg[25]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_2_reg_1204_reg[25]_i_2_O_UNCONNECTED [3:2],neg_mul1_fu_533_p2[57:56]}),
        .S({1'b0,1'b0,\tmp_2_reg_1204[25]_i_3_n_0 ,\tmp_2_reg_1204[25]_i_4_n_0 }));
  FDRE \tmp_2_reg_1204_reg[2] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[34]),
        .Q(tmp_2_reg_1204[2]),
        .R(1'b0));
  FDRE \tmp_2_reg_1204_reg[3] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[35]),
        .Q(tmp_2_reg_1204[3]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1204_reg[3]_i_1 
       (.CI(\tmp_2_reg_1204_reg[3]_i_2_n_0 ),
        .CO({\tmp_2_reg_1204_reg[3]_i_1_n_0 ,\tmp_2_reg_1204_reg[3]_i_1_n_1 ,\tmp_2_reg_1204_reg[3]_i_1_n_2 ,\tmp_2_reg_1204_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul1_fu_533_p2[35:32]),
        .S({\tmp_2_reg_1204[3]_i_3_n_0 ,\tmp_2_reg_1204[3]_i_4_n_0 ,\tmp_2_reg_1204[3]_i_5_n_0 ,\tmp_2_reg_1204[3]_i_6_n_0 }));
  CARRY4 \tmp_2_reg_1204_reg[3]_i_12 
       (.CI(\tmp_2_reg_1204_reg[3]_i_17_n_0 ),
        .CO({\tmp_2_reg_1204_reg[3]_i_12_n_0 ,\tmp_2_reg_1204_reg[3]_i_12_n_1 ,\tmp_2_reg_1204_reg[3]_i_12_n_2 ,\tmp_2_reg_1204_reg[3]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_2_reg_1204_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_1204[3]_i_18_n_0 ,\tmp_2_reg_1204[3]_i_19_n_0 ,\tmp_2_reg_1204[3]_i_20_n_0 ,\tmp_2_reg_1204[3]_i_21_n_0 }));
  CARRY4 \tmp_2_reg_1204_reg[3]_i_17 
       (.CI(\tmp_2_reg_1204_reg[3]_i_22_n_0 ),
        .CO({\tmp_2_reg_1204_reg[3]_i_17_n_0 ,\tmp_2_reg_1204_reg[3]_i_17_n_1 ,\tmp_2_reg_1204_reg[3]_i_17_n_2 ,\tmp_2_reg_1204_reg[3]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_2_reg_1204_reg[3]_i_17_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_1204[3]_i_23_n_0 ,\tmp_2_reg_1204[3]_i_24_n_0 ,\tmp_2_reg_1204[3]_i_25_n_0 ,\tmp_2_reg_1204[3]_i_26_n_0 }));
  CARRY4 \tmp_2_reg_1204_reg[3]_i_2 
       (.CI(\tmp_2_reg_1204_reg[3]_i_7_n_0 ),
        .CO({\tmp_2_reg_1204_reg[3]_i_2_n_0 ,\tmp_2_reg_1204_reg[3]_i_2_n_1 ,\tmp_2_reg_1204_reg[3]_i_2_n_2 ,\tmp_2_reg_1204_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_2_reg_1204_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_1204[3]_i_8_n_0 ,\tmp_2_reg_1204[3]_i_9_n_0 ,\tmp_2_reg_1204[3]_i_10_n_0 ,\tmp_2_reg_1204[3]_i_11_n_0 }));
  CARRY4 \tmp_2_reg_1204_reg[3]_i_22 
       (.CI(\tmp_2_reg_1204_reg[3]_i_27_n_0 ),
        .CO({\tmp_2_reg_1204_reg[3]_i_22_n_0 ,\tmp_2_reg_1204_reg[3]_i_22_n_1 ,\tmp_2_reg_1204_reg[3]_i_22_n_2 ,\tmp_2_reg_1204_reg[3]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_2_reg_1204_reg[3]_i_22_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_1204[3]_i_28_n_0 ,\tmp_2_reg_1204[3]_i_29_n_0 ,\tmp_2_reg_1204[3]_i_30_n_0 ,\tmp_2_reg_1204[3]_i_31_n_0 }));
  CARRY4 \tmp_2_reg_1204_reg[3]_i_27 
       (.CI(\tmp_2_reg_1204_reg[3]_i_32_n_0 ),
        .CO({\tmp_2_reg_1204_reg[3]_i_27_n_0 ,\tmp_2_reg_1204_reg[3]_i_27_n_1 ,\tmp_2_reg_1204_reg[3]_i_27_n_2 ,\tmp_2_reg_1204_reg[3]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_2_reg_1204_reg[3]_i_27_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_1204[3]_i_33_n_0 ,\tmp_2_reg_1204[3]_i_34_n_0 ,\tmp_2_reg_1204[3]_i_35_n_0 ,\tmp_2_reg_1204[3]_i_36_n_0 }));
  CARRY4 \tmp_2_reg_1204_reg[3]_i_32 
       (.CI(\tmp_2_reg_1204_reg[3]_i_37_n_0 ),
        .CO({\tmp_2_reg_1204_reg[3]_i_32_n_0 ,\tmp_2_reg_1204_reg[3]_i_32_n_1 ,\tmp_2_reg_1204_reg[3]_i_32_n_2 ,\tmp_2_reg_1204_reg[3]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_2_reg_1204_reg[3]_i_32_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_1204[3]_i_38_n_0 ,\tmp_2_reg_1204[3]_i_39_n_0 ,\tmp_2_reg_1204[3]_i_40_n_0 ,\tmp_2_reg_1204[3]_i_41_n_0 }));
  CARRY4 \tmp_2_reg_1204_reg[3]_i_37 
       (.CI(1'b0),
        .CO({\tmp_2_reg_1204_reg[3]_i_37_n_0 ,\tmp_2_reg_1204_reg[3]_i_37_n_1 ,\tmp_2_reg_1204_reg[3]_i_37_n_2 ,\tmp_2_reg_1204_reg[3]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_tmp_2_reg_1204_reg[3]_i_37_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_1204[3]_i_42_n_0 ,\tmp_2_reg_1204[3]_i_43_n_0 ,\tmp_2_reg_1204[3]_i_44_n_0 ,mul1_reg_1183[0]}));
  CARRY4 \tmp_2_reg_1204_reg[3]_i_7 
       (.CI(\tmp_2_reg_1204_reg[3]_i_12_n_0 ),
        .CO({\tmp_2_reg_1204_reg[3]_i_7_n_0 ,\tmp_2_reg_1204_reg[3]_i_7_n_1 ,\tmp_2_reg_1204_reg[3]_i_7_n_2 ,\tmp_2_reg_1204_reg[3]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_2_reg_1204_reg[3]_i_7_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_1204[3]_i_13_n_0 ,\tmp_2_reg_1204[3]_i_14_n_0 ,\tmp_2_reg_1204[3]_i_15_n_0 ,\tmp_2_reg_1204[3]_i_16_n_0 }));
  FDRE \tmp_2_reg_1204_reg[4] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[36]),
        .Q(tmp_2_reg_1204[4]),
        .R(1'b0));
  FDRE \tmp_2_reg_1204_reg[5] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[37]),
        .Q(tmp_2_reg_1204[5]),
        .R(1'b0));
  FDRE \tmp_2_reg_1204_reg[6] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[38]),
        .Q(tmp_2_reg_1204[6]),
        .R(1'b0));
  FDRE \tmp_2_reg_1204_reg[7] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[39]),
        .Q(tmp_2_reg_1204[7]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1204_reg[7]_i_1 
       (.CI(\tmp_2_reg_1204_reg[3]_i_1_n_0 ),
        .CO({\tmp_2_reg_1204_reg[7]_i_1_n_0 ,\tmp_2_reg_1204_reg[7]_i_1_n_1 ,\tmp_2_reg_1204_reg[7]_i_1_n_2 ,\tmp_2_reg_1204_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul1_fu_533_p2[39:36]),
        .S({\tmp_2_reg_1204[7]_i_2_n_0 ,\tmp_2_reg_1204[7]_i_3_n_0 ,\tmp_2_reg_1204[7]_i_4_n_0 ,\tmp_2_reg_1204[7]_i_5_n_0 }));
  FDRE \tmp_2_reg_1204_reg[8] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[40]),
        .Q(tmp_2_reg_1204[8]),
        .R(1'b0));
  FDRE \tmp_2_reg_1204_reg[9] 
       (.C(ap_clk),
        .CE(tmp_2_reg_12040),
        .D(neg_mul1_fu_533_p2[41]),
        .Q(tmp_2_reg_1204[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1061[0]_i_2 
       (.I0(tmp_12_cast_fu_266_p1[26]),
        .O(\tmp_30_reg_1061[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1061[0]_i_3 
       (.I0(tmp_12_cast_fu_266_p1[26]),
        .I1(tmp_5_reg_995[13]),
        .O(\tmp_30_reg_1061[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1061[0]_i_4 
       (.I0(tmp_12_cast_fu_266_p1[25]),
        .I1(tmp_5_reg_995[12]),
        .O(\tmp_30_reg_1061[0]_i_4_n_0 ));
  FDRE \tmp_30_reg_1061_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_4_s_fu_321_p2[14]),
        .Q(tmp_30_reg_1061),
        .R(1'b0));
  CARRY4 \tmp_30_reg_1061_reg[0]_i_1 
       (.CI(\p_Val2_4_s_reg_1056_reg[11]_i_1_n_0 ),
        .CO({\NLW_tmp_30_reg_1061_reg[0]_i_1_CO_UNCONNECTED [3:2],\tmp_30_reg_1061_reg[0]_i_1_n_2 ,\tmp_30_reg_1061_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_30_reg_1061[0]_i_2_n_0 ,tmp_12_cast_fu_266_p1[25]}),
        .O({\NLW_tmp_30_reg_1061_reg[0]_i_1_O_UNCONNECTED [3],p_Val2_4_s_fu_321_p2[14:12]}),
        .S({1'b0,1'b1,\tmp_30_reg_1061[0]_i_3_n_0 ,\tmp_30_reg_1061[0]_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[10]_i_2 
       (.I0(mul3_reg_1173[43]),
        .O(\tmp_31_reg_1199[10]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[10]_i_3 
       (.I0(mul3_reg_1173[42]),
        .O(\tmp_31_reg_1199[10]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[10]_i_4 
       (.I0(mul3_reg_1173[41]),
        .O(\tmp_31_reg_1199[10]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[10]_i_5 
       (.I0(mul3_reg_1173[40]),
        .O(\tmp_31_reg_1199[10]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[14]_i_2 
       (.I0(mul3_reg_1173[47]),
        .O(\tmp_31_reg_1199[14]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[14]_i_3 
       (.I0(mul3_reg_1173[46]),
        .O(\tmp_31_reg_1199[14]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[14]_i_4 
       (.I0(mul3_reg_1173[45]),
        .O(\tmp_31_reg_1199[14]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[14]_i_5 
       (.I0(mul3_reg_1173[44]),
        .O(\tmp_31_reg_1199[14]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[18]_i_2 
       (.I0(mul3_reg_1173[51]),
        .O(\tmp_31_reg_1199[18]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[18]_i_3 
       (.I0(mul3_reg_1173[50]),
        .O(\tmp_31_reg_1199[18]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[18]_i_4 
       (.I0(mul3_reg_1173[49]),
        .O(\tmp_31_reg_1199[18]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[18]_i_5 
       (.I0(mul3_reg_1173[48]),
        .O(\tmp_31_reg_1199[18]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[22]_i_2 
       (.I0(mul3_reg_1173[55]),
        .O(\tmp_31_reg_1199[22]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[22]_i_3 
       (.I0(mul3_reg_1173[54]),
        .O(\tmp_31_reg_1199[22]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[22]_i_4 
       (.I0(mul3_reg_1173[53]),
        .O(\tmp_31_reg_1199[22]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[22]_i_5 
       (.I0(mul3_reg_1173[52]),
        .O(\tmp_31_reg_1199[22]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[25]_i_3 
       (.I0(mul3_reg_1173[58]),
        .O(\tmp_31_reg_1199[25]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[25]_i_4 
       (.I0(mul3_reg_1173[57]),
        .O(\tmp_31_reg_1199[25]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[25]_i_5 
       (.I0(mul3_reg_1173[56]),
        .O(\tmp_31_reg_1199[25]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_10 
       (.I0(mul3_reg_1173[29]),
        .O(\tmp_31_reg_1199[2]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_11 
       (.I0(mul3_reg_1173[28]),
        .O(\tmp_31_reg_1199[2]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_13 
       (.I0(mul3_reg_1173[27]),
        .O(\tmp_31_reg_1199[2]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_14 
       (.I0(mul3_reg_1173[26]),
        .O(\tmp_31_reg_1199[2]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_15 
       (.I0(mul3_reg_1173[25]),
        .O(\tmp_31_reg_1199[2]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_16 
       (.I0(mul3_reg_1173[24]),
        .O(\tmp_31_reg_1199[2]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_18 
       (.I0(mul3_reg_1173[23]),
        .O(\tmp_31_reg_1199[2]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_19 
       (.I0(mul3_reg_1173[22]),
        .O(\tmp_31_reg_1199[2]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_20 
       (.I0(mul3_reg_1173[21]),
        .O(\tmp_31_reg_1199[2]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_21 
       (.I0(mul3_reg_1173[20]),
        .O(\tmp_31_reg_1199[2]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_23 
       (.I0(mul3_reg_1173[19]),
        .O(\tmp_31_reg_1199[2]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_24 
       (.I0(mul3_reg_1173[18]),
        .O(\tmp_31_reg_1199[2]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_25 
       (.I0(mul3_reg_1173[17]),
        .O(\tmp_31_reg_1199[2]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_26 
       (.I0(mul3_reg_1173[16]),
        .O(\tmp_31_reg_1199[2]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_28 
       (.I0(mul3_reg_1173[15]),
        .O(\tmp_31_reg_1199[2]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_29 
       (.I0(mul3_reg_1173[14]),
        .O(\tmp_31_reg_1199[2]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_3 
       (.I0(mul3_reg_1173[35]),
        .O(\tmp_31_reg_1199[2]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_30 
       (.I0(mul3_reg_1173[13]),
        .O(\tmp_31_reg_1199[2]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_31 
       (.I0(mul3_reg_1173[12]),
        .O(\tmp_31_reg_1199[2]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_33 
       (.I0(mul3_reg_1173[11]),
        .O(\tmp_31_reg_1199[2]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_34 
       (.I0(mul3_reg_1173[10]),
        .O(\tmp_31_reg_1199[2]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_35 
       (.I0(mul3_reg_1173[9]),
        .O(\tmp_31_reg_1199[2]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_36 
       (.I0(mul3_reg_1173[8]),
        .O(\tmp_31_reg_1199[2]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_38 
       (.I0(mul3_reg_1173[7]),
        .O(\tmp_31_reg_1199[2]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_39 
       (.I0(mul3_reg_1173[6]),
        .O(\tmp_31_reg_1199[2]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_4 
       (.I0(mul3_reg_1173[34]),
        .O(\tmp_31_reg_1199[2]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_40 
       (.I0(mul3_reg_1173[5]),
        .O(\tmp_31_reg_1199[2]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_41 
       (.I0(mul3_reg_1173[4]),
        .O(\tmp_31_reg_1199[2]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_42 
       (.I0(mul3_reg_1173[3]),
        .O(\tmp_31_reg_1199[2]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_43 
       (.I0(mul3_reg_1173[2]),
        .O(\tmp_31_reg_1199[2]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_44 
       (.I0(mul3_reg_1173[1]),
        .O(\tmp_31_reg_1199[2]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_5 
       (.I0(mul3_reg_1173[33]),
        .O(\tmp_31_reg_1199[2]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_6 
       (.I0(mul3_reg_1173[32]),
        .O(\tmp_31_reg_1199[2]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_8 
       (.I0(mul3_reg_1173[31]),
        .O(\tmp_31_reg_1199[2]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[2]_i_9 
       (.I0(mul3_reg_1173[30]),
        .O(\tmp_31_reg_1199[2]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[6]_i_2 
       (.I0(mul3_reg_1173[39]),
        .O(\tmp_31_reg_1199[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[6]_i_3 
       (.I0(mul3_reg_1173[38]),
        .O(\tmp_31_reg_1199[6]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[6]_i_4 
       (.I0(mul3_reg_1173[37]),
        .O(\tmp_31_reg_1199[6]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1199[6]_i_5 
       (.I0(mul3_reg_1173[36]),
        .O(\tmp_31_reg_1199[6]_i_5_n_0 ));
  FDRE \tmp_31_reg_1199_reg[0] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[33]),
        .Q(tmp_31_reg_1199[0]),
        .R(1'b0));
  FDRE \tmp_31_reg_1199_reg[10] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[43]),
        .Q(tmp_31_reg_1199[10]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1199_reg[10]_i_1 
       (.CI(\tmp_31_reg_1199_reg[6]_i_1_n_0 ),
        .CO({\tmp_31_reg_1199_reg[10]_i_1_n_0 ,\tmp_31_reg_1199_reg[10]_i_1_n_1 ,\tmp_31_reg_1199_reg[10]_i_1_n_2 ,\tmp_31_reg_1199_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul4_fu_518_p2[43:40]),
        .S({\tmp_31_reg_1199[10]_i_2_n_0 ,\tmp_31_reg_1199[10]_i_3_n_0 ,\tmp_31_reg_1199[10]_i_4_n_0 ,\tmp_31_reg_1199[10]_i_5_n_0 }));
  FDRE \tmp_31_reg_1199_reg[11] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[44]),
        .Q(tmp_31_reg_1199[11]),
        .R(1'b0));
  FDRE \tmp_31_reg_1199_reg[12] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[45]),
        .Q(tmp_31_reg_1199[12]),
        .R(1'b0));
  FDRE \tmp_31_reg_1199_reg[13] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[46]),
        .Q(tmp_31_reg_1199[13]),
        .R(1'b0));
  FDRE \tmp_31_reg_1199_reg[14] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[47]),
        .Q(tmp_31_reg_1199[14]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1199_reg[14]_i_1 
       (.CI(\tmp_31_reg_1199_reg[10]_i_1_n_0 ),
        .CO({\tmp_31_reg_1199_reg[14]_i_1_n_0 ,\tmp_31_reg_1199_reg[14]_i_1_n_1 ,\tmp_31_reg_1199_reg[14]_i_1_n_2 ,\tmp_31_reg_1199_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul4_fu_518_p2[47:44]),
        .S({\tmp_31_reg_1199[14]_i_2_n_0 ,\tmp_31_reg_1199[14]_i_3_n_0 ,\tmp_31_reg_1199[14]_i_4_n_0 ,\tmp_31_reg_1199[14]_i_5_n_0 }));
  FDRE \tmp_31_reg_1199_reg[15] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[48]),
        .Q(tmp_31_reg_1199[15]),
        .R(1'b0));
  FDRE \tmp_31_reg_1199_reg[16] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[49]),
        .Q(tmp_31_reg_1199[16]),
        .R(1'b0));
  FDRE \tmp_31_reg_1199_reg[17] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[50]),
        .Q(tmp_31_reg_1199[17]),
        .R(1'b0));
  FDRE \tmp_31_reg_1199_reg[18] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[51]),
        .Q(tmp_31_reg_1199[18]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1199_reg[18]_i_1 
       (.CI(\tmp_31_reg_1199_reg[14]_i_1_n_0 ),
        .CO({\tmp_31_reg_1199_reg[18]_i_1_n_0 ,\tmp_31_reg_1199_reg[18]_i_1_n_1 ,\tmp_31_reg_1199_reg[18]_i_1_n_2 ,\tmp_31_reg_1199_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul4_fu_518_p2[51:48]),
        .S({\tmp_31_reg_1199[18]_i_2_n_0 ,\tmp_31_reg_1199[18]_i_3_n_0 ,\tmp_31_reg_1199[18]_i_4_n_0 ,\tmp_31_reg_1199[18]_i_5_n_0 }));
  FDRE \tmp_31_reg_1199_reg[19] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[52]),
        .Q(tmp_31_reg_1199[19]),
        .R(1'b0));
  FDRE \tmp_31_reg_1199_reg[1] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[34]),
        .Q(tmp_31_reg_1199[1]),
        .R(1'b0));
  FDRE \tmp_31_reg_1199_reg[20] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[53]),
        .Q(tmp_31_reg_1199[20]),
        .R(1'b0));
  FDRE \tmp_31_reg_1199_reg[21] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[54]),
        .Q(tmp_31_reg_1199[21]),
        .R(1'b0));
  FDRE \tmp_31_reg_1199_reg[22] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[55]),
        .Q(tmp_31_reg_1199[22]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1199_reg[22]_i_1 
       (.CI(\tmp_31_reg_1199_reg[18]_i_1_n_0 ),
        .CO({\tmp_31_reg_1199_reg[22]_i_1_n_0 ,\tmp_31_reg_1199_reg[22]_i_1_n_1 ,\tmp_31_reg_1199_reg[22]_i_1_n_2 ,\tmp_31_reg_1199_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul4_fu_518_p2[55:52]),
        .S({\tmp_31_reg_1199[22]_i_2_n_0 ,\tmp_31_reg_1199[22]_i_3_n_0 ,\tmp_31_reg_1199[22]_i_4_n_0 ,\tmp_31_reg_1199[22]_i_5_n_0 }));
  FDRE \tmp_31_reg_1199_reg[23] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[56]),
        .Q(tmp_31_reg_1199[23]),
        .R(1'b0));
  FDRE \tmp_31_reg_1199_reg[24] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[57]),
        .Q(tmp_31_reg_1199[24]),
        .R(1'b0));
  FDRE \tmp_31_reg_1199_reg[25] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[58]),
        .Q(tmp_31_reg_1199[25]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1199_reg[25]_i_2 
       (.CI(\tmp_31_reg_1199_reg[22]_i_1_n_0 ),
        .CO({\NLW_tmp_31_reg_1199_reg[25]_i_2_CO_UNCONNECTED [3:2],\tmp_31_reg_1199_reg[25]_i_2_n_2 ,\tmp_31_reg_1199_reg[25]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_31_reg_1199_reg[25]_i_2_O_UNCONNECTED [3],neg_mul4_fu_518_p2[58:56]}),
        .S({1'b0,\tmp_31_reg_1199[25]_i_3_n_0 ,\tmp_31_reg_1199[25]_i_4_n_0 ,\tmp_31_reg_1199[25]_i_5_n_0 }));
  FDRE \tmp_31_reg_1199_reg[2] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[35]),
        .Q(tmp_31_reg_1199[2]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1199_reg[2]_i_1 
       (.CI(\tmp_31_reg_1199_reg[2]_i_2_n_0 ),
        .CO({\tmp_31_reg_1199_reg[2]_i_1_n_0 ,\tmp_31_reg_1199_reg[2]_i_1_n_1 ,\tmp_31_reg_1199_reg[2]_i_1_n_2 ,\tmp_31_reg_1199_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({neg_mul4_fu_518_p2[35:33],\NLW_tmp_31_reg_1199_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_31_reg_1199[2]_i_3_n_0 ,\tmp_31_reg_1199[2]_i_4_n_0 ,\tmp_31_reg_1199[2]_i_5_n_0 ,\tmp_31_reg_1199[2]_i_6_n_0 }));
  CARRY4 \tmp_31_reg_1199_reg[2]_i_12 
       (.CI(\tmp_31_reg_1199_reg[2]_i_17_n_0 ),
        .CO({\tmp_31_reg_1199_reg[2]_i_12_n_0 ,\tmp_31_reg_1199_reg[2]_i_12_n_1 ,\tmp_31_reg_1199_reg[2]_i_12_n_2 ,\tmp_31_reg_1199_reg[2]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_31_reg_1199_reg[2]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_31_reg_1199[2]_i_18_n_0 ,\tmp_31_reg_1199[2]_i_19_n_0 ,\tmp_31_reg_1199[2]_i_20_n_0 ,\tmp_31_reg_1199[2]_i_21_n_0 }));
  CARRY4 \tmp_31_reg_1199_reg[2]_i_17 
       (.CI(\tmp_31_reg_1199_reg[2]_i_22_n_0 ),
        .CO({\tmp_31_reg_1199_reg[2]_i_17_n_0 ,\tmp_31_reg_1199_reg[2]_i_17_n_1 ,\tmp_31_reg_1199_reg[2]_i_17_n_2 ,\tmp_31_reg_1199_reg[2]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_31_reg_1199_reg[2]_i_17_O_UNCONNECTED [3:0]),
        .S({\tmp_31_reg_1199[2]_i_23_n_0 ,\tmp_31_reg_1199[2]_i_24_n_0 ,\tmp_31_reg_1199[2]_i_25_n_0 ,\tmp_31_reg_1199[2]_i_26_n_0 }));
  CARRY4 \tmp_31_reg_1199_reg[2]_i_2 
       (.CI(\tmp_31_reg_1199_reg[2]_i_7_n_0 ),
        .CO({\tmp_31_reg_1199_reg[2]_i_2_n_0 ,\tmp_31_reg_1199_reg[2]_i_2_n_1 ,\tmp_31_reg_1199_reg[2]_i_2_n_2 ,\tmp_31_reg_1199_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_31_reg_1199_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_31_reg_1199[2]_i_8_n_0 ,\tmp_31_reg_1199[2]_i_9_n_0 ,\tmp_31_reg_1199[2]_i_10_n_0 ,\tmp_31_reg_1199[2]_i_11_n_0 }));
  CARRY4 \tmp_31_reg_1199_reg[2]_i_22 
       (.CI(\tmp_31_reg_1199_reg[2]_i_27_n_0 ),
        .CO({\tmp_31_reg_1199_reg[2]_i_22_n_0 ,\tmp_31_reg_1199_reg[2]_i_22_n_1 ,\tmp_31_reg_1199_reg[2]_i_22_n_2 ,\tmp_31_reg_1199_reg[2]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_31_reg_1199_reg[2]_i_22_O_UNCONNECTED [3:0]),
        .S({\tmp_31_reg_1199[2]_i_28_n_0 ,\tmp_31_reg_1199[2]_i_29_n_0 ,\tmp_31_reg_1199[2]_i_30_n_0 ,\tmp_31_reg_1199[2]_i_31_n_0 }));
  CARRY4 \tmp_31_reg_1199_reg[2]_i_27 
       (.CI(\tmp_31_reg_1199_reg[2]_i_32_n_0 ),
        .CO({\tmp_31_reg_1199_reg[2]_i_27_n_0 ,\tmp_31_reg_1199_reg[2]_i_27_n_1 ,\tmp_31_reg_1199_reg[2]_i_27_n_2 ,\tmp_31_reg_1199_reg[2]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_31_reg_1199_reg[2]_i_27_O_UNCONNECTED [3:0]),
        .S({\tmp_31_reg_1199[2]_i_33_n_0 ,\tmp_31_reg_1199[2]_i_34_n_0 ,\tmp_31_reg_1199[2]_i_35_n_0 ,\tmp_31_reg_1199[2]_i_36_n_0 }));
  CARRY4 \tmp_31_reg_1199_reg[2]_i_32 
       (.CI(\tmp_31_reg_1199_reg[2]_i_37_n_0 ),
        .CO({\tmp_31_reg_1199_reg[2]_i_32_n_0 ,\tmp_31_reg_1199_reg[2]_i_32_n_1 ,\tmp_31_reg_1199_reg[2]_i_32_n_2 ,\tmp_31_reg_1199_reg[2]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_31_reg_1199_reg[2]_i_32_O_UNCONNECTED [3:0]),
        .S({\tmp_31_reg_1199[2]_i_38_n_0 ,\tmp_31_reg_1199[2]_i_39_n_0 ,\tmp_31_reg_1199[2]_i_40_n_0 ,\tmp_31_reg_1199[2]_i_41_n_0 }));
  CARRY4 \tmp_31_reg_1199_reg[2]_i_37 
       (.CI(1'b0),
        .CO({\tmp_31_reg_1199_reg[2]_i_37_n_0 ,\tmp_31_reg_1199_reg[2]_i_37_n_1 ,\tmp_31_reg_1199_reg[2]_i_37_n_2 ,\tmp_31_reg_1199_reg[2]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_tmp_31_reg_1199_reg[2]_i_37_O_UNCONNECTED [3:0]),
        .S({\tmp_31_reg_1199[2]_i_42_n_0 ,\tmp_31_reg_1199[2]_i_43_n_0 ,\tmp_31_reg_1199[2]_i_44_n_0 ,mul3_reg_1173[0]}));
  CARRY4 \tmp_31_reg_1199_reg[2]_i_7 
       (.CI(\tmp_31_reg_1199_reg[2]_i_12_n_0 ),
        .CO({\tmp_31_reg_1199_reg[2]_i_7_n_0 ,\tmp_31_reg_1199_reg[2]_i_7_n_1 ,\tmp_31_reg_1199_reg[2]_i_7_n_2 ,\tmp_31_reg_1199_reg[2]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_31_reg_1199_reg[2]_i_7_O_UNCONNECTED [3:0]),
        .S({\tmp_31_reg_1199[2]_i_13_n_0 ,\tmp_31_reg_1199[2]_i_14_n_0 ,\tmp_31_reg_1199[2]_i_15_n_0 ,\tmp_31_reg_1199[2]_i_16_n_0 }));
  FDRE \tmp_31_reg_1199_reg[3] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[36]),
        .Q(tmp_31_reg_1199[3]),
        .R(1'b0));
  FDRE \tmp_31_reg_1199_reg[4] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[37]),
        .Q(tmp_31_reg_1199[4]),
        .R(1'b0));
  FDRE \tmp_31_reg_1199_reg[5] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[38]),
        .Q(tmp_31_reg_1199[5]),
        .R(1'b0));
  FDRE \tmp_31_reg_1199_reg[6] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[39]),
        .Q(tmp_31_reg_1199[6]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1199_reg[6]_i_1 
       (.CI(\tmp_31_reg_1199_reg[2]_i_1_n_0 ),
        .CO({\tmp_31_reg_1199_reg[6]_i_1_n_0 ,\tmp_31_reg_1199_reg[6]_i_1_n_1 ,\tmp_31_reg_1199_reg[6]_i_1_n_2 ,\tmp_31_reg_1199_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul4_fu_518_p2[39:36]),
        .S({\tmp_31_reg_1199[6]_i_2_n_0 ,\tmp_31_reg_1199[6]_i_3_n_0 ,\tmp_31_reg_1199[6]_i_4_n_0 ,\tmp_31_reg_1199[6]_i_5_n_0 }));
  FDRE \tmp_31_reg_1199_reg[7] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[40]),
        .Q(tmp_31_reg_1199[7]),
        .R(1'b0));
  FDRE \tmp_31_reg_1199_reg[8] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[41]),
        .Q(tmp_31_reg_1199[8]),
        .R(1'b0));
  FDRE \tmp_31_reg_1199_reg[9] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11990),
        .D(neg_mul4_fu_518_p2[42]),
        .Q(tmp_31_reg_1199[9]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [33]),
        .Q(tmp_32_reg_1178[0]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [43]),
        .Q(tmp_32_reg_1178[10]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [44]),
        .Q(tmp_32_reg_1178[11]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [45]),
        .Q(tmp_32_reg_1178[12]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [46]),
        .Q(tmp_32_reg_1178[13]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [47]),
        .Q(tmp_32_reg_1178[14]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [48]),
        .Q(tmp_32_reg_1178[15]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [49]),
        .Q(tmp_32_reg_1178[16]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [50]),
        .Q(tmp_32_reg_1178[17]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [51]),
        .Q(tmp_32_reg_1178[18]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [52]),
        .Q(tmp_32_reg_1178[19]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [34]),
        .Q(tmp_32_reg_1178[1]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [53]),
        .Q(tmp_32_reg_1178[20]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [54]),
        .Q(tmp_32_reg_1178[21]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [55]),
        .Q(tmp_32_reg_1178[22]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [56]),
        .Q(tmp_32_reg_1178[23]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [57]),
        .Q(tmp_32_reg_1178[24]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [58]),
        .Q(tmp_32_reg_1178[25]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [35]),
        .Q(tmp_32_reg_1178[2]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [36]),
        .Q(tmp_32_reg_1178[3]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [37]),
        .Q(tmp_32_reg_1178[4]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [38]),
        .Q(tmp_32_reg_1178[5]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [39]),
        .Q(tmp_32_reg_1178[6]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [40]),
        .Q(tmp_32_reg_1178[7]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [41]),
        .Q(tmp_32_reg_1178[8]),
        .R(1'b0));
  FDRE \tmp_32_reg_1178_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_83),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [42]),
        .Q(tmp_32_reg_1178[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_35_reg_1295[0]_i_2 
       (.I0(tmp_8_fu_620_p3[26]),
        .I1(neg_ti9_reg_1251[26]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .I3(p_v4_v_reg_1219[25]),
        .O(\tmp_35_reg_1295[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_35_reg_1295[0]_i_3 
       (.I0(tmp_8_fu_620_p3[25]),
        .I1(neg_ti9_reg_1251[25]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .I3(p_v4_v_reg_1219[25]),
        .O(\tmp_35_reg_1295[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_35_reg_1295[0]_i_4 
       (.I0(tmp_8_fu_620_p3[24]),
        .I1(neg_ti9_reg_1251[24]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .I3(p_v4_v_reg_1219[24]),
        .O(\tmp_35_reg_1295[0]_i_4_n_0 ));
  FDRE \tmp_35_reg_1295_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(p_Val2_10_4_fu_689_p2[26]),
        .Q(tmp_35_reg_1295),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_35_reg_1295_reg[0]_i_1 
       (.CI(\scaled_power_V_4_cas_reg_1290_reg[12]_i_1_n_0 ),
        .CO({\NLW_tmp_35_reg_1295_reg[0]_i_1_CO_UNCONNECTED [3:2],\tmp_35_reg_1295_reg[0]_i_1_n_2 ,\tmp_35_reg_1295_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_8_fu_620_p3[25:24]}),
        .O({\NLW_tmp_35_reg_1295_reg[0]_i_1_O_UNCONNECTED [3],p_Val2_10_4_fu_689_p2[26:24]}),
        .S({1'b0,\tmp_35_reg_1295[0]_i_2_n_0 ,\tmp_35_reg_1295[0]_i_3_n_0 ,\tmp_35_reg_1295[0]_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1137[0]_i_3 
       (.I0(p_Val2_6_5_reg_1100[26]),
        .O(\tmp_36_reg_1137[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_36_reg_1137[0]_i_4 
       (.I0(p_Val2_6_5_reg_1100[26]),
        .I1(p_Val2_6_5_reg_1100[27]),
        .O(\tmp_36_reg_1137[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_36_reg_1137[0]_i_5 
       (.I0(p_Val2_6_5_reg_1100[26]),
        .I1(tmp_9_cast_reg_1067_reg__0[13]),
        .O(\tmp_36_reg_1137[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_36_reg_1137[0]_i_6 
       (.I0(tmp_9_cast_reg_1067_reg__0[12]),
        .I1(p_Val2_6_5_reg_1100[25]),
        .O(\tmp_36_reg_1137[0]_i_6_n_0 ));
  FDRE \tmp_36_reg_1137_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_13),
        .D(p_0_in),
        .Q(tmp_36_reg_1137),
        .R(1'b0));
  CARRY4 \tmp_36_reg_1137_reg[0]_i_2 
       (.CI(\r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_0 ),
        .CO({\NLW_tmp_36_reg_1137_reg[0]_i_2_CO_UNCONNECTED [3],\tmp_36_reg_1137_reg[0]_i_2_n_1 ,\tmp_36_reg_1137_reg[0]_i_2_n_2 ,\tmp_36_reg_1137_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_6_5_reg_1100[26],\tmp_36_reg_1137[0]_i_3_n_0 ,tmp_9_cast_reg_1067_reg__0[12]}),
        .O({p_0_in,\tmp_36_reg_1137_reg[0]_i_2_n_5 ,\tmp_36_reg_1137_reg[0]_i_2_n_6 ,\tmp_36_reg_1137_reg[0]_i_2_n_7 }),
        .S({1'b1,\tmp_36_reg_1137[0]_i_4_n_0 ,\tmp_36_reg_1137[0]_i_5_n_0 ,\tmp_36_reg_1137[0]_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[11]_i_2 
       (.I0(mul_reg_1300[43]),
        .O(\tmp_37_reg_1341[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[11]_i_3 
       (.I0(mul_reg_1300[42]),
        .O(\tmp_37_reg_1341[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[11]_i_4 
       (.I0(mul_reg_1300[41]),
        .O(\tmp_37_reg_1341[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[11]_i_5 
       (.I0(mul_reg_1300[40]),
        .O(\tmp_37_reg_1341[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[15]_i_2 
       (.I0(mul_reg_1300[47]),
        .O(\tmp_37_reg_1341[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[15]_i_3 
       (.I0(mul_reg_1300[46]),
        .O(\tmp_37_reg_1341[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[15]_i_4 
       (.I0(mul_reg_1300[45]),
        .O(\tmp_37_reg_1341[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[15]_i_5 
       (.I0(mul_reg_1300[44]),
        .O(\tmp_37_reg_1341[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[19]_i_2 
       (.I0(mul_reg_1300[51]),
        .O(\tmp_37_reg_1341[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[19]_i_3 
       (.I0(mul_reg_1300[50]),
        .O(\tmp_37_reg_1341[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[19]_i_4 
       (.I0(mul_reg_1300[49]),
        .O(\tmp_37_reg_1341[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[19]_i_5 
       (.I0(mul_reg_1300[48]),
        .O(\tmp_37_reg_1341[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[23]_i_2 
       (.I0(mul_reg_1300[55]),
        .O(\tmp_37_reg_1341[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[23]_i_3 
       (.I0(mul_reg_1300[54]),
        .O(\tmp_37_reg_1341[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[23]_i_4 
       (.I0(mul_reg_1300[53]),
        .O(\tmp_37_reg_1341[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[23]_i_5 
       (.I0(mul_reg_1300[52]),
        .O(\tmp_37_reg_1341[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[25]_i_3 
       (.I0(mul_reg_1300[57]),
        .O(\tmp_37_reg_1341[25]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[25]_i_4 
       (.I0(mul_reg_1300[56]),
        .O(\tmp_37_reg_1341[25]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_10 
       (.I0(mul_reg_1300[29]),
        .O(\tmp_37_reg_1341[3]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_11 
       (.I0(mul_reg_1300[28]),
        .O(\tmp_37_reg_1341[3]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_13 
       (.I0(mul_reg_1300[27]),
        .O(\tmp_37_reg_1341[3]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_14 
       (.I0(mul_reg_1300[26]),
        .O(\tmp_37_reg_1341[3]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_15 
       (.I0(mul_reg_1300[25]),
        .O(\tmp_37_reg_1341[3]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_16 
       (.I0(mul_reg_1300[24]),
        .O(\tmp_37_reg_1341[3]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_18 
       (.I0(mul_reg_1300[23]),
        .O(\tmp_37_reg_1341[3]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_19 
       (.I0(mul_reg_1300[22]),
        .O(\tmp_37_reg_1341[3]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_20 
       (.I0(mul_reg_1300[21]),
        .O(\tmp_37_reg_1341[3]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_21 
       (.I0(mul_reg_1300[20]),
        .O(\tmp_37_reg_1341[3]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_23 
       (.I0(mul_reg_1300[19]),
        .O(\tmp_37_reg_1341[3]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_24 
       (.I0(mul_reg_1300[18]),
        .O(\tmp_37_reg_1341[3]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_25 
       (.I0(mul_reg_1300[17]),
        .O(\tmp_37_reg_1341[3]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_26 
       (.I0(mul_reg_1300[16]),
        .O(\tmp_37_reg_1341[3]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_28 
       (.I0(mul_reg_1300[15]),
        .O(\tmp_37_reg_1341[3]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_29 
       (.I0(mul_reg_1300[14]),
        .O(\tmp_37_reg_1341[3]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_3 
       (.I0(mul_reg_1300[35]),
        .O(\tmp_37_reg_1341[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_30 
       (.I0(mul_reg_1300[13]),
        .O(\tmp_37_reg_1341[3]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_31 
       (.I0(mul_reg_1300[12]),
        .O(\tmp_37_reg_1341[3]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_33 
       (.I0(mul_reg_1300[11]),
        .O(\tmp_37_reg_1341[3]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_34 
       (.I0(mul_reg_1300[10]),
        .O(\tmp_37_reg_1341[3]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_35 
       (.I0(mul_reg_1300[9]),
        .O(\tmp_37_reg_1341[3]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_36 
       (.I0(mul_reg_1300[8]),
        .O(\tmp_37_reg_1341[3]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_38 
       (.I0(mul_reg_1300[7]),
        .O(\tmp_37_reg_1341[3]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_39 
       (.I0(mul_reg_1300[6]),
        .O(\tmp_37_reg_1341[3]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_4 
       (.I0(mul_reg_1300[34]),
        .O(\tmp_37_reg_1341[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_40 
       (.I0(mul_reg_1300[5]),
        .O(\tmp_37_reg_1341[3]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_41 
       (.I0(mul_reg_1300[4]),
        .O(\tmp_37_reg_1341[3]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_42 
       (.I0(mul_reg_1300[3]),
        .O(\tmp_37_reg_1341[3]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_43 
       (.I0(mul_reg_1300[2]),
        .O(\tmp_37_reg_1341[3]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_44 
       (.I0(mul_reg_1300[1]),
        .O(\tmp_37_reg_1341[3]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_5 
       (.I0(mul_reg_1300[33]),
        .O(\tmp_37_reg_1341[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_6 
       (.I0(mul_reg_1300[32]),
        .O(\tmp_37_reg_1341[3]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_8 
       (.I0(mul_reg_1300[31]),
        .O(\tmp_37_reg_1341[3]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[3]_i_9 
       (.I0(mul_reg_1300[30]),
        .O(\tmp_37_reg_1341[3]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[7]_i_2 
       (.I0(mul_reg_1300[39]),
        .O(\tmp_37_reg_1341[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[7]_i_3 
       (.I0(mul_reg_1300[38]),
        .O(\tmp_37_reg_1341[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[7]_i_4 
       (.I0(mul_reg_1300[37]),
        .O(\tmp_37_reg_1341[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1341[7]_i_5 
       (.I0(mul_reg_1300[36]),
        .O(\tmp_37_reg_1341[7]_i_5_n_0 ));
  FDRE \tmp_37_reg_1341_reg[0] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[32]),
        .Q(tmp_37_reg_1341[0]),
        .R(1'b0));
  FDRE \tmp_37_reg_1341_reg[10] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[42]),
        .Q(tmp_37_reg_1341[10]),
        .R(1'b0));
  FDRE \tmp_37_reg_1341_reg[11] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[43]),
        .Q(tmp_37_reg_1341[11]),
        .R(1'b0));
  CARRY4 \tmp_37_reg_1341_reg[11]_i_1 
       (.CI(\tmp_37_reg_1341_reg[7]_i_1_n_0 ),
        .CO({\tmp_37_reg_1341_reg[11]_i_1_n_0 ,\tmp_37_reg_1341_reg[11]_i_1_n_1 ,\tmp_37_reg_1341_reg[11]_i_1_n_2 ,\tmp_37_reg_1341_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul_fu_781_p2[43:40]),
        .S({\tmp_37_reg_1341[11]_i_2_n_0 ,\tmp_37_reg_1341[11]_i_3_n_0 ,\tmp_37_reg_1341[11]_i_4_n_0 ,\tmp_37_reg_1341[11]_i_5_n_0 }));
  FDRE \tmp_37_reg_1341_reg[12] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[44]),
        .Q(tmp_37_reg_1341[12]),
        .R(1'b0));
  FDRE \tmp_37_reg_1341_reg[13] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[45]),
        .Q(tmp_37_reg_1341[13]),
        .R(1'b0));
  FDRE \tmp_37_reg_1341_reg[14] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[46]),
        .Q(tmp_37_reg_1341[14]),
        .R(1'b0));
  FDRE \tmp_37_reg_1341_reg[15] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[47]),
        .Q(tmp_37_reg_1341[15]),
        .R(1'b0));
  CARRY4 \tmp_37_reg_1341_reg[15]_i_1 
       (.CI(\tmp_37_reg_1341_reg[11]_i_1_n_0 ),
        .CO({\tmp_37_reg_1341_reg[15]_i_1_n_0 ,\tmp_37_reg_1341_reg[15]_i_1_n_1 ,\tmp_37_reg_1341_reg[15]_i_1_n_2 ,\tmp_37_reg_1341_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul_fu_781_p2[47:44]),
        .S({\tmp_37_reg_1341[15]_i_2_n_0 ,\tmp_37_reg_1341[15]_i_3_n_0 ,\tmp_37_reg_1341[15]_i_4_n_0 ,\tmp_37_reg_1341[15]_i_5_n_0 }));
  FDRE \tmp_37_reg_1341_reg[16] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[48]),
        .Q(tmp_37_reg_1341[16]),
        .R(1'b0));
  FDRE \tmp_37_reg_1341_reg[17] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[49]),
        .Q(tmp_37_reg_1341[17]),
        .R(1'b0));
  FDRE \tmp_37_reg_1341_reg[18] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[50]),
        .Q(tmp_37_reg_1341[18]),
        .R(1'b0));
  FDRE \tmp_37_reg_1341_reg[19] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[51]),
        .Q(tmp_37_reg_1341[19]),
        .R(1'b0));
  CARRY4 \tmp_37_reg_1341_reg[19]_i_1 
       (.CI(\tmp_37_reg_1341_reg[15]_i_1_n_0 ),
        .CO({\tmp_37_reg_1341_reg[19]_i_1_n_0 ,\tmp_37_reg_1341_reg[19]_i_1_n_1 ,\tmp_37_reg_1341_reg[19]_i_1_n_2 ,\tmp_37_reg_1341_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul_fu_781_p2[51:48]),
        .S({\tmp_37_reg_1341[19]_i_2_n_0 ,\tmp_37_reg_1341[19]_i_3_n_0 ,\tmp_37_reg_1341[19]_i_4_n_0 ,\tmp_37_reg_1341[19]_i_5_n_0 }));
  FDRE \tmp_37_reg_1341_reg[1] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[33]),
        .Q(tmp_37_reg_1341[1]),
        .R(1'b0));
  FDRE \tmp_37_reg_1341_reg[20] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[52]),
        .Q(tmp_37_reg_1341[20]),
        .R(1'b0));
  FDRE \tmp_37_reg_1341_reg[21] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[53]),
        .Q(tmp_37_reg_1341[21]),
        .R(1'b0));
  FDRE \tmp_37_reg_1341_reg[22] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[54]),
        .Q(tmp_37_reg_1341[22]),
        .R(1'b0));
  FDRE \tmp_37_reg_1341_reg[23] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[55]),
        .Q(tmp_37_reg_1341[23]),
        .R(1'b0));
  CARRY4 \tmp_37_reg_1341_reg[23]_i_1 
       (.CI(\tmp_37_reg_1341_reg[19]_i_1_n_0 ),
        .CO({\tmp_37_reg_1341_reg[23]_i_1_n_0 ,\tmp_37_reg_1341_reg[23]_i_1_n_1 ,\tmp_37_reg_1341_reg[23]_i_1_n_2 ,\tmp_37_reg_1341_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul_fu_781_p2[55:52]),
        .S({\tmp_37_reg_1341[23]_i_2_n_0 ,\tmp_37_reg_1341[23]_i_3_n_0 ,\tmp_37_reg_1341[23]_i_4_n_0 ,\tmp_37_reg_1341[23]_i_5_n_0 }));
  FDRE \tmp_37_reg_1341_reg[24] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[56]),
        .Q(tmp_37_reg_1341[24]),
        .R(1'b0));
  FDRE \tmp_37_reg_1341_reg[25] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[57]),
        .Q(tmp_37_reg_1341[25]),
        .R(1'b0));
  CARRY4 \tmp_37_reg_1341_reg[25]_i_2 
       (.CI(\tmp_37_reg_1341_reg[23]_i_1_n_0 ),
        .CO({\NLW_tmp_37_reg_1341_reg[25]_i_2_CO_UNCONNECTED [3:1],\tmp_37_reg_1341_reg[25]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_37_reg_1341_reg[25]_i_2_O_UNCONNECTED [3:2],neg_mul_fu_781_p2[57:56]}),
        .S({1'b0,1'b0,\tmp_37_reg_1341[25]_i_3_n_0 ,\tmp_37_reg_1341[25]_i_4_n_0 }));
  FDRE \tmp_37_reg_1341_reg[2] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[34]),
        .Q(tmp_37_reg_1341[2]),
        .R(1'b0));
  FDRE \tmp_37_reg_1341_reg[3] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[35]),
        .Q(tmp_37_reg_1341[3]),
        .R(1'b0));
  CARRY4 \tmp_37_reg_1341_reg[3]_i_1 
       (.CI(\tmp_37_reg_1341_reg[3]_i_2_n_0 ),
        .CO({\tmp_37_reg_1341_reg[3]_i_1_n_0 ,\tmp_37_reg_1341_reg[3]_i_1_n_1 ,\tmp_37_reg_1341_reg[3]_i_1_n_2 ,\tmp_37_reg_1341_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul_fu_781_p2[35:32]),
        .S({\tmp_37_reg_1341[3]_i_3_n_0 ,\tmp_37_reg_1341[3]_i_4_n_0 ,\tmp_37_reg_1341[3]_i_5_n_0 ,\tmp_37_reg_1341[3]_i_6_n_0 }));
  CARRY4 \tmp_37_reg_1341_reg[3]_i_12 
       (.CI(\tmp_37_reg_1341_reg[3]_i_17_n_0 ),
        .CO({\tmp_37_reg_1341_reg[3]_i_12_n_0 ,\tmp_37_reg_1341_reg[3]_i_12_n_1 ,\tmp_37_reg_1341_reg[3]_i_12_n_2 ,\tmp_37_reg_1341_reg[3]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_37_reg_1341_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_37_reg_1341[3]_i_18_n_0 ,\tmp_37_reg_1341[3]_i_19_n_0 ,\tmp_37_reg_1341[3]_i_20_n_0 ,\tmp_37_reg_1341[3]_i_21_n_0 }));
  CARRY4 \tmp_37_reg_1341_reg[3]_i_17 
       (.CI(\tmp_37_reg_1341_reg[3]_i_22_n_0 ),
        .CO({\tmp_37_reg_1341_reg[3]_i_17_n_0 ,\tmp_37_reg_1341_reg[3]_i_17_n_1 ,\tmp_37_reg_1341_reg[3]_i_17_n_2 ,\tmp_37_reg_1341_reg[3]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_37_reg_1341_reg[3]_i_17_O_UNCONNECTED [3:0]),
        .S({\tmp_37_reg_1341[3]_i_23_n_0 ,\tmp_37_reg_1341[3]_i_24_n_0 ,\tmp_37_reg_1341[3]_i_25_n_0 ,\tmp_37_reg_1341[3]_i_26_n_0 }));
  CARRY4 \tmp_37_reg_1341_reg[3]_i_2 
       (.CI(\tmp_37_reg_1341_reg[3]_i_7_n_0 ),
        .CO({\tmp_37_reg_1341_reg[3]_i_2_n_0 ,\tmp_37_reg_1341_reg[3]_i_2_n_1 ,\tmp_37_reg_1341_reg[3]_i_2_n_2 ,\tmp_37_reg_1341_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_37_reg_1341_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_37_reg_1341[3]_i_8_n_0 ,\tmp_37_reg_1341[3]_i_9_n_0 ,\tmp_37_reg_1341[3]_i_10_n_0 ,\tmp_37_reg_1341[3]_i_11_n_0 }));
  CARRY4 \tmp_37_reg_1341_reg[3]_i_22 
       (.CI(\tmp_37_reg_1341_reg[3]_i_27_n_0 ),
        .CO({\tmp_37_reg_1341_reg[3]_i_22_n_0 ,\tmp_37_reg_1341_reg[3]_i_22_n_1 ,\tmp_37_reg_1341_reg[3]_i_22_n_2 ,\tmp_37_reg_1341_reg[3]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_37_reg_1341_reg[3]_i_22_O_UNCONNECTED [3:0]),
        .S({\tmp_37_reg_1341[3]_i_28_n_0 ,\tmp_37_reg_1341[3]_i_29_n_0 ,\tmp_37_reg_1341[3]_i_30_n_0 ,\tmp_37_reg_1341[3]_i_31_n_0 }));
  CARRY4 \tmp_37_reg_1341_reg[3]_i_27 
       (.CI(\tmp_37_reg_1341_reg[3]_i_32_n_0 ),
        .CO({\tmp_37_reg_1341_reg[3]_i_27_n_0 ,\tmp_37_reg_1341_reg[3]_i_27_n_1 ,\tmp_37_reg_1341_reg[3]_i_27_n_2 ,\tmp_37_reg_1341_reg[3]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_37_reg_1341_reg[3]_i_27_O_UNCONNECTED [3:0]),
        .S({\tmp_37_reg_1341[3]_i_33_n_0 ,\tmp_37_reg_1341[3]_i_34_n_0 ,\tmp_37_reg_1341[3]_i_35_n_0 ,\tmp_37_reg_1341[3]_i_36_n_0 }));
  CARRY4 \tmp_37_reg_1341_reg[3]_i_32 
       (.CI(\tmp_37_reg_1341_reg[3]_i_37_n_0 ),
        .CO({\tmp_37_reg_1341_reg[3]_i_32_n_0 ,\tmp_37_reg_1341_reg[3]_i_32_n_1 ,\tmp_37_reg_1341_reg[3]_i_32_n_2 ,\tmp_37_reg_1341_reg[3]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_37_reg_1341_reg[3]_i_32_O_UNCONNECTED [3:0]),
        .S({\tmp_37_reg_1341[3]_i_38_n_0 ,\tmp_37_reg_1341[3]_i_39_n_0 ,\tmp_37_reg_1341[3]_i_40_n_0 ,\tmp_37_reg_1341[3]_i_41_n_0 }));
  CARRY4 \tmp_37_reg_1341_reg[3]_i_37 
       (.CI(1'b0),
        .CO({\tmp_37_reg_1341_reg[3]_i_37_n_0 ,\tmp_37_reg_1341_reg[3]_i_37_n_1 ,\tmp_37_reg_1341_reg[3]_i_37_n_2 ,\tmp_37_reg_1341_reg[3]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_tmp_37_reg_1341_reg[3]_i_37_O_UNCONNECTED [3:0]),
        .S({\tmp_37_reg_1341[3]_i_42_n_0 ,\tmp_37_reg_1341[3]_i_43_n_0 ,\tmp_37_reg_1341[3]_i_44_n_0 ,mul_reg_1300[0]}));
  CARRY4 \tmp_37_reg_1341_reg[3]_i_7 
       (.CI(\tmp_37_reg_1341_reg[3]_i_12_n_0 ),
        .CO({\tmp_37_reg_1341_reg[3]_i_7_n_0 ,\tmp_37_reg_1341_reg[3]_i_7_n_1 ,\tmp_37_reg_1341_reg[3]_i_7_n_2 ,\tmp_37_reg_1341_reg[3]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_37_reg_1341_reg[3]_i_7_O_UNCONNECTED [3:0]),
        .S({\tmp_37_reg_1341[3]_i_13_n_0 ,\tmp_37_reg_1341[3]_i_14_n_0 ,\tmp_37_reg_1341[3]_i_15_n_0 ,\tmp_37_reg_1341[3]_i_16_n_0 }));
  FDRE \tmp_37_reg_1341_reg[4] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[36]),
        .Q(tmp_37_reg_1341[4]),
        .R(1'b0));
  FDRE \tmp_37_reg_1341_reg[5] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[37]),
        .Q(tmp_37_reg_1341[5]),
        .R(1'b0));
  FDRE \tmp_37_reg_1341_reg[6] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[38]),
        .Q(tmp_37_reg_1341[6]),
        .R(1'b0));
  FDRE \tmp_37_reg_1341_reg[7] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[39]),
        .Q(tmp_37_reg_1341[7]),
        .R(1'b0));
  CARRY4 \tmp_37_reg_1341_reg[7]_i_1 
       (.CI(\tmp_37_reg_1341_reg[3]_i_1_n_0 ),
        .CO({\tmp_37_reg_1341_reg[7]_i_1_n_0 ,\tmp_37_reg_1341_reg[7]_i_1_n_1 ,\tmp_37_reg_1341_reg[7]_i_1_n_2 ,\tmp_37_reg_1341_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul_fu_781_p2[39:36]),
        .S({\tmp_37_reg_1341[7]_i_2_n_0 ,\tmp_37_reg_1341[7]_i_3_n_0 ,\tmp_37_reg_1341[7]_i_4_n_0 ,\tmp_37_reg_1341[7]_i_5_n_0 }));
  FDRE \tmp_37_reg_1341_reg[8] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[40]),
        .Q(tmp_37_reg_1341[8]),
        .R(1'b0));
  FDRE \tmp_37_reg_1341_reg[9] 
       (.C(ap_clk),
        .CE(tmp_37_reg_13410),
        .D(neg_mul_fu_781_p2[41]),
        .Q(tmp_37_reg_1341[9]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [32]),
        .Q(tmp_38_reg_1305[0]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [42]),
        .Q(tmp_38_reg_1305[10]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [43]),
        .Q(tmp_38_reg_1305[11]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [44]),
        .Q(tmp_38_reg_1305[12]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [45]),
        .Q(tmp_38_reg_1305[13]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [46]),
        .Q(tmp_38_reg_1305[14]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [47]),
        .Q(tmp_38_reg_1305[15]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [48]),
        .Q(tmp_38_reg_1305[16]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [49]),
        .Q(tmp_38_reg_1305[17]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [50]),
        .Q(tmp_38_reg_1305[18]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [51]),
        .Q(tmp_38_reg_1305[19]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [33]),
        .Q(tmp_38_reg_1305[1]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [52]),
        .Q(tmp_38_reg_1305[20]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [53]),
        .Q(tmp_38_reg_1305[21]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [54]),
        .Q(tmp_38_reg_1305[22]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [55]),
        .Q(tmp_38_reg_1305[23]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [56]),
        .Q(tmp_38_reg_1305[24]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [57]),
        .Q(tmp_38_reg_1305[25]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [34]),
        .Q(tmp_38_reg_1305[2]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [35]),
        .Q(tmp_38_reg_1305[3]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [36]),
        .Q(tmp_38_reg_1305[4]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [37]),
        .Q(tmp_38_reg_1305[5]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [38]),
        .Q(tmp_38_reg_1305[6]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [39]),
        .Q(tmp_38_reg_1305[7]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [40]),
        .Q(tmp_38_reg_1305[8]),
        .R(1'b0));
  FDRE \tmp_38_reg_1305_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_80),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [41]),
        .Q(tmp_38_reg_1305[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_41_reg_1402[0]_i_3 
       (.I0(tmp_8_reg_1261[26]),
        .I1(p_v5_v_reg_1366[25]),
        .I2(ap_reg_pp0_iter3_tmp_36_reg_1137),
        .I3(neg_ti_reg_1387[26]),
        .O(\tmp_41_reg_1402[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_41_reg_1402[0]_i_4 
       (.I0(tmp_8_reg_1261[25]),
        .I1(p_v5_v_reg_1366[25]),
        .I2(ap_reg_pp0_iter3_tmp_36_reg_1137),
        .I3(neg_ti_reg_1387[25]),
        .O(\tmp_41_reg_1402[0]_i_4_n_0 ));
  FDRE \tmp_41_reg_1402_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_16),
        .D(p_Val2_10_5_fu_918_p2[26]),
        .Q(tmp_41_reg_1402),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_41_reg_1402_reg[0]_i_2 
       (.CI(\scaled_power_V_5_cas_reg_1397_reg[13]_i_1_n_0 ),
        .CO({\NLW_tmp_41_reg_1402_reg[0]_i_2_CO_UNCONNECTED [3:1],\tmp_41_reg_1402_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_8_reg_1261[25]}),
        .O({\NLW_tmp_41_reg_1402_reg[0]_i_2_O_UNCONNECTED [3:2],p_Val2_10_5_fu_918_p2[26:25]}),
        .S({1'b0,1'b0,\tmp_41_reg_1402[0]_i_3_n_0 ,\tmp_41_reg_1402[0]_i_4_n_0 }));
  FDRE \tmp_4_reg_1188_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [32]),
        .Q(tmp_4_reg_1188[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [42]),
        .Q(tmp_4_reg_1188[10]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [43]),
        .Q(tmp_4_reg_1188[11]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [44]),
        .Q(tmp_4_reg_1188[12]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [45]),
        .Q(tmp_4_reg_1188[13]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [46]),
        .Q(tmp_4_reg_1188[14]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [47]),
        .Q(tmp_4_reg_1188[15]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [48]),
        .Q(tmp_4_reg_1188[16]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [49]),
        .Q(tmp_4_reg_1188[17]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [50]),
        .Q(tmp_4_reg_1188[18]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [51]),
        .Q(tmp_4_reg_1188[19]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [33]),
        .Q(tmp_4_reg_1188[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [52]),
        .Q(tmp_4_reg_1188[20]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [53]),
        .Q(tmp_4_reg_1188[21]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [54]),
        .Q(tmp_4_reg_1188[22]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [55]),
        .Q(tmp_4_reg_1188[23]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [56]),
        .Q(tmp_4_reg_1188[24]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [57]),
        .Q(tmp_4_reg_1188[25]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [34]),
        .Q(tmp_4_reg_1188[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [35]),
        .Q(tmp_4_reg_1188[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [36]),
        .Q(tmp_4_reg_1188[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [37]),
        .Q(tmp_4_reg_1188[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [38]),
        .Q(tmp_4_reg_1188[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [39]),
        .Q(tmp_4_reg_1188[7]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [40]),
        .Q(tmp_4_reg_1188[8]),
        .R(1'b0));
  FDRE \tmp_4_reg_1188_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_77),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [41]),
        .Q(tmp_4_reg_1188[9]),
        .R(1'b0));
  FDRE \tmp_5_reg_995_reg[0] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0333_out),
        .D(regs_in_V_q0[2]),
        .Q(tmp_5_reg_995[0]),
        .R(1'b0));
  FDRE \tmp_5_reg_995_reg[10] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0333_out),
        .D(regs_in_V_q0[12]),
        .Q(tmp_5_reg_995[10]),
        .R(1'b0));
  FDRE \tmp_5_reg_995_reg[11] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0333_out),
        .D(regs_in_V_q0[13]),
        .Q(tmp_5_reg_995[11]),
        .R(1'b0));
  FDRE \tmp_5_reg_995_reg[12] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0333_out),
        .D(regs_in_V_q0[14]),
        .Q(tmp_5_reg_995[12]),
        .R(1'b0));
  FDRE \tmp_5_reg_995_reg[13] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0333_out),
        .D(regs_in_V_q0[15]),
        .Q(tmp_5_reg_995[13]),
        .R(1'b0));
  FDRE \tmp_5_reg_995_reg[1] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0333_out),
        .D(regs_in_V_q0[3]),
        .Q(tmp_5_reg_995[1]),
        .R(1'b0));
  FDRE \tmp_5_reg_995_reg[2] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0333_out),
        .D(regs_in_V_q0[4]),
        .Q(tmp_5_reg_995[2]),
        .R(1'b0));
  FDRE \tmp_5_reg_995_reg[3] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0333_out),
        .D(regs_in_V_q0[5]),
        .Q(tmp_5_reg_995[3]),
        .R(1'b0));
  FDRE \tmp_5_reg_995_reg[4] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0333_out),
        .D(regs_in_V_q0[6]),
        .Q(tmp_5_reg_995[4]),
        .R(1'b0));
  FDRE \tmp_5_reg_995_reg[5] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0333_out),
        .D(regs_in_V_q0[7]),
        .Q(tmp_5_reg_995[5]),
        .R(1'b0));
  FDRE \tmp_5_reg_995_reg[6] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0333_out),
        .D(regs_in_V_q0[8]),
        .Q(tmp_5_reg_995[6]),
        .R(1'b0));
  FDRE \tmp_5_reg_995_reg[7] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0333_out),
        .D(regs_in_V_q0[9]),
        .Q(tmp_5_reg_995[7]),
        .R(1'b0));
  FDRE \tmp_5_reg_995_reg[8] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0333_out),
        .D(regs_in_V_q0[10]),
        .Q(tmp_5_reg_995[8]),
        .R(1'b0));
  FDRE \tmp_5_reg_995_reg[9] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0333_out),
        .D(regs_in_V_q0[11]),
        .Q(tmp_5_reg_995[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_7_reg_1315[0]_i_2 
       (.I0(tmp_8_reg_1261[26]),
        .I1(p_v_v_reg_1225[25]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .I3(neg_ti1_reg_1256[26]),
        .O(\tmp_7_reg_1315[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_7_reg_1315[0]_i_3 
       (.I0(tmp_8_reg_1261[25]),
        .I1(p_v_v_reg_1225[25]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1079),
        .I3(neg_ti1_reg_1256[25]),
        .O(\tmp_7_reg_1315[0]_i_3_n_0 ));
  FDRE \tmp_7_reg_1315_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_Val2_s_12_fu_732_p2[26]),
        .Q(tmp_7_reg_1315),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_7_reg_1315_reg[0]_i_1 
       (.CI(\scaled_power_V_cast_reg_1310_reg[13]_i_1_n_0 ),
        .CO({\NLW_tmp_7_reg_1315_reg[0]_i_1_CO_UNCONNECTED [3:1],\tmp_7_reg_1315_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_8_reg_1261[25]}),
        .O({\NLW_tmp_7_reg_1315_reg[0]_i_1_O_UNCONNECTED [3:2],p_Val2_s_12_fu_732_p2[26:25]}),
        .S({1'b0,1'b0,\tmp_7_reg_1315[0]_i_2_n_0 ,\tmp_7_reg_1315[0]_i_3_n_0 }));
  FDRE \tmp_8_reg_1261_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_8_fu_620_p3[13]),
        .Q(tmp_8_reg_1261[13]),
        .R(1'b0));
  FDRE \tmp_8_reg_1261_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_8_fu_620_p3[14]),
        .Q(tmp_8_reg_1261[14]),
        .R(1'b0));
  FDRE \tmp_8_reg_1261_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_8_fu_620_p3[15]),
        .Q(tmp_8_reg_1261[15]),
        .R(1'b0));
  FDRE \tmp_8_reg_1261_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_8_fu_620_p3[16]),
        .Q(tmp_8_reg_1261[16]),
        .R(1'b0));
  FDRE \tmp_8_reg_1261_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_8_fu_620_p3[17]),
        .Q(tmp_8_reg_1261[17]),
        .R(1'b0));
  FDRE \tmp_8_reg_1261_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_8_fu_620_p3[18]),
        .Q(tmp_8_reg_1261[18]),
        .R(1'b0));
  FDRE \tmp_8_reg_1261_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_8_fu_620_p3[19]),
        .Q(tmp_8_reg_1261[19]),
        .R(1'b0));
  FDRE \tmp_8_reg_1261_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_8_fu_620_p3[20]),
        .Q(tmp_8_reg_1261[20]),
        .R(1'b0));
  FDRE \tmp_8_reg_1261_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_8_fu_620_p3[21]),
        .Q(tmp_8_reg_1261[21]),
        .R(1'b0));
  FDRE \tmp_8_reg_1261_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_8_fu_620_p3[22]),
        .Q(tmp_8_reg_1261[22]),
        .R(1'b0));
  FDRE \tmp_8_reg_1261_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_8_fu_620_p3[23]),
        .Q(tmp_8_reg_1261[23]),
        .R(1'b0));
  FDRE \tmp_8_reg_1261_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_8_fu_620_p3[24]),
        .Q(tmp_8_reg_1261[24]),
        .R(1'b0));
  FDRE \tmp_8_reg_1261_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_8_fu_620_p3[25]),
        .Q(tmp_8_reg_1261[25]),
        .R(1'b0));
  FDRE \tmp_8_reg_1261_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_14),
        .D(tmp_8_fu_620_p3[26]),
        .Q(tmp_8_reg_1261[26]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1067_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\p_shl1_reg_1012_reg_n_0_[13] ),
        .Q(tmp_9_cast_reg_1067_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1067_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\p_shl1_reg_1012_reg_n_0_[14] ),
        .Q(tmp_9_cast_reg_1067_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1067_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\p_shl1_reg_1012_reg_n_0_[15] ),
        .Q(tmp_9_cast_reg_1067_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1067_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\p_shl1_reg_1012_reg_n_0_[16] ),
        .Q(tmp_9_cast_reg_1067_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1067_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\p_shl1_reg_1012_reg_n_0_[17] ),
        .Q(tmp_9_cast_reg_1067_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1067_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\p_shl1_reg_1012_reg_n_0_[18] ),
        .Q(tmp_9_cast_reg_1067_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1067_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\p_shl1_reg_1012_reg_n_0_[19] ),
        .Q(tmp_9_cast_reg_1067_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1067_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\p_shl1_reg_1012_reg_n_0_[20] ),
        .Q(tmp_9_cast_reg_1067_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1067_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\p_shl1_reg_1012_reg_n_0_[21] ),
        .Q(tmp_9_cast_reg_1067_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1067_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\p_shl1_reg_1012_reg_n_0_[22] ),
        .Q(tmp_9_cast_reg_1067_reg__0[9]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1067_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\p_shl1_reg_1012_reg_n_0_[23] ),
        .Q(tmp_9_cast_reg_1067_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1067_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\p_shl1_reg_1012_reg_n_0_[24] ),
        .Q(tmp_9_cast_reg_1067_reg__0[11]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1067_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\p_shl1_reg_1012_reg_n_0_[25] ),
        .Q(tmp_9_cast_reg_1067_reg__0[12]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1067_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(\p_shl1_reg_1012_reg_n_0_[26] ),
        .Q(tmp_9_cast_reg_1067_reg__0[13]),
        .R(1'b0));
  FDRE \tmp_9_reg_1017_reg[0] 
       (.C(ap_clk),
        .CE(tmp_9_reg_10170),
        .D(regs_in_V_q0[2]),
        .Q(tmp_9_reg_1017[0]),
        .R(1'b0));
  FDRE \tmp_9_reg_1017_reg[10] 
       (.C(ap_clk),
        .CE(tmp_9_reg_10170),
        .D(regs_in_V_q0[12]),
        .Q(tmp_9_reg_1017[10]),
        .R(1'b0));
  FDRE \tmp_9_reg_1017_reg[11] 
       (.C(ap_clk),
        .CE(tmp_9_reg_10170),
        .D(regs_in_V_q0[13]),
        .Q(tmp_9_reg_1017[11]),
        .R(1'b0));
  FDRE \tmp_9_reg_1017_reg[12] 
       (.C(ap_clk),
        .CE(tmp_9_reg_10170),
        .D(regs_in_V_q0[14]),
        .Q(tmp_9_reg_1017[12]),
        .R(1'b0));
  FDRE \tmp_9_reg_1017_reg[13] 
       (.C(ap_clk),
        .CE(tmp_9_reg_10170),
        .D(regs_in_V_q0[15]),
        .Q(tmp_9_reg_1017[13]),
        .R(1'b0));
  FDRE \tmp_9_reg_1017_reg[1] 
       (.C(ap_clk),
        .CE(tmp_9_reg_10170),
        .D(regs_in_V_q0[3]),
        .Q(tmp_9_reg_1017[1]),
        .R(1'b0));
  FDRE \tmp_9_reg_1017_reg[2] 
       (.C(ap_clk),
        .CE(tmp_9_reg_10170),
        .D(regs_in_V_q0[4]),
        .Q(tmp_9_reg_1017[2]),
        .R(1'b0));
  FDRE \tmp_9_reg_1017_reg[3] 
       (.C(ap_clk),
        .CE(tmp_9_reg_10170),
        .D(regs_in_V_q0[5]),
        .Q(tmp_9_reg_1017[3]),
        .R(1'b0));
  FDRE \tmp_9_reg_1017_reg[4] 
       (.C(ap_clk),
        .CE(tmp_9_reg_10170),
        .D(regs_in_V_q0[6]),
        .Q(tmp_9_reg_1017[4]),
        .R(1'b0));
  FDRE \tmp_9_reg_1017_reg[5] 
       (.C(ap_clk),
        .CE(tmp_9_reg_10170),
        .D(regs_in_V_q0[7]),
        .Q(tmp_9_reg_1017[5]),
        .R(1'b0));
  FDRE \tmp_9_reg_1017_reg[6] 
       (.C(ap_clk),
        .CE(tmp_9_reg_10170),
        .D(regs_in_V_q0[8]),
        .Q(tmp_9_reg_1017[6]),
        .R(1'b0));
  FDRE \tmp_9_reg_1017_reg[7] 
       (.C(ap_clk),
        .CE(tmp_9_reg_10170),
        .D(regs_in_V_q0[9]),
        .Q(tmp_9_reg_1017[7]),
        .R(1'b0));
  FDRE \tmp_9_reg_1017_reg[8] 
       (.C(ap_clk),
        .CE(tmp_9_reg_10170),
        .D(regs_in_V_q0[10]),
        .Q(tmp_9_reg_1017[8]),
        .R(1'b0));
  FDRE \tmp_9_reg_1017_reg[9] 
       (.C(ap_clk),
        .CE(tmp_9_reg_10170),
        .D(regs_in_V_q0[11]),
        .Q(tmp_9_reg_1017[9]),
        .R(1'b0));
  FDRE \tmp_reg_1079_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_8),
        .D(r_V_tr_0_tr_fu_341_p2[28]),
        .Q(tmp_reg_1079),
        .R(1'b0));
  CARRY4 \tmp_reg_1079_reg[0]_i_1 
       (.CI(\r_V_tr_0_tr_reg_1074_reg[27]_i_1_n_0 ),
        .CO(\NLW_tmp_reg_1079_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_reg_1079_reg[0]_i_1_O_UNCONNECTED [3:1],r_V_tr_0_tr_fu_341_p2[28]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi
   (DOADO,
    DOBDO,
    \tmp_9_reg_1017_reg[0] ,
    \rdata_reg[31]_i_4 ,
    interrupt,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_ARREADY,
    ap_enable_reg_pp0_iter0,
    ap_start,
    s_axi_AXILiteS_RVALID,
    ap_reg_ioackin_m_V_AWREADY_reg,
    s_axi_AXILiteS_RDATA,
    D,
    ap_clk,
    s_axi_AXILiteS_WDATA,
    ap_rst_n_inv,
    ap_ready,
    \ap_CS_fsm_reg[3] ,
    \rdata_reg[31]_i_4_0 ,
    \rdata_reg[4]_i_2 ,
    \rdata_reg[5]_i_2 ,
    \rdata_reg[6]_i_2 ,
    \rdata_reg[8]_i_2 ,
    \rdata_reg[9]_i_2 ,
    \rdata_reg[10]_i_2 ,
    \rdata_reg[11]_i_2 ,
    \rdata_reg[12]_i_2 ,
    \rdata_reg[13]_i_2 ,
    \rdata_reg[14]_i_2 ,
    \rdata_reg[15]_i_2 ,
    \rdata_reg[16]_i_2 ,
    \rdata_reg[17]_i_2 ,
    \rdata_reg[18]_i_2 ,
    \rdata_reg[19]_i_2 ,
    \rdata_reg[20]_i_2 ,
    \rdata_reg[21]_i_2 ,
    \rdata_reg[22]_i_2 ,
    \rdata_reg[23]_i_2 ,
    \rdata_reg[24]_i_2 ,
    \rdata_reg[25]_i_2 ,
    \rdata_reg[26]_i_2 ,
    \rdata_reg[27]_i_2 ,
    \rdata_reg[28]_i_2 ,
    \rdata_reg[29]_i_2 ,
    \rdata_reg[30]_i_2 ,
    \rdata_reg[31]_i_5 ,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_ARVALID,
    \rdata_reg[0]_i_3 ,
    s_axi_AXILiteS_ARADDR,
    \rdata_reg[1]_i_3 ,
    \rdata_reg[2]_i_3 ,
    \rdata_reg[3]_i_3 ,
    \rdata_reg[7]_i_4 ,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_WSTRB,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    s_axi_AXILiteS_BREADY,
    ap_enable_reg_pp0_iter4,
    \ap_CS_fsm_reg[5] ,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_RREADY,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter2,
    \reg_243_reg[0]_i_2 ,
    \reg_243_reg[13]_i_4 ,
    \reg_243_reg[0]_i_3 ,
    \reg_243_reg[1]_i_2 ,
    \reg_243_reg[1]_i_3 ,
    \reg_243_reg[2]_i_2 ,
    \reg_243_reg[2]_i_3 ,
    \reg_243_reg[3]_i_2 ,
    \reg_243_reg[3]_i_3 ,
    \reg_243_reg[4]_i_2 ,
    \reg_243_reg[4]_i_3 ,
    \reg_243_reg[5]_i_2 ,
    \reg_243_reg[5]_i_3 ,
    \reg_243_reg[6]_i_2 ,
    \reg_243_reg[6]_i_3 ,
    \reg_243_reg[7]_i_2 ,
    \reg_243_reg[7]_i_3 ,
    \reg_243_reg[8]_i_2 ,
    \reg_243_reg[8]_i_3 ,
    \reg_243_reg[9]_i_2 ,
    \reg_243_reg[9]_i_3 ,
    \reg_243_reg[10]_i_2 ,
    \reg_243_reg[10]_i_3 ,
    \reg_243_reg[11]_i_2 ,
    \reg_243_reg[11]_i_3 ,
    \reg_243_reg[12]_i_2 ,
    \reg_243_reg[12]_i_3 ,
    \reg_243_reg[13]_i_3 ,
    \reg_243_reg[13]_i_5 );
  output [27:0]DOADO;
  output [31:0]DOBDO;
  output \tmp_9_reg_1017_reg[0] ;
  output \rdata_reg[31]_i_4 ;
  output interrupt;
  output s_axi_AXILiteS_AWREADY;
  output s_axi_AXILiteS_WREADY;
  output s_axi_AXILiteS_BVALID;
  output s_axi_AXILiteS_ARREADY;
  output ap_enable_reg_pp0_iter0;
  output ap_start;
  output s_axi_AXILiteS_RVALID;
  output ap_reg_ioackin_m_V_AWREADY_reg;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [13:0]D;
  input ap_clk;
  input [31:0]s_axi_AXILiteS_WDATA;
  input ap_rst_n_inv;
  input ap_ready;
  input \ap_CS_fsm_reg[3] ;
  input \rdata_reg[31]_i_4_0 ;
  input \rdata_reg[4]_i_2 ;
  input \rdata_reg[5]_i_2 ;
  input \rdata_reg[6]_i_2 ;
  input \rdata_reg[8]_i_2 ;
  input \rdata_reg[9]_i_2 ;
  input \rdata_reg[10]_i_2 ;
  input \rdata_reg[11]_i_2 ;
  input \rdata_reg[12]_i_2 ;
  input \rdata_reg[13]_i_2 ;
  input \rdata_reg[14]_i_2 ;
  input \rdata_reg[15]_i_2 ;
  input \rdata_reg[16]_i_2 ;
  input \rdata_reg[17]_i_2 ;
  input \rdata_reg[18]_i_2 ;
  input \rdata_reg[19]_i_2 ;
  input \rdata_reg[20]_i_2 ;
  input \rdata_reg[21]_i_2 ;
  input \rdata_reg[22]_i_2 ;
  input \rdata_reg[23]_i_2 ;
  input \rdata_reg[24]_i_2 ;
  input \rdata_reg[25]_i_2 ;
  input \rdata_reg[26]_i_2 ;
  input \rdata_reg[27]_i_2 ;
  input \rdata_reg[28]_i_2 ;
  input \rdata_reg[29]_i_2 ;
  input \rdata_reg[30]_i_2 ;
  input \rdata_reg[31]_i_5 ;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_ARVALID;
  input \rdata_reg[0]_i_3 ;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input \rdata_reg[1]_i_3 ;
  input \rdata_reg[2]_i_3 ;
  input \rdata_reg[3]_i_3 ;
  input \rdata_reg[7]_i_4 ;
  input s_axi_AXILiteS_AWVALID;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input s_axi_AXILiteS_BREADY;
  input ap_enable_reg_pp0_iter4;
  input \ap_CS_fsm_reg[5] ;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_RREADY;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter2;
  input \reg_243_reg[0]_i_2 ;
  input \reg_243_reg[13]_i_4 ;
  input \reg_243_reg[0]_i_3 ;
  input \reg_243_reg[1]_i_2 ;
  input \reg_243_reg[1]_i_3 ;
  input \reg_243_reg[2]_i_2 ;
  input \reg_243_reg[2]_i_3 ;
  input \reg_243_reg[3]_i_2 ;
  input \reg_243_reg[3]_i_3 ;
  input \reg_243_reg[4]_i_2 ;
  input \reg_243_reg[4]_i_3 ;
  input \reg_243_reg[5]_i_2 ;
  input \reg_243_reg[5]_i_3 ;
  input \reg_243_reg[6]_i_2 ;
  input \reg_243_reg[6]_i_3 ;
  input \reg_243_reg[7]_i_2 ;
  input \reg_243_reg[7]_i_3 ;
  input \reg_243_reg[8]_i_2 ;
  input \reg_243_reg[8]_i_3 ;
  input \reg_243_reg[9]_i_2 ;
  input \reg_243_reg[9]_i_3 ;
  input \reg_243_reg[10]_i_2 ;
  input \reg_243_reg[10]_i_3 ;
  input \reg_243_reg[11]_i_2 ;
  input \reg_243_reg[11]_i_3 ;
  input \reg_243_reg[12]_i_2 ;
  input \reg_243_reg[12]_i_3 ;
  input \reg_243_reg[13]_i_3 ;
  input \reg_243_reg[13]_i_5 ;

  wire [13:0]D;
  wire [27:0]DOADO;
  wire [31:0]DOBDO;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_idle;
  wire ap_ready;
  wire ap_reg_ioackin_m_V_AWREADY_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs__0;
  wire aw_hs;
  wire [7:7]data0;
  wire int_ap_done;
  wire int_ap_done_i_1_n_0;
  wire int_ap_done_i_2_n_0;
  wire int_ap_idle;
  wire int_ap_ready;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire int_regs_in_V_n_60;
  wire int_regs_in_V_n_61;
  wire int_regs_in_V_n_62;
  wire int_regs_in_V_n_63;
  wire int_regs_in_V_n_64;
  wire int_regs_in_V_n_65;
  wire int_regs_in_V_n_66;
  wire int_regs_in_V_n_67;
  wire int_regs_in_V_n_68;
  wire int_regs_in_V_n_69;
  wire int_regs_in_V_n_70;
  wire int_regs_in_V_n_71;
  wire int_regs_in_V_n_72;
  wire int_regs_in_V_n_73;
  wire int_regs_in_V_n_74;
  wire int_regs_in_V_n_75;
  wire int_regs_in_V_n_76;
  wire int_regs_in_V_n_77;
  wire int_regs_in_V_n_78;
  wire int_regs_in_V_n_79;
  wire int_regs_in_V_n_80;
  wire int_regs_in_V_n_81;
  wire int_regs_in_V_n_82;
  wire int_regs_in_V_n_83;
  wire int_regs_in_V_n_84;
  wire int_regs_in_V_n_85;
  wire int_regs_in_V_n_86;
  wire int_regs_in_V_n_87;
  wire int_regs_in_V_n_88;
  wire int_regs_in_V_n_89;
  wire int_regs_in_V_n_90;
  wire int_regs_in_V_n_91;
  wire int_regs_in_V_read;
  wire int_regs_in_V_read0;
  wire int_regs_in_V_write_i_1_n_0;
  wire int_regs_in_V_write_reg_n_0;
  wire interrupt;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_2_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata_reg[0]_i_3 ;
  wire \rdata_reg[10]_i_2 ;
  wire \rdata_reg[11]_i_2 ;
  wire \rdata_reg[12]_i_2 ;
  wire \rdata_reg[13]_i_2 ;
  wire \rdata_reg[14]_i_2 ;
  wire \rdata_reg[15]_i_2 ;
  wire \rdata_reg[16]_i_2 ;
  wire \rdata_reg[17]_i_2 ;
  wire \rdata_reg[18]_i_2 ;
  wire \rdata_reg[19]_i_2 ;
  wire \rdata_reg[1]_i_3 ;
  wire \rdata_reg[20]_i_2 ;
  wire \rdata_reg[21]_i_2 ;
  wire \rdata_reg[22]_i_2 ;
  wire \rdata_reg[23]_i_2 ;
  wire \rdata_reg[24]_i_2 ;
  wire \rdata_reg[25]_i_2 ;
  wire \rdata_reg[26]_i_2 ;
  wire \rdata_reg[27]_i_2 ;
  wire \rdata_reg[28]_i_2 ;
  wire \rdata_reg[29]_i_2 ;
  wire \rdata_reg[2]_i_3 ;
  wire \rdata_reg[30]_i_2 ;
  wire \rdata_reg[31]_i_4 ;
  wire \rdata_reg[31]_i_4_0 ;
  wire \rdata_reg[31]_i_5 ;
  wire \rdata_reg[3]_i_3 ;
  wire \rdata_reg[4]_i_2 ;
  wire \rdata_reg[5]_i_2 ;
  wire \rdata_reg[6]_i_2 ;
  wire \rdata_reg[7]_i_4 ;
  wire \rdata_reg[8]_i_2 ;
  wire \rdata_reg[9]_i_2 ;
  wire \reg_243_reg[0]_i_2 ;
  wire \reg_243_reg[0]_i_3 ;
  wire \reg_243_reg[10]_i_2 ;
  wire \reg_243_reg[10]_i_3 ;
  wire \reg_243_reg[11]_i_2 ;
  wire \reg_243_reg[11]_i_3 ;
  wire \reg_243_reg[12]_i_2 ;
  wire \reg_243_reg[12]_i_3 ;
  wire \reg_243_reg[13]_i_3 ;
  wire \reg_243_reg[13]_i_4 ;
  wire \reg_243_reg[13]_i_5 ;
  wire \reg_243_reg[1]_i_2 ;
  wire \reg_243_reg[1]_i_3 ;
  wire \reg_243_reg[2]_i_2 ;
  wire \reg_243_reg[2]_i_3 ;
  wire \reg_243_reg[3]_i_2 ;
  wire \reg_243_reg[3]_i_3 ;
  wire \reg_243_reg[4]_i_2 ;
  wire \reg_243_reg[4]_i_3 ;
  wire \reg_243_reg[5]_i_2 ;
  wire \reg_243_reg[5]_i_3 ;
  wire \reg_243_reg[6]_i_2 ;
  wire \reg_243_reg[6]_i_3 ;
  wire \reg_243_reg[7]_i_2 ;
  wire \reg_243_reg[7]_i_3 ;
  wire \reg_243_reg[8]_i_2 ;
  wire \reg_243_reg[8]_i_3 ;
  wire \reg_243_reg[9]_i_2 ;
  wire \reg_243_reg[9]_i_3 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_0 ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire \tmp_9_reg_1017_reg[0] ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_0 ;
  wire \wstate[1]_i_1_n_0 ;

  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  LUT3 #(
    .INIT(8'h02)) 
    ap_reg_ioackin_m_V_AWREADY_i_2
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .O(ap_reg_ioackin_m_V_AWREADY_reg));
  LUT6 #(
    .INIT(64'hFFFFFFF888888888)) 
    int_ap_done_i_1
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(int_ap_done_i_2_n_0),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(int_ap_done),
        .O(int_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .I5(s_axi_AXILiteS_ARADDR[1]),
        .O(int_ap_done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(int_ap_done),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    int_ap_idle_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[0]),
        .I5(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_ready),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF8A8CCCCC)) 
    int_ap_start_i_1
       (.I0(data0),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(int_ap_start3_out),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    int_ap_start_i_2
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_AXILiteS_WSTRB[0]),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(data0),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(\int_ier_reg_n_0_[1] ),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(s_axi_AXILiteS_WVALID),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(int_isr6_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[1] ),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi_ram int_regs_in_V
       (.D({int_regs_in_V_n_87,int_regs_in_V_n_88,int_regs_in_V_n_89,int_regs_in_V_n_90,int_regs_in_V_n_91}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(\waddr_reg_n_0_[2] ),
        .\ap_CS_fsm_reg[3] (Q[2:1]),
        .ap_clk(ap_clk),
        .ar_hs__0(ar_hs__0),
        .int_ap_done_reg(\rdata[1]_i_2_n_0 ),
        .int_ap_idle_reg(\rdata[2]_i_2_n_0 ),
        .int_ap_ready_reg(\rdata[3]_i_2_n_0 ),
        .int_auto_restart_reg(\rdata[7]_i_2_n_0 ),
        .\int_isr_reg[0] (\rdata[0]_i_2_n_0 ),
        .int_regs_in_V_write_reg(int_regs_in_V_write_reg_n_0),
        .\rdata_reg[0]_i_3 (\rdata_reg[0]_i_3 ),
        .\rdata_reg[10] (int_regs_in_V_n_65),
        .\rdata_reg[10]_i_2 (\rdata_reg[10]_i_2 ),
        .\rdata_reg[11] (int_regs_in_V_n_66),
        .\rdata_reg[11]_i_2 (\rdata_reg[11]_i_2 ),
        .\rdata_reg[12] (int_regs_in_V_n_67),
        .\rdata_reg[12]_i_2 (\rdata_reg[12]_i_2 ),
        .\rdata_reg[13] (int_regs_in_V_n_68),
        .\rdata_reg[13]_i_2 (\rdata_reg[13]_i_2 ),
        .\rdata_reg[14] (int_regs_in_V_n_69),
        .\rdata_reg[14]_i_2 (\rdata_reg[14]_i_2 ),
        .\rdata_reg[15] (int_regs_in_V_n_70),
        .\rdata_reg[15]_i_2 (\rdata_reg[15]_i_2 ),
        .\rdata_reg[16] (int_regs_in_V_n_71),
        .\rdata_reg[16]_i_2 (\rdata_reg[16]_i_2 ),
        .\rdata_reg[17] (int_regs_in_V_n_72),
        .\rdata_reg[17]_i_2 (\rdata_reg[17]_i_2 ),
        .\rdata_reg[18] (int_regs_in_V_n_73),
        .\rdata_reg[18]_i_2 (\rdata_reg[18]_i_2 ),
        .\rdata_reg[19] (int_regs_in_V_n_74),
        .\rdata_reg[19]_i_2 (\rdata_reg[19]_i_2 ),
        .\rdata_reg[1]_i_3 (\rdata_reg[1]_i_3 ),
        .\rdata_reg[20] (int_regs_in_V_n_75),
        .\rdata_reg[20]_i_2 (\rdata_reg[20]_i_2 ),
        .\rdata_reg[21] (int_regs_in_V_n_76),
        .\rdata_reg[21]_i_2 (\rdata_reg[21]_i_2 ),
        .\rdata_reg[22] (int_regs_in_V_n_77),
        .\rdata_reg[22]_i_2 (\rdata_reg[22]_i_2 ),
        .\rdata_reg[23] (int_regs_in_V_n_78),
        .\rdata_reg[23]_i_2 (\rdata_reg[23]_i_2 ),
        .\rdata_reg[24] (int_regs_in_V_n_79),
        .\rdata_reg[24]_i_2 (\rdata_reg[24]_i_2 ),
        .\rdata_reg[25] (int_regs_in_V_n_80),
        .\rdata_reg[25]_i_2 (\rdata_reg[25]_i_2 ),
        .\rdata_reg[26] (int_regs_in_V_n_81),
        .\rdata_reg[26]_i_2 (\rdata_reg[26]_i_2 ),
        .\rdata_reg[27] (int_regs_in_V_n_82),
        .\rdata_reg[27]_i_2 (\rdata_reg[27]_i_2 ),
        .\rdata_reg[28] (int_regs_in_V_n_83),
        .\rdata_reg[28]_i_2 (\rdata_reg[28]_i_2 ),
        .\rdata_reg[29] (int_regs_in_V_n_84),
        .\rdata_reg[29]_i_2 (\rdata_reg[29]_i_2 ),
        .\rdata_reg[2]_i_3 (\rdata_reg[2]_i_3 ),
        .\rdata_reg[30] (int_regs_in_V_n_85),
        .\rdata_reg[30]_i_2 (\rdata_reg[30]_i_2 ),
        .\rdata_reg[31] (int_regs_in_V_n_86),
        .\rdata_reg[31]_i_4 (\rdata_reg[31]_i_4_0 ),
        .\rdata_reg[31]_i_5 (\rdata_reg[31]_i_5 ),
        .\rdata_reg[3]_i_3 (\rdata_reg[3]_i_3 ),
        .\rdata_reg[4] (int_regs_in_V_n_60),
        .\rdata_reg[4]_i_2 (\rdata_reg[4]_i_2 ),
        .\rdata_reg[5] (int_regs_in_V_n_61),
        .\rdata_reg[5]_i_2 (\rdata_reg[5]_i_2 ),
        .\rdata_reg[6] (int_regs_in_V_n_62),
        .\rdata_reg[6]_i_2 (\rdata_reg[6]_i_2 ),
        .\rdata_reg[7]_i_4 (\rdata_reg[7]_i_4 ),
        .\rdata_reg[8] (int_regs_in_V_n_63),
        .\rdata_reg[8]_i_2 (\rdata_reg[8]_i_2 ),
        .\rdata_reg[9] (int_regs_in_V_n_64),
        .\rdata_reg[9]_i_2 (\rdata_reg[9]_i_2 ),
        .rstate(rstate),
        .s_axi_AXILiteS_ARADDR({s_axi_AXILiteS_ARADDR[4],s_axi_AXILiteS_ARADDR[2]}),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    int_regs_in_V_read_i_1
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(int_regs_in_V_read0));
  FDRE int_regs_in_V_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_regs_in_V_read0),
        .Q(int_regs_in_V_read),
        .R(ap_rst_n_inv));
  FDRE \int_regs_in_V_shift_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[3] ),
        .Q(\tmp_9_reg_1017_reg[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    int_regs_in_V_write_i_1
       (.I0(s_axi_AXILiteS_AWADDR[4]),
        .I1(aw_hs),
        .I2(s_axi_AXILiteS_AWADDR[3]),
        .I3(s_axi_AXILiteS_WVALID),
        .I4(int_regs_in_V_write_reg_n_0),
        .O(int_regs_in_V_write_i_1_n_0));
  FDRE int_regs_in_V_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_regs_in_V_write_i_1_n_0),
        .Q(int_regs_in_V_write_reg_n_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(\int_isr_reg_n_0_[1] ),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_4_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_4 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(int_gie_reg_n_0),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_4_n_0 ),
        .I1(int_ap_done),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_ier_reg_n_0_[1] ),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(\int_isr_reg_n_0_[1] ),
        .O(\rdata[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \rdata[2]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(int_ap_idle),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[31]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \rdata[31]_i_2 
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(int_regs_in_V_read),
        .O(\rdata[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h888F8888)) 
    \rdata[31]_i_6 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(int_regs_in_V_write_reg_n_0),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(s_axi_AXILiteS_ARVALID),
        .O(\rdata_reg[31]_i_4 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \rdata[3]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(int_ap_ready),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \rdata[7]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(data0),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[7]_i_3 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .O(ar_hs__0));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_91),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_65),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_66),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_67),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_68),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_69),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_70),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_71),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_72),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_73),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_74),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_90),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_75),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_76),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_77),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_78),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_79),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_80),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_81),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_82),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_83),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_84),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_89),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_85),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_86),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_88),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_60),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_61),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_62),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_87),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_63),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_64),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_243[0]_i_1 
       (.I0(DOADO[14]),
        .I1(\reg_243_reg[0]_i_2 ),
        .I2(\tmp_9_reg_1017_reg[0] ),
        .I3(DOADO[0]),
        .I4(\reg_243_reg[13]_i_4 ),
        .I5(\reg_243_reg[0]_i_3 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_243[10]_i_1 
       (.I0(DOADO[24]),
        .I1(\reg_243_reg[10]_i_2 ),
        .I2(\tmp_9_reg_1017_reg[0] ),
        .I3(DOADO[10]),
        .I4(\reg_243_reg[13]_i_4 ),
        .I5(\reg_243_reg[10]_i_3 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_243[11]_i_1 
       (.I0(DOADO[25]),
        .I1(\reg_243_reg[11]_i_2 ),
        .I2(\tmp_9_reg_1017_reg[0] ),
        .I3(DOADO[11]),
        .I4(\reg_243_reg[13]_i_4 ),
        .I5(\reg_243_reg[11]_i_3 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_243[12]_i_1 
       (.I0(DOADO[26]),
        .I1(\reg_243_reg[12]_i_2 ),
        .I2(\tmp_9_reg_1017_reg[0] ),
        .I3(DOADO[12]),
        .I4(\reg_243_reg[13]_i_4 ),
        .I5(\reg_243_reg[12]_i_3 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_243[13]_i_2 
       (.I0(DOADO[27]),
        .I1(\reg_243_reg[13]_i_3 ),
        .I2(\tmp_9_reg_1017_reg[0] ),
        .I3(DOADO[13]),
        .I4(\reg_243_reg[13]_i_4 ),
        .I5(\reg_243_reg[13]_i_5 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_243[1]_i_1 
       (.I0(DOADO[15]),
        .I1(\reg_243_reg[1]_i_2 ),
        .I2(\tmp_9_reg_1017_reg[0] ),
        .I3(DOADO[1]),
        .I4(\reg_243_reg[13]_i_4 ),
        .I5(\reg_243_reg[1]_i_3 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_243[2]_i_1 
       (.I0(DOADO[16]),
        .I1(\reg_243_reg[2]_i_2 ),
        .I2(\tmp_9_reg_1017_reg[0] ),
        .I3(DOADO[2]),
        .I4(\reg_243_reg[13]_i_4 ),
        .I5(\reg_243_reg[2]_i_3 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_243[3]_i_1 
       (.I0(DOADO[17]),
        .I1(\reg_243_reg[3]_i_2 ),
        .I2(\tmp_9_reg_1017_reg[0] ),
        .I3(DOADO[3]),
        .I4(\reg_243_reg[13]_i_4 ),
        .I5(\reg_243_reg[3]_i_3 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_243[4]_i_1 
       (.I0(DOADO[18]),
        .I1(\reg_243_reg[4]_i_2 ),
        .I2(\tmp_9_reg_1017_reg[0] ),
        .I3(DOADO[4]),
        .I4(\reg_243_reg[13]_i_4 ),
        .I5(\reg_243_reg[4]_i_3 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_243[5]_i_1 
       (.I0(DOADO[19]),
        .I1(\reg_243_reg[5]_i_2 ),
        .I2(\tmp_9_reg_1017_reg[0] ),
        .I3(DOADO[5]),
        .I4(\reg_243_reg[13]_i_4 ),
        .I5(\reg_243_reg[5]_i_3 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_243[6]_i_1 
       (.I0(DOADO[20]),
        .I1(\reg_243_reg[6]_i_2 ),
        .I2(\tmp_9_reg_1017_reg[0] ),
        .I3(DOADO[6]),
        .I4(\reg_243_reg[13]_i_4 ),
        .I5(\reg_243_reg[6]_i_3 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_243[7]_i_1 
       (.I0(DOADO[21]),
        .I1(\reg_243_reg[7]_i_2 ),
        .I2(\tmp_9_reg_1017_reg[0] ),
        .I3(DOADO[7]),
        .I4(\reg_243_reg[13]_i_4 ),
        .I5(\reg_243_reg[7]_i_3 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_243[8]_i_1 
       (.I0(DOADO[22]),
        .I1(\reg_243_reg[8]_i_2 ),
        .I2(\tmp_9_reg_1017_reg[0] ),
        .I3(DOADO[8]),
        .I4(\reg_243_reg[13]_i_4 ),
        .I5(\reg_243_reg[8]_i_3 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_243[9]_i_1 
       (.I0(DOADO[23]),
        .I1(\reg_243_reg[9]_i_2 ),
        .I2(\tmp_9_reg_1017_reg[0] ),
        .I3(DOADO[9]),
        .I4(\reg_243_reg[13]_i_4 ),
        .I5(\reg_243_reg[9]_i_3 ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h0000EE2E)) 
    \rstate[0]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(rstate[0]),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(int_regs_in_V_read),
        .I4(rstate[1]),
        .O(\rstate[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_0 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_AXILiteS_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_AXILiteS_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_AXILiteS_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_AXILiteS_AWREADY));
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_AXILiteS_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_AXILiteS_BVALID));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h02)) 
    s_axi_AXILiteS_RVALID_INST_0
       (.I0(rstate[0]),
        .I1(int_regs_in_V_read),
        .I2(rstate[1]),
        .O(s_axi_AXILiteS_RVALID));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_AXILiteS_WREADY_INST_0
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .O(s_axi_AXILiteS_WREADY));
  LUT3 #(
    .INIT(8'h02)) 
    \waddr[4]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    \wstate[0]_i_1 
       (.I0(wstate[1]),
        .I1(s_axi_AXILiteS_AWVALID),
        .I2(wstate[0]),
        .I3(s_axi_AXILiteS_WVALID),
        .O(\wstate[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0838)) 
    \wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_AXILiteS_BREADY),
        .O(\wstate[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_0 ),
        .Q(wstate[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_0 ),
        .Q(wstate[1]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi_ram
   (DOADO,
    DOBDO,
    \rdata_reg[4] ,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31] ,
    D,
    ap_clk,
    s_axi_AXILiteS_WDATA,
    \rdata_reg[31]_i_4 ,
    \rdata_reg[4]_i_2 ,
    \rdata_reg[5]_i_2 ,
    \rdata_reg[6]_i_2 ,
    \rdata_reg[8]_i_2 ,
    \rdata_reg[9]_i_2 ,
    \rdata_reg[10]_i_2 ,
    \rdata_reg[11]_i_2 ,
    \rdata_reg[12]_i_2 ,
    \rdata_reg[13]_i_2 ,
    \rdata_reg[14]_i_2 ,
    \rdata_reg[15]_i_2 ,
    \rdata_reg[16]_i_2 ,
    \rdata_reg[17]_i_2 ,
    \rdata_reg[18]_i_2 ,
    \rdata_reg[19]_i_2 ,
    \rdata_reg[20]_i_2 ,
    \rdata_reg[21]_i_2 ,
    \rdata_reg[22]_i_2 ,
    \rdata_reg[23]_i_2 ,
    \rdata_reg[24]_i_2 ,
    \rdata_reg[25]_i_2 ,
    \rdata_reg[26]_i_2 ,
    \rdata_reg[27]_i_2 ,
    \rdata_reg[28]_i_2 ,
    \rdata_reg[29]_i_2 ,
    \rdata_reg[30]_i_2 ,
    \rdata_reg[31]_i_5 ,
    \int_isr_reg[0] ,
    ar_hs__0,
    \rdata_reg[0]_i_3 ,
    int_ap_done_reg,
    s_axi_AXILiteS_ARADDR,
    \rdata_reg[1]_i_3 ,
    int_ap_idle_reg,
    \rdata_reg[2]_i_3 ,
    int_ap_ready_reg,
    \rdata_reg[3]_i_3 ,
    int_auto_restart_reg,
    \rdata_reg[7]_i_4 ,
    s_axi_AXILiteS_ARVALID,
    rstate,
    Q,
    \ap_CS_fsm_reg[3] ,
    s_axi_AXILiteS_WSTRB,
    int_regs_in_V_write_reg,
    s_axi_AXILiteS_WVALID);
  output [27:0]DOADO;
  output [31:0]DOBDO;
  output \rdata_reg[4] ;
  output \rdata_reg[5] ;
  output \rdata_reg[6] ;
  output \rdata_reg[8] ;
  output \rdata_reg[9] ;
  output \rdata_reg[10] ;
  output \rdata_reg[11] ;
  output \rdata_reg[12] ;
  output \rdata_reg[13] ;
  output \rdata_reg[14] ;
  output \rdata_reg[15] ;
  output \rdata_reg[16] ;
  output \rdata_reg[17] ;
  output \rdata_reg[18] ;
  output \rdata_reg[19] ;
  output \rdata_reg[20] ;
  output \rdata_reg[21] ;
  output \rdata_reg[22] ;
  output \rdata_reg[23] ;
  output \rdata_reg[24] ;
  output \rdata_reg[25] ;
  output \rdata_reg[26] ;
  output \rdata_reg[27] ;
  output \rdata_reg[28] ;
  output \rdata_reg[29] ;
  output \rdata_reg[30] ;
  output \rdata_reg[31] ;
  output [4:0]D;
  input ap_clk;
  input [31:0]s_axi_AXILiteS_WDATA;
  input \rdata_reg[31]_i_4 ;
  input \rdata_reg[4]_i_2 ;
  input \rdata_reg[5]_i_2 ;
  input \rdata_reg[6]_i_2 ;
  input \rdata_reg[8]_i_2 ;
  input \rdata_reg[9]_i_2 ;
  input \rdata_reg[10]_i_2 ;
  input \rdata_reg[11]_i_2 ;
  input \rdata_reg[12]_i_2 ;
  input \rdata_reg[13]_i_2 ;
  input \rdata_reg[14]_i_2 ;
  input \rdata_reg[15]_i_2 ;
  input \rdata_reg[16]_i_2 ;
  input \rdata_reg[17]_i_2 ;
  input \rdata_reg[18]_i_2 ;
  input \rdata_reg[19]_i_2 ;
  input \rdata_reg[20]_i_2 ;
  input \rdata_reg[21]_i_2 ;
  input \rdata_reg[22]_i_2 ;
  input \rdata_reg[23]_i_2 ;
  input \rdata_reg[24]_i_2 ;
  input \rdata_reg[25]_i_2 ;
  input \rdata_reg[26]_i_2 ;
  input \rdata_reg[27]_i_2 ;
  input \rdata_reg[28]_i_2 ;
  input \rdata_reg[29]_i_2 ;
  input \rdata_reg[30]_i_2 ;
  input \rdata_reg[31]_i_5 ;
  input \int_isr_reg[0] ;
  input ar_hs__0;
  input \rdata_reg[0]_i_3 ;
  input int_ap_done_reg;
  input [1:0]s_axi_AXILiteS_ARADDR;
  input \rdata_reg[1]_i_3 ;
  input int_ap_idle_reg;
  input \rdata_reg[2]_i_3 ;
  input int_ap_ready_reg;
  input \rdata_reg[3]_i_3 ;
  input int_auto_restart_reg;
  input \rdata_reg[7]_i_4 ;
  input s_axi_AXILiteS_ARVALID;
  input [1:0]rstate;
  input [0:0]Q;
  input [1:0]\ap_CS_fsm_reg[3] ;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input int_regs_in_V_write_reg;
  input s_axi_AXILiteS_WVALID;

  wire [4:0]D;
  wire [27:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ar_hs__0;
  wire \gen_write[1].mem_reg_i_1_n_0 ;
  wire \gen_write[1].mem_reg_i_3_n_0 ;
  wire \gen_write[1].mem_reg_i_4_n_0 ;
  wire \gen_write[1].mem_reg_i_5_n_0 ;
  wire \gen_write[1].mem_reg_i_6_n_0 ;
  wire \gen_write[1].mem_reg_n_35 ;
  wire \gen_write[1].mem_reg_n_36 ;
  wire \gen_write[1].mem_reg_n_51 ;
  wire \gen_write[1].mem_reg_n_52 ;
  wire int_ap_done_reg;
  wire int_ap_idle_reg;
  wire int_ap_ready_reg;
  wire int_auto_restart_reg;
  wire \int_isr_reg[0] ;
  wire int_regs_in_V_address1;
  wire int_regs_in_V_write_reg;
  wire \rdata_reg[0]_i_3 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_i_2 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_i_2 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_i_2 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_i_2 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_i_2 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_i_2 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_i_2 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_i_2 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_i_2 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_i_2 ;
  wire \rdata_reg[1]_i_3 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_i_2 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_i_2 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_i_2 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_i_2 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_i_2 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_i_2 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_i_2 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_i_2 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_i_2 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_i_2 ;
  wire \rdata_reg[2]_i_3 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_i_2 ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_i_4 ;
  wire \rdata_reg[31]_i_5 ;
  wire \rdata_reg[3]_i_3 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_i_2 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_i_2 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_i_2 ;
  wire \rdata_reg[7]_i_4 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_i_2 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_i_2 ;
  wire [1:0]rstate;
  wire [1:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,\gen_write[1].mem_reg_i_1_n_0 ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,int_regs_in_V_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axi_AXILiteS_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({DOADO[27:14],\gen_write[1].mem_reg_n_35 ,\gen_write[1].mem_reg_n_36 ,DOADO[13:0],\gen_write[1].mem_reg_n_51 ,\gen_write[1].mem_reg_n_52 }),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_i_3_n_0 ,\gen_write[1].mem_reg_i_4_n_0 ,\gen_write[1].mem_reg_i_5_n_0 ,\gen_write[1].mem_reg_i_6_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_write[1].mem_reg_i_1 
       (.I0(\ap_CS_fsm_reg[3] [1]),
        .I1(\ap_CS_fsm_reg[3] [0]),
        .O(\gen_write[1].mem_reg_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q),
        .O(int_regs_in_V_address1));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_3 
       (.I0(s_axi_AXILiteS_WSTRB[3]),
        .I1(int_regs_in_V_write_reg),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_4 
       (.I0(s_axi_AXILiteS_WSTRB[2]),
        .I1(int_regs_in_V_write_reg),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_5 
       (.I0(s_axi_AXILiteS_WSTRB[1]),
        .I1(int_regs_in_V_write_reg),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_6 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(int_regs_in_V_write_reg),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[0]_i_1 
       (.I0(\int_isr_reg[0] ),
        .I1(ar_hs__0),
        .I2(DOBDO[0]),
        .I3(\rdata_reg[31]_i_4 ),
        .I4(\rdata_reg[0]_i_3 ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_1 
       (.I0(DOBDO[10]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[10]_i_2 ),
        .O(\rdata_reg[10] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_1 
       (.I0(DOBDO[11]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[11]_i_2 ),
        .O(\rdata_reg[11] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_1 
       (.I0(DOBDO[12]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[12]_i_2 ),
        .O(\rdata_reg[12] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_1 
       (.I0(DOBDO[13]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[13]_i_2 ),
        .O(\rdata_reg[13] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_1 
       (.I0(DOBDO[14]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[14]_i_2 ),
        .O(\rdata_reg[14] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_1 
       (.I0(DOBDO[15]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[15]_i_2 ),
        .O(\rdata_reg[15] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_1 
       (.I0(DOBDO[16]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[16]_i_2 ),
        .O(\rdata_reg[16] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_1 
       (.I0(DOBDO[17]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[17]_i_2 ),
        .O(\rdata_reg[17] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_1 
       (.I0(DOBDO[18]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[18]_i_2 ),
        .O(\rdata_reg[18] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_1 
       (.I0(DOBDO[19]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[19]_i_2 ),
        .O(\rdata_reg[19] ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[1]_i_1 
       (.I0(int_ap_done_reg),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(ar_hs__0),
        .I3(DOBDO[1]),
        .I4(\rdata_reg[31]_i_4 ),
        .I5(\rdata_reg[1]_i_3 ),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_1 
       (.I0(DOBDO[20]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[20]_i_2 ),
        .O(\rdata_reg[20] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_1 
       (.I0(DOBDO[21]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[21]_i_2 ),
        .O(\rdata_reg[21] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_1 
       (.I0(DOBDO[22]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[22]_i_2 ),
        .O(\rdata_reg[22] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_1 
       (.I0(DOBDO[23]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[23]_i_2 ),
        .O(\rdata_reg[23] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_1 
       (.I0(DOBDO[24]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[24]_i_2 ),
        .O(\rdata_reg[24] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_1 
       (.I0(DOBDO[25]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[25]_i_2 ),
        .O(\rdata_reg[25] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_1 
       (.I0(DOBDO[26]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[26]_i_2 ),
        .O(\rdata_reg[26] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_1 
       (.I0(DOBDO[27]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[27]_i_2 ),
        .O(\rdata_reg[27] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_1 
       (.I0(DOBDO[28]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[28]_i_2 ),
        .O(\rdata_reg[28] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_1 
       (.I0(DOBDO[29]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[29]_i_2 ),
        .O(\rdata_reg[29] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[2]_i_1 
       (.I0(int_ap_idle_reg),
        .I1(ar_hs__0),
        .I2(DOBDO[2]),
        .I3(\rdata_reg[31]_i_4 ),
        .I4(\rdata_reg[2]_i_3 ),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_1 
       (.I0(DOBDO[30]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[30]_i_2 ),
        .O(\rdata_reg[30] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_3 
       (.I0(DOBDO[31]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[31]_i_5 ),
        .O(\rdata_reg[31] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[3]_i_1 
       (.I0(int_ap_ready_reg),
        .I1(ar_hs__0),
        .I2(DOBDO[3]),
        .I3(\rdata_reg[31]_i_4 ),
        .I4(\rdata_reg[3]_i_3 ),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[4]_i_2 ),
        .O(\rdata_reg[4] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[5]_i_2 ),
        .O(\rdata_reg[5] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[6]_i_2 ),
        .O(\rdata_reg[6] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[7]_i_1 
       (.I0(int_auto_restart_reg),
        .I1(ar_hs__0),
        .I2(DOBDO[7]),
        .I3(\rdata_reg[31]_i_4 ),
        .I4(\rdata_reg[7]_i_4 ),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_1 
       (.I0(DOBDO[8]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[8]_i_2 ),
        .O(\rdata_reg[8] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_1 
       (.I0(DOBDO[9]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[9]_i_2 ),
        .O(\rdata_reg[9] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi
   (ap_rst_n_inv,
    m_axi_m_V_BREADY,
    m_axi_m_V_WVALID,
    m_axi_m_V_WLAST,
    m_axi_m_V_RREADY,
    ap_enable_reg_pp0_iter1_reg,
    regs_in_V_ce0,
    E,
    \p_Val2_6_5_reg_1100_reg[27] ,
    \tmp_5_reg_995_reg[0] ,
    ap_reg_ioackin_m_V_WREADY_reg,
    SR,
    grp_fu_308_ce,
    \r_V_tr_2_tr_reg_1110_reg[0] ,
    \r_V_tr_1_tr_reg_1022_reg[26] ,
    \mul5_reg_1241_reg[57] ,
    \tmp_41_reg_1402_reg[0] ,
    ap_reg_ioackin_m_V_AWREADY_reg,
    D,
    \p_scaled_power_V_4_reg_1336_reg[0] ,
    \tmp_37_reg_1341_reg[0] ,
    \neg_ti3_reg_1325_reg[11] ,
    \p_scaled_power_V_1_reg_1320_reg[0] ,
    ap_ready,
    \tmp_9_reg_1017_reg[0] ,
    \neg_ti_reg_1387_reg[11] ,
    \p_scaled_power_V_5_reg_1407_reg[0] ,
    \tmp_31_reg_1199_reg[0] ,
    \tmp_24_reg_1285_reg[0] ,
    \p_scaled_power_V_3_reg_1392_reg[0] ,
    \tmp_18_reg_1236_reg[0] ,
    \p_scaled_power_V_2_reg_1372_reg[0] ,
    \neg_ti2_reg_1231_reg[11] ,
    \tmp_2_reg_1204_reg[0] ,
    \neg_ti1_reg_1256_reg[11] ,
    \m_axi_m_V_AWLEN[3] ,
    m_axi_m_V_AWVALID,
    m_axi_m_V_AWADDR,
    \int_regs_in_V_shift_reg[0] ,
    \tmp_13_reg_1163_reg[25] ,
    \tmp_19_reg_1214_reg[25] ,
    \tmp_4_reg_1188_reg[25] ,
    \tmp_25_reg_1246_reg[25] ,
    \neg_ti9_reg_1251_reg[26] ,
    \tmp_38_reg_1305_reg[25] ,
    \neg_ti4_reg_1361_reg[11] ,
    \tmp_12_reg_1168_reg[0] ,
    \tmp_32_reg_1178_reg[25] ,
    grp_fu_963_ce,
    grp_fu_969_ce,
    m_axi_m_V_WDATA,
    m_axi_m_V_WSTRB,
    ap_clk,
    ap_rst_n,
    m_axi_m_V_RVALID,
    m_axi_m_V_WREADY,
    ap_enable_reg_pp0_iter4,
    m_axi_m_V_BVALID,
    ap_enable_reg_pp0_iter0_reg,
    Q,
    ap_start,
    ap_reg_ioackin_m_V_WREADY_reg_0,
    tmp_7_reg_1315,
    ap_reg_ioackin_m_V_AWREADY,
    ap_enable_reg_pp0_iter0_reg_reg,
    ap_reg_ioackin_m_V_AWREADY1,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter2,
    tmp_35_reg_1295,
    ap_reg_pp0_iter2_tmp_36_reg_1137,
    ap_reg_pp0_iter2_tmp_17_reg_1115,
    tmp_16_reg_1274,
    \p_scaled_power_V_3_reg_1392_reg[14] ,
    \p_scaled_power_V_4_reg_1336_reg[14] ,
    tmp_41_reg_1402,
    ap_reg_pp0_iter1_tmp_30_reg_1061,
    ap_reg_pp0_iter2_tmp_23_reg_1126,
    tmp_28_reg_1382,
    tmp_22_reg_1356,
    ap_reg_pp0_iter1_tmp_11_reg_1027,
    ap_reg_pp0_iter2_tmp_reg_1079,
    m_axi_m_V_AWREADY,
    \p_scaled_power_V_1_reg_1320_reg[14] ,
    \p_scaled_power_V_reg_1346_reg[14] ,
    \p_scaled_power_V_2_reg_1372_reg[14] ,
    \int_regs_in_V_shift_reg[0]_0 ,
    \p_scaled_power_V_5_reg_1407_reg[14] );
  output ap_rst_n_inv;
  output m_axi_m_V_BREADY;
  output m_axi_m_V_WVALID;
  output m_axi_m_V_WLAST;
  output m_axi_m_V_RREADY;
  output ap_enable_reg_pp0_iter1_reg;
  output regs_in_V_ce0;
  output [0:0]E;
  output \p_Val2_6_5_reg_1100_reg[27] ;
  output [0:0]\tmp_5_reg_995_reg[0] ;
  output ap_reg_ioackin_m_V_WREADY_reg;
  output [0:0]SR;
  output grp_fu_308_ce;
  output \r_V_tr_2_tr_reg_1110_reg[0] ;
  output \r_V_tr_1_tr_reg_1022_reg[26] ;
  output [0:0]\mul5_reg_1241_reg[57] ;
  output \tmp_41_reg_1402_reg[0] ;
  output ap_reg_ioackin_m_V_AWREADY_reg;
  output [5:0]D;
  output [0:0]\p_scaled_power_V_4_reg_1336_reg[0] ;
  output [0:0]\tmp_37_reg_1341_reg[0] ;
  output [0:0]\neg_ti3_reg_1325_reg[11] ;
  output [0:0]\p_scaled_power_V_1_reg_1320_reg[0] ;
  output ap_ready;
  output [0:0]\tmp_9_reg_1017_reg[0] ;
  output [0:0]\neg_ti_reg_1387_reg[11] ;
  output [0:0]\p_scaled_power_V_5_reg_1407_reg[0] ;
  output [0:0]\tmp_31_reg_1199_reg[0] ;
  output [0:0]\tmp_24_reg_1285_reg[0] ;
  output [0:0]\p_scaled_power_V_3_reg_1392_reg[0] ;
  output [0:0]\tmp_18_reg_1236_reg[0] ;
  output [0:0]\p_scaled_power_V_2_reg_1372_reg[0] ;
  output [0:0]\neg_ti2_reg_1231_reg[11] ;
  output [0:0]\tmp_2_reg_1204_reg[0] ;
  output [0:0]\neg_ti1_reg_1256_reg[11] ;
  output [2:0]\m_axi_m_V_AWLEN[3] ;
  output m_axi_m_V_AWVALID;
  output [29:0]m_axi_m_V_AWADDR;
  output \int_regs_in_V_shift_reg[0] ;
  output [0:0]\tmp_13_reg_1163_reg[25] ;
  output [0:0]\tmp_19_reg_1214_reg[25] ;
  output [0:0]\tmp_4_reg_1188_reg[25] ;
  output [0:0]\tmp_25_reg_1246_reg[25] ;
  output [0:0]\neg_ti9_reg_1251_reg[26] ;
  output [0:0]\tmp_38_reg_1305_reg[25] ;
  output [0:0]\neg_ti4_reg_1361_reg[11] ;
  output [0:0]\tmp_12_reg_1168_reg[0] ;
  output [0:0]\tmp_32_reg_1178_reg[25] ;
  output grp_fu_963_ce;
  output grp_fu_969_ce;
  output [31:0]m_axi_m_V_WDATA;
  output [3:0]m_axi_m_V_WSTRB;
  input ap_clk;
  input ap_rst_n;
  input m_axi_m_V_RVALID;
  input m_axi_m_V_WREADY;
  input ap_enable_reg_pp0_iter4;
  input m_axi_m_V_BVALID;
  input ap_enable_reg_pp0_iter0_reg;
  input [5:0]Q;
  input ap_start;
  input ap_reg_ioackin_m_V_WREADY_reg_0;
  input tmp_7_reg_1315;
  input ap_reg_ioackin_m_V_AWREADY;
  input ap_enable_reg_pp0_iter0_reg_reg;
  input ap_reg_ioackin_m_V_AWREADY1;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter2;
  input tmp_35_reg_1295;
  input ap_reg_pp0_iter2_tmp_36_reg_1137;
  input ap_reg_pp0_iter2_tmp_17_reg_1115;
  input tmp_16_reg_1274;
  input [14:0]\p_scaled_power_V_3_reg_1392_reg[14] ;
  input [14:0]\p_scaled_power_V_4_reg_1336_reg[14] ;
  input tmp_41_reg_1402;
  input ap_reg_pp0_iter1_tmp_30_reg_1061;
  input ap_reg_pp0_iter2_tmp_23_reg_1126;
  input tmp_28_reg_1382;
  input tmp_22_reg_1356;
  input ap_reg_pp0_iter1_tmp_11_reg_1027;
  input ap_reg_pp0_iter2_tmp_reg_1079;
  input m_axi_m_V_AWREADY;
  input [14:0]\p_scaled_power_V_1_reg_1320_reg[14] ;
  input [14:0]\p_scaled_power_V_reg_1346_reg[14] ;
  input [14:0]\p_scaled_power_V_2_reg_1372_reg[14] ;
  input \int_regs_in_V_shift_reg[0]_0 ;
  input [14:0]\p_scaled_power_V_5_reg_1407_reg[14] ;

  wire AWREADY_Dummy;
  wire [5:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_ready;
  wire ap_reg_ioackin_m_V_AWREADY;
  wire ap_reg_ioackin_m_V_AWREADY1;
  wire ap_reg_ioackin_m_V_AWREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg_0;
  wire ap_reg_pp0_iter1_tmp_11_reg_1027;
  wire ap_reg_pp0_iter1_tmp_30_reg_1061;
  wire ap_reg_pp0_iter2_tmp_17_reg_1115;
  wire ap_reg_pp0_iter2_tmp_23_reg_1126;
  wire ap_reg_pp0_iter2_tmp_36_reg_1137;
  wire ap_reg_pp0_iter2_tmp_reg_1079;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire bus_write_n_45;
  wire grp_fu_308_ce;
  wire grp_fu_963_ce;
  wire grp_fu_969_ce;
  wire \int_regs_in_V_shift_reg[0] ;
  wire \int_regs_in_V_shift_reg[0]_0 ;
  wire [29:0]m_axi_m_V_AWADDR;
  wire [2:0]\m_axi_m_V_AWLEN[3] ;
  wire m_axi_m_V_AWREADY;
  wire m_axi_m_V_AWVALID;
  wire m_axi_m_V_BREADY;
  wire m_axi_m_V_BVALID;
  wire m_axi_m_V_RREADY;
  wire m_axi_m_V_RVALID;
  wire [31:0]m_axi_m_V_WDATA;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire [3:0]m_axi_m_V_WSTRB;
  wire m_axi_m_V_WVALID;
  wire [0:0]\mul5_reg_1241_reg[57] ;
  wire [0:0]\neg_ti1_reg_1256_reg[11] ;
  wire [0:0]\neg_ti2_reg_1231_reg[11] ;
  wire [0:0]\neg_ti3_reg_1325_reg[11] ;
  wire [0:0]\neg_ti4_reg_1361_reg[11] ;
  wire [0:0]\neg_ti9_reg_1251_reg[26] ;
  wire [0:0]\neg_ti_reg_1387_reg[11] ;
  wire [1:0]p_0_in__1;
  wire \p_Val2_6_5_reg_1100_reg[27] ;
  wire [0:0]\p_scaled_power_V_1_reg_1320_reg[0] ;
  wire [14:0]\p_scaled_power_V_1_reg_1320_reg[14] ;
  wire [0:0]\p_scaled_power_V_2_reg_1372_reg[0] ;
  wire [14:0]\p_scaled_power_V_2_reg_1372_reg[14] ;
  wire [0:0]\p_scaled_power_V_3_reg_1392_reg[0] ;
  wire [14:0]\p_scaled_power_V_3_reg_1392_reg[14] ;
  wire [0:0]\p_scaled_power_V_4_reg_1336_reg[0] ;
  wire [14:0]\p_scaled_power_V_4_reg_1336_reg[14] ;
  wire [0:0]\p_scaled_power_V_5_reg_1407_reg[0] ;
  wire [14:0]\p_scaled_power_V_5_reg_1407_reg[14] ;
  wire [14:0]\p_scaled_power_V_reg_1346_reg[14] ;
  wire \r_V_tr_1_tr_reg_1022_reg[26] ;
  wire \r_V_tr_2_tr_reg_1110_reg[0] ;
  wire regs_in_V_ce0;
  wire req_en__6;
  wire throttl_cnt10_out__3;
  wire [1:0]throttl_cnt_reg;
  wire [0:0]\tmp_12_reg_1168_reg[0] ;
  wire [0:0]\tmp_13_reg_1163_reg[25] ;
  wire tmp_16_reg_1274;
  wire [0:0]\tmp_18_reg_1236_reg[0] ;
  wire [0:0]\tmp_19_reg_1214_reg[25] ;
  wire tmp_22_reg_1356;
  wire [0:0]\tmp_24_reg_1285_reg[0] ;
  wire [0:0]\tmp_25_reg_1246_reg[25] ;
  wire tmp_28_reg_1382;
  wire [0:0]\tmp_2_reg_1204_reg[0] ;
  wire [0:0]\tmp_31_reg_1199_reg[0] ;
  wire [0:0]\tmp_32_reg_1178_reg[25] ;
  wire tmp_35_reg_1295;
  wire [0:0]\tmp_37_reg_1341_reg[0] ;
  wire [0:0]\tmp_38_reg_1305_reg[25] ;
  wire tmp_41_reg_1402;
  wire \tmp_41_reg_1402_reg[0] ;
  wire [0:0]\tmp_4_reg_1188_reg[25] ;
  wire [0:0]\tmp_5_reg_995_reg[0] ;
  wire tmp_7_reg_1315;
  wire [0:0]\tmp_9_reg_1017_reg[0] ;
  wire wreq_throttl_n_3;
  wire wreq_throttl_n_4;
  wire wreq_throttl_n_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_read bus_read
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .m_axi_m_V_RREADY(m_axi_m_V_RREADY),
        .m_axi_m_V_RVALID(m_axi_m_V_RVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(ap_enable_reg_pp0_iter0_reg_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_ready(ap_ready),
        .ap_reg_ioackin_m_V_AWREADY(ap_reg_ioackin_m_V_AWREADY),
        .ap_reg_ioackin_m_V_AWREADY1(ap_reg_ioackin_m_V_AWREADY1),
        .ap_reg_ioackin_m_V_AWREADY_reg(ap_reg_ioackin_m_V_AWREADY_reg),
        .ap_reg_ioackin_m_V_WREADY_reg(ap_reg_ioackin_m_V_WREADY_reg),
        .ap_reg_ioackin_m_V_WREADY_reg_0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .ap_reg_pp0_iter1_tmp_11_reg_1027(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .ap_reg_pp0_iter1_tmp_30_reg_1061(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .ap_reg_pp0_iter2_tmp_17_reg_1115(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .ap_reg_pp0_iter2_tmp_23_reg_1126(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .ap_reg_pp0_iter2_tmp_36_reg_1137(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .ap_reg_pp0_iter2_tmp_reg_1079(ap_reg_pp0_iter2_tmp_reg_1079),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .grp_fu_308_ce(grp_fu_308_ce),
        .grp_fu_963_ce(grp_fu_963_ce),
        .grp_fu_969_ce(grp_fu_969_ce),
        .\int_regs_in_V_shift_reg[0] (\int_regs_in_V_shift_reg[0] ),
        .\int_regs_in_V_shift_reg[0]_0 (\int_regs_in_V_shift_reg[0]_0 ),
        .m_axi_m_V_AWADDR(m_axi_m_V_AWADDR),
        .\m_axi_m_V_AWLEN[3] (\m_axi_m_V_AWLEN[3] ),
        .m_axi_m_V_AWREADY(m_axi_m_V_AWREADY),
        .m_axi_m_V_AWVALID(m_axi_m_V_AWVALID),
        .m_axi_m_V_BREADY(m_axi_m_V_BREADY),
        .m_axi_m_V_BVALID(m_axi_m_V_BVALID),
        .m_axi_m_V_WDATA(m_axi_m_V_WDATA),
        .m_axi_m_V_WLAST(m_axi_m_V_WLAST),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .m_axi_m_V_WSTRB(m_axi_m_V_WSTRB),
        .m_axi_m_V_WVALID(m_axi_m_V_WVALID),
        .\mul5_reg_1241_reg[57] (\mul5_reg_1241_reg[57] ),
        .\neg_ti1_reg_1256_reg[11] (\neg_ti1_reg_1256_reg[11] ),
        .\neg_ti2_reg_1231_reg[11] (\neg_ti2_reg_1231_reg[11] ),
        .\neg_ti3_reg_1325_reg[11] (\neg_ti3_reg_1325_reg[11] ),
        .\neg_ti4_reg_1361_reg[11] (\neg_ti4_reg_1361_reg[11] ),
        .\neg_ti9_reg_1251_reg[26] (\neg_ti9_reg_1251_reg[26] ),
        .\neg_ti_reg_1387_reg[11] (\neg_ti_reg_1387_reg[11] ),
        .\p_Val2_6_5_reg_1100_reg[27] (\p_Val2_6_5_reg_1100_reg[27] ),
        .\p_scaled_power_V_1_reg_1320_reg[0] (\p_scaled_power_V_1_reg_1320_reg[0] ),
        .\p_scaled_power_V_1_reg_1320_reg[14] (\p_scaled_power_V_1_reg_1320_reg[14] ),
        .\p_scaled_power_V_2_reg_1372_reg[0] (\p_scaled_power_V_2_reg_1372_reg[0] ),
        .\p_scaled_power_V_2_reg_1372_reg[14] (\p_scaled_power_V_2_reg_1372_reg[14] ),
        .\p_scaled_power_V_3_reg_1392_reg[0] (\p_scaled_power_V_3_reg_1392_reg[0] ),
        .\p_scaled_power_V_3_reg_1392_reg[14] (\p_scaled_power_V_3_reg_1392_reg[14] ),
        .\p_scaled_power_V_4_reg_1336_reg[0] (\p_scaled_power_V_4_reg_1336_reg[0] ),
        .\p_scaled_power_V_4_reg_1336_reg[14] (\p_scaled_power_V_4_reg_1336_reg[14] ),
        .\p_scaled_power_V_5_reg_1407_reg[0] (\p_scaled_power_V_5_reg_1407_reg[0] ),
        .\p_scaled_power_V_5_reg_1407_reg[14] (\p_scaled_power_V_5_reg_1407_reg[14] ),
        .\p_scaled_power_V_reg_1346_reg[0] (SR),
        .\p_scaled_power_V_reg_1346_reg[14] (\p_scaled_power_V_reg_1346_reg[14] ),
        .\r_V_tr_1_tr_reg_1022_reg[26] (\r_V_tr_1_tr_reg_1022_reg[26] ),
        .\r_V_tr_2_tr_reg_1110_reg[0] (\r_V_tr_2_tr_reg_1110_reg[0] ),
        .regs_in_V_ce0(regs_in_V_ce0),
        .req_en__6(req_en__6),
        .throttl_cnt10_out__3(throttl_cnt10_out__3),
        .\throttl_cnt_reg[0] (bus_write_n_45),
        .\throttl_cnt_reg[1] (p_0_in__1),
        .\throttl_cnt_reg[1]_0 (wreq_throttl_n_3),
        .\throttl_cnt_reg[1]_1 (throttl_cnt_reg),
        .\throttl_cnt_reg[6] (wreq_throttl_n_6),
        .\throttl_cnt_reg[7] (wreq_throttl_n_4),
        .\tmp_12_reg_1168_reg[0] (\tmp_12_reg_1168_reg[0] ),
        .\tmp_13_reg_1163_reg[25] (\tmp_13_reg_1163_reg[25] ),
        .tmp_16_reg_1274(tmp_16_reg_1274),
        .\tmp_18_reg_1236_reg[0] (\tmp_18_reg_1236_reg[0] ),
        .\tmp_19_reg_1214_reg[25] (\tmp_19_reg_1214_reg[25] ),
        .tmp_22_reg_1356(tmp_22_reg_1356),
        .\tmp_24_reg_1285_reg[0] (\tmp_24_reg_1285_reg[0] ),
        .\tmp_25_reg_1246_reg[25] (\tmp_25_reg_1246_reg[25] ),
        .tmp_28_reg_1382(tmp_28_reg_1382),
        .\tmp_2_reg_1204_reg[0] (\tmp_2_reg_1204_reg[0] ),
        .\tmp_31_reg_1199_reg[0] (\tmp_31_reg_1199_reg[0] ),
        .\tmp_32_reg_1178_reg[25] (\tmp_32_reg_1178_reg[25] ),
        .tmp_35_reg_1295(tmp_35_reg_1295),
        .\tmp_37_reg_1341_reg[0] (\tmp_37_reg_1341_reg[0] ),
        .\tmp_38_reg_1305_reg[25] (\tmp_38_reg_1305_reg[25] ),
        .tmp_41_reg_1402(tmp_41_reg_1402),
        .\tmp_41_reg_1402_reg[0] (\tmp_41_reg_1402_reg[0] ),
        .\tmp_4_reg_1188_reg[25] (\tmp_4_reg_1188_reg[25] ),
        .\tmp_5_reg_995_reg[0] (\tmp_5_reg_995_reg[0] ),
        .tmp_7_reg_1315(tmp_7_reg_1315),
        .\tmp_9_reg_1017_reg[0] (\tmp_9_reg_1017_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_throttl wreq_throttl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(p_0_in__1),
        .E(bus_write_n_45),
        .Q(throttl_cnt_reg),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\could_multi_bursts.awlen_buf_reg[3] (\m_axi_m_V_AWLEN[3] [2]),
        .\could_multi_bursts.loop_cnt_reg[5] (wreq_throttl_n_3),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (wreq_throttl_n_6),
        .m_axi_m_V_AWREADY(m_axi_m_V_AWREADY),
        .req_en__6(req_en__6),
        .throttl_cnt10_out__3(throttl_cnt10_out__3),
        .\throttl_cnt_reg[0]_0 (wreq_throttl_n_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer
   (m_V_WREADY,
    data_valid,
    \waddr_reg[7]_0 ,
    Q,
    regs_in_V_ce0,
    E,
    \p_Val2_6_5_reg_1100_reg[27] ,
    \tmp_5_reg_995_reg[0] ,
    ap_reg_ioackin_m_V_WREADY_reg,
    ap_reg_ioackin_m_V_WREADY_reg_0,
    \p_scaled_power_V_reg_1346_reg[0] ,
    grp_fu_308_ce,
    \r_V_tr_2_tr_reg_1110_reg[0] ,
    \r_V_tr_1_tr_reg_1022_reg[26] ,
    \mul5_reg_1241_reg[57] ,
    \tmp_41_reg_1402_reg[0] ,
    \ap_CS_fsm_reg[5] ,
    \p_Val2_6_5_reg_1100_reg[27]_0 ,
    \tmp_9_reg_1017_reg[0] ,
    \neg_ti_reg_1387_reg[11] ,
    \p_scaled_power_V_5_reg_1407_reg[0] ,
    \tmp_31_reg_1199_reg[0] ,
    \tmp_24_reg_1285_reg[0] ,
    \p_scaled_power_V_3_reg_1392_reg[0] ,
    \tmp_18_reg_1236_reg[0] ,
    \p_scaled_power_V_2_reg_1372_reg[0] ,
    \neg_ti2_reg_1231_reg[11] ,
    \tmp_2_reg_1204_reg[0] ,
    \neg_ti1_reg_1256_reg[11] ,
    DI,
    \q_tmp_reg[14]_0 ,
    \q_tmp_reg[13]_0 ,
    \q_tmp_reg[12]_0 ,
    \q_tmp_reg[11]_0 ,
    \q_tmp_reg[10]_0 ,
    \q_tmp_reg[9]_0 ,
    \q_tmp_reg[8]_0 ,
    \q_tmp_reg[7]_0 ,
    \q_tmp_reg[6]_0 ,
    \q_tmp_reg[5]_0 ,
    \q_tmp_reg[4]_0 ,
    \q_tmp_reg[3]_0 ,
    \q_tmp_reg[2]_0 ,
    \q_tmp_reg[1]_0 ,
    \q_tmp_reg[0]_0 ,
    mem_reg_0,
    \int_regs_in_V_shift_reg[0] ,
    S,
    \tmp_19_reg_1214_reg[25] ,
    \tmp_4_reg_1188_reg[25] ,
    \tmp_25_reg_1246_reg[25] ,
    \neg_ti9_reg_1251_reg[26] ,
    \tmp_38_reg_1305_reg[25] ,
    \usedw_reg[7]_0 ,
    \neg_ti4_reg_1361_reg[11] ,
    \tmp_12_reg_1168_reg[0] ,
    \tmp_32_reg_1178_reg[25] ,
    grp_fu_963_ce,
    grp_fu_969_ce,
    \bus_wide_gen.strb_buf_reg[1] ,
    ap_clk,
    D,
    WEA,
    ap_rst_n,
    push,
    burst_valid,
    m_axi_m_V_WREADY,
    \bus_wide_gen.WVALID_Dummy_reg ,
    ap_enable_reg_pp0_iter0_reg,
    \ap_CS_fsm_reg[5]_0 ,
    ap_start,
    ap_reg_ioackin_m_V_WREADY_reg_1,
    ap_enable_reg_pp0_iter3_reg,
    tmp_7_reg_1315,
    \ap_CS_fsm_reg[5]_1 ,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter4,
    ap_enable_reg_pp0_iter0_reg_reg,
    m_V_AWREADY,
    ap_reg_ioackin_m_V_AWREADY,
    m_V_BVALID,
    ap_reg_pp0_iter2_tmp_36_reg_1137,
    tmp_41_reg_1402,
    ap_reg_pp0_iter1_tmp_30_reg_1061,
    ap_reg_pp0_iter2_tmp_23_reg_1126,
    tmp_28_reg_1382,
    ap_reg_pp0_iter2_tmp_17_reg_1115,
    tmp_22_reg_1356,
    ap_reg_pp0_iter1_tmp_11_reg_1027,
    ap_reg_pp0_iter2_tmp_reg_1079,
    \p_scaled_power_V_1_reg_1320_reg[14] ,
    \p_scaled_power_V_reg_1346_reg[14] ,
    \p_scaled_power_V_2_reg_1372_reg[14] ,
    \int_regs_in_V_shift_reg[0]_0 ,
    \usedw_reg[5]_0 );
  output m_V_WREADY;
  output data_valid;
  output \waddr_reg[7]_0 ;
  output [5:0]Q;
  output regs_in_V_ce0;
  output [0:0]E;
  output \p_Val2_6_5_reg_1100_reg[27] ;
  output [0:0]\tmp_5_reg_995_reg[0] ;
  output ap_reg_ioackin_m_V_WREADY_reg;
  output ap_reg_ioackin_m_V_WREADY_reg_0;
  output [0:0]\p_scaled_power_V_reg_1346_reg[0] ;
  output grp_fu_308_ce;
  output \r_V_tr_2_tr_reg_1110_reg[0] ;
  output \r_V_tr_1_tr_reg_1022_reg[26] ;
  output [0:0]\mul5_reg_1241_reg[57] ;
  output \tmp_41_reg_1402_reg[0] ;
  output [5:0]\ap_CS_fsm_reg[5] ;
  output \p_Val2_6_5_reg_1100_reg[27]_0 ;
  output [0:0]\tmp_9_reg_1017_reg[0] ;
  output [0:0]\neg_ti_reg_1387_reg[11] ;
  output [0:0]\p_scaled_power_V_5_reg_1407_reg[0] ;
  output [0:0]\tmp_31_reg_1199_reg[0] ;
  output [0:0]\tmp_24_reg_1285_reg[0] ;
  output [0:0]\p_scaled_power_V_3_reg_1392_reg[0] ;
  output [0:0]\tmp_18_reg_1236_reg[0] ;
  output [0:0]\p_scaled_power_V_2_reg_1372_reg[0] ;
  output [0:0]\neg_ti2_reg_1231_reg[11] ;
  output [0:0]\tmp_2_reg_1204_reg[0] ;
  output [0:0]\neg_ti1_reg_1256_reg[11] ;
  output [0:0]DI;
  output \q_tmp_reg[14]_0 ;
  output \q_tmp_reg[13]_0 ;
  output \q_tmp_reg[12]_0 ;
  output \q_tmp_reg[11]_0 ;
  output \q_tmp_reg[10]_0 ;
  output \q_tmp_reg[9]_0 ;
  output \q_tmp_reg[8]_0 ;
  output \q_tmp_reg[7]_0 ;
  output \q_tmp_reg[6]_0 ;
  output \q_tmp_reg[5]_0 ;
  output \q_tmp_reg[4]_0 ;
  output \q_tmp_reg[3]_0 ;
  output \q_tmp_reg[2]_0 ;
  output \q_tmp_reg[1]_0 ;
  output \q_tmp_reg[0]_0 ;
  output mem_reg_0;
  output \int_regs_in_V_shift_reg[0] ;
  output [3:0]S;
  output [0:0]\tmp_19_reg_1214_reg[25] ;
  output [0:0]\tmp_4_reg_1188_reg[25] ;
  output [0:0]\tmp_25_reg_1246_reg[25] ;
  output [0:0]\neg_ti9_reg_1251_reg[26] ;
  output [0:0]\tmp_38_reg_1305_reg[25] ;
  output [2:0]\usedw_reg[7]_0 ;
  output [0:0]\neg_ti4_reg_1361_reg[11] ;
  output [0:0]\tmp_12_reg_1168_reg[0] ;
  output [0:0]\tmp_32_reg_1178_reg[25] ;
  output grp_fu_963_ce;
  output grp_fu_969_ce;
  output [17:0]\bus_wide_gen.strb_buf_reg[1] ;
  input ap_clk;
  input [14:0]D;
  input [0:0]WEA;
  input ap_rst_n;
  input push;
  input burst_valid;
  input m_axi_m_V_WREADY;
  input \bus_wide_gen.WVALID_Dummy_reg ;
  input ap_enable_reg_pp0_iter0_reg;
  input [5:0]\ap_CS_fsm_reg[5]_0 ;
  input ap_start;
  input ap_reg_ioackin_m_V_WREADY_reg_1;
  input ap_enable_reg_pp0_iter3_reg;
  input tmp_7_reg_1315;
  input \ap_CS_fsm_reg[5]_1 ;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter4;
  input ap_enable_reg_pp0_iter0_reg_reg;
  input m_V_AWREADY;
  input ap_reg_ioackin_m_V_AWREADY;
  input m_V_BVALID;
  input ap_reg_pp0_iter2_tmp_36_reg_1137;
  input tmp_41_reg_1402;
  input ap_reg_pp0_iter1_tmp_30_reg_1061;
  input ap_reg_pp0_iter2_tmp_23_reg_1126;
  input tmp_28_reg_1382;
  input ap_reg_pp0_iter2_tmp_17_reg_1115;
  input tmp_22_reg_1356;
  input ap_reg_pp0_iter1_tmp_11_reg_1027;
  input ap_reg_pp0_iter2_tmp_reg_1079;
  input [14:0]\p_scaled_power_V_1_reg_1320_reg[14] ;
  input [14:0]\p_scaled_power_V_reg_1346_reg[14] ;
  input [14:0]\p_scaled_power_V_2_reg_1372_reg[14] ;
  input \int_regs_in_V_shift_reg[0]_0 ;
  input [6:0]\usedw_reg[5]_0 ;

  wire [14:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]WEA;
  wire \ap_CS_fsm[5]_i_2_n_0 ;
  wire [5:0]\ap_CS_fsm_reg[5] ;
  wire [5:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter4;
  wire ap_reg_ioackin_m_V_AWREADY;
  wire ap_reg_ioackin_m_V_WREADY_i_4_n_0;
  wire ap_reg_ioackin_m_V_WREADY_i_5_n_0;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg_0;
  wire ap_reg_ioackin_m_V_WREADY_reg_1;
  wire ap_reg_pp0_iter1_tmp_11_reg_1027;
  wire ap_reg_pp0_iter1_tmp_30_reg_1061;
  wire ap_reg_pp0_iter2_tmp_17_reg_1115;
  wire ap_reg_pp0_iter2_tmp_23_reg_1126;
  wire ap_reg_pp0_iter2_tmp_36_reg_1137;
  wire ap_reg_pp0_iter2_tmp_reg_1079;
  wire ap_rst_n;
  wire ap_start;
  wire burst_valid;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire [17:0]\bus_wide_gen.strb_buf_reg[1] ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire dout_valid_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_3__1_n_0;
  wire grp_fu_308_ce;
  wire grp_fu_963_ce;
  wire grp_fu_969_ce;
  wire \int_regs_in_V_shift_reg[0] ;
  wire \int_regs_in_V_shift_reg[0]_0 ;
  wire m_V_AWREADY;
  wire m_V_BVALID;
  wire m_V_WREADY;
  wire m_axi_m_V_WREADY;
  wire mem_reg_0;
  wire mem_reg_i_25_n_0;
  wire mem_reg_i_26_n_0;
  wire mem_reg_i_27_n_0;
  wire mem_reg_i_28_n_0;
  wire mem_reg_i_61_n_0;
  wire [0:0]\mul5_reg_1241_reg[57] ;
  wire [0:0]\neg_ti1_reg_1256_reg[11] ;
  wire [0:0]\neg_ti2_reg_1231_reg[11] ;
  wire [0:0]\neg_ti4_reg_1361_reg[11] ;
  wire [0:0]\neg_ti9_reg_1251_reg[26] ;
  wire [0:0]\neg_ti_reg_1387_reg[11] ;
  wire \p_Val2_6_5_reg_1100[27]_i_8_n_0 ;
  wire \p_Val2_6_5_reg_1100_reg[27] ;
  wire \p_Val2_6_5_reg_1100_reg[27]_0 ;
  wire [14:0]\p_scaled_power_V_1_reg_1320_reg[14] ;
  wire [0:0]\p_scaled_power_V_2_reg_1372_reg[0] ;
  wire [14:0]\p_scaled_power_V_2_reg_1372_reg[14] ;
  wire [0:0]\p_scaled_power_V_3_reg_1392_reg[0] ;
  wire [0:0]\p_scaled_power_V_5_reg_1407_reg[0] ;
  wire [0:0]\p_scaled_power_V_reg_1346_reg[0] ;
  wire [14:0]\p_scaled_power_V_reg_1346_reg[14] ;
  wire pop;
  wire push;
  wire [17:0]q_buf;
  wire [17:0]q_tmp;
  wire \q_tmp_reg[0]_0 ;
  wire \q_tmp_reg[10]_0 ;
  wire \q_tmp_reg[11]_0 ;
  wire \q_tmp_reg[12]_0 ;
  wire \q_tmp_reg[13]_0 ;
  wire \q_tmp_reg[14]_0 ;
  wire \q_tmp_reg[1]_0 ;
  wire \q_tmp_reg[2]_0 ;
  wire \q_tmp_reg[3]_0 ;
  wire \q_tmp_reg[4]_0 ;
  wire \q_tmp_reg[5]_0 ;
  wire \q_tmp_reg[6]_0 ;
  wire \q_tmp_reg[7]_0 ;
  wire \q_tmp_reg[8]_0 ;
  wire \q_tmp_reg[9]_0 ;
  wire \r_V_tr_1_tr_reg_1022_reg[26] ;
  wire \r_V_tr_2_tr_reg_1110_reg[0] ;
  wire [7:0]raddr;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr[3]_i_1_n_0 ;
  wire \raddr[4]_i_1_n_0 ;
  wire \raddr[5]_i_1_n_0 ;
  wire \raddr[6]_i_1_n_0 ;
  wire \raddr[7]_i_2_n_0 ;
  wire regs_in_V_ce0;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_0;
  wire show_ahead_i_3_n_0;
  wire [0:0]\tmp_12_reg_1168_reg[0] ;
  wire [0:0]\tmp_18_reg_1236_reg[0] ;
  wire [0:0]\tmp_19_reg_1214_reg[25] ;
  wire tmp_22_reg_1356;
  wire [0:0]\tmp_24_reg_1285_reg[0] ;
  wire [0:0]\tmp_25_reg_1246_reg[25] ;
  wire tmp_28_reg_1382;
  wire [0:0]\tmp_2_reg_1204_reg[0] ;
  wire [0:0]\tmp_31_reg_1199_reg[0] ;
  wire [0:0]\tmp_32_reg_1178_reg[25] ;
  wire [0:0]\tmp_38_reg_1305_reg[25] ;
  wire tmp_41_reg_1402;
  wire \tmp_41_reg_1402_reg[0] ;
  wire [0:0]\tmp_4_reg_1188_reg[25] ;
  wire [0:0]\tmp_5_reg_995_reg[0] ;
  wire tmp_7_reg_1315;
  wire [0:0]\tmp_9_reg_1017_reg[0] ;
  wire \usedw[0]_i_1_n_0 ;
  wire \usedw[7]_i_1_n_0 ;
  wire [6:0]\usedw_reg[5]_0 ;
  wire [2:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr[7]_i_3_n_0 ;
  wire \waddr[7]_i_4_n_0 ;
  wire \waddr_reg[7]_0 ;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;

  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(\ap_CS_fsm_reg[5]_0 [0]),
        .I2(\ap_CS_fsm_reg[5]_1 ),
        .O(\ap_CS_fsm_reg[5] [0]));
  LUT6 #(
    .INIT(64'h888888F888888888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(\ap_CS_fsm_reg[5]_0 [0]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(m_V_WREADY),
        .I4(ap_reg_ioackin_m_V_WREADY_reg_1),
        .I5(\ap_CS_fsm_reg[5]_0 [1]),
        .O(\ap_CS_fsm_reg[5] [1]));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\p_Val2_6_5_reg_1100_reg[27]_0 ),
        .I1(ap_start),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_enable_reg_pp0_iter4),
        .O(ap_NS_fsm1));
  LUT5 #(
    .INIT(32'hAAAEAAAA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\r_V_tr_2_tr_reg_1110_reg[0] ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(m_V_WREADY),
        .I3(ap_reg_ioackin_m_V_WREADY_reg_1),
        .I4(\ap_CS_fsm_reg[5]_0 [2]),
        .O(\ap_CS_fsm_reg[5] [2]));
  LUT5 #(
    .INIT(32'hAAAEAAAA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\tmp_41_reg_1402_reg[0] ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(m_V_WREADY),
        .I3(ap_reg_ioackin_m_V_WREADY_reg_1),
        .I4(\ap_CS_fsm_reg[5]_0 [3]),
        .O(\ap_CS_fsm_reg[5] [3]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(m_V_WREADY),
        .I3(ap_reg_ioackin_m_V_WREADY_reg_1),
        .I4(\ap_CS_fsm_reg[5]_0 [4]),
        .O(\ap_CS_fsm_reg[5] [4]));
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\r_V_tr_1_tr_reg_1022_reg[26] ),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(m_V_BVALID),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\ap_CS_fsm_reg[5]_0 [5]),
        .O(\ap_CS_fsm_reg[5] [5]));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(m_V_WREADY),
        .I2(ap_reg_ioackin_m_V_WREADY_reg_1),
        .O(\ap_CS_fsm[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000EEEA)) 
    ap_reg_ioackin_m_V_WREADY_i_1
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_1),
        .I1(m_V_WREADY),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I4(ap_reg_ioackin_m_V_WREADY_i_4_n_0),
        .O(ap_reg_ioackin_m_V_WREADY_reg));
  LUT2 #(
    .INIT(4'h8)) 
    ap_reg_ioackin_m_V_WREADY_i_3
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(\ap_CS_fsm_reg[5]_0 [0]),
        .O(ap_reg_ioackin_m_V_WREADY_reg_0));
  LUT6 #(
    .INIT(64'hFFF8F8F8FFFFFFFF)) 
    ap_reg_ioackin_m_V_WREADY_i_4
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(\p_Val2_6_5_reg_1100_reg[27] ),
        .I2(ap_reg_ioackin_m_V_WREADY_i_5_n_0),
        .I3(\ap_CS_fsm_reg[5]_1 ),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_rst_n),
        .O(ap_reg_ioackin_m_V_WREADY_i_4_n_0));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    ap_reg_ioackin_m_V_WREADY_i_5
       (.I0(\ap_CS_fsm[5]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\ap_CS_fsm_reg[5]_0 [2]),
        .I3(\ap_CS_fsm_reg[5]_0 [4]),
        .I4(\ap_CS_fsm_reg[5]_0 [1]),
        .I5(\ap_CS_fsm_reg[5]_0 [3]),
        .O(ap_reg_ioackin_m_V_WREADY_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    buff1_reg_i_1
       (.I0(\r_V_tr_2_tr_reg_1110_reg[0] ),
        .I1(\r_V_tr_1_tr_reg_1022_reg[26] ),
        .I2(\mul5_reg_1241_reg[57] ),
        .I3(\tmp_41_reg_1402_reg[0] ),
        .I4(\ap_CS_fsm_reg[5]_1 ),
        .I5(\p_Val2_6_5_reg_1100_reg[27] ),
        .O(grp_fu_308_ce));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(ap_rst_n),
        .O(\waddr_reg[7]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[15]_i_1 
       (.I0(q_buf[15]),
        .I1(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [0]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [10]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [11]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [12]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [13]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [14]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [15]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [16]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [17]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [1]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [2]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [3]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [4]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [5]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [6]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [7]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [8]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [9]),
        .R(\waddr_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hAAEAEEEE)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_0),
        .I1(data_valid),
        .I2(\bus_wide_gen.WVALID_Dummy_reg ),
        .I3(m_axi_m_V_WREADY),
        .I4(burst_valid),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(data_valid),
        .R(\waddr_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_0),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    empty_n_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(empty_n_i_3_n_0),
        .O(empty_n_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_3
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(\waddr_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hAFCFFFAF)) 
    full_n_i_1
       (.I0(m_V_WREADY),
        .I1(full_n_i_2__0_n_0),
        .I2(ap_rst_n),
        .I3(pop),
        .I4(push),
        .O(full_n_i_1_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    full_n_i_2__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(full_n_i_3__1_n_0),
        .O(full_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    full_n_i_3__1
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(usedw_reg__0[6]),
        .I3(usedw_reg__0[7]),
        .O(full_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(m_V_WREADY),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \int_regs_in_V_shift[0]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [3]),
        .I1(\ap_CS_fsm_reg[5]_0 [1]),
        .I2(\ap_CS_fsm_reg[5]_0 [2]),
        .I3(regs_in_V_ce0),
        .I4(\int_regs_in_V_shift_reg[0]_0 ),
        .O(\int_regs_in_V_shift_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \int_regs_in_V_shift[0]_i_2 
       (.I0(E),
        .I1(\p_Val2_6_5_reg_1100_reg[27] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg[5]_0 [0]),
        .I4(ap_start),
        .I5(\tmp_5_reg_995_reg[0] ),
        .O(regs_in_V_ce0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,D}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(q_buf[15:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(q_buf[17:16]),
        .ENARDEN(m_V_WREADY),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_i_1
       (.I0(raddr[6]),
        .I1(mem_reg_i_25_n_0),
        .I2(mem_reg_i_26_n_0),
        .I3(raddr[7]),
        .I4(pop),
        .O(rnext[7]));
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_i_2
       (.I0(mem_reg_i_25_n_0),
        .I1(mem_reg_i_26_n_0),
        .I2(raddr[6]),
        .I3(pop),
        .O(rnext[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_25
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_25_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    mem_reg_i_26
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .I3(raddr[7]),
        .I4(mem_reg_i_61_n_0),
        .O(mem_reg_i_26_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_27
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_27_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_28
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_29
       (.I0(\ap_CS_fsm_reg[5]_0 [2]),
        .I1(\p_scaled_power_V_1_reg_1320_reg[14] [14]),
        .I2(\p_scaled_power_V_reg_1346_reg[14] [14]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\ap_CS_fsm_reg[5]_0 [3]),
        .I5(\p_scaled_power_V_2_reg_1372_reg[14] [14]),
        .O(\q_tmp_reg[14]_0 ));
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_i_3
       (.I0(mem_reg_i_27_n_0),
        .I1(mem_reg_i_26_n_0),
        .I2(raddr[5]),
        .I3(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_32
       (.I0(\ap_CS_fsm_reg[5]_0 [2]),
        .I1(\p_scaled_power_V_1_reg_1320_reg[14] [13]),
        .I2(\p_scaled_power_V_reg_1346_reg[14] [13]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\ap_CS_fsm_reg[5]_0 [3]),
        .I5(\p_scaled_power_V_2_reg_1372_reg[14] [13]),
        .O(\q_tmp_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_34
       (.I0(\ap_CS_fsm_reg[5]_0 [2]),
        .I1(\p_scaled_power_V_1_reg_1320_reg[14] [12]),
        .I2(\p_scaled_power_V_reg_1346_reg[14] [12]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\ap_CS_fsm_reg[5]_0 [3]),
        .I5(\p_scaled_power_V_2_reg_1372_reg[14] [12]),
        .O(\q_tmp_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_36
       (.I0(\ap_CS_fsm_reg[5]_0 [2]),
        .I1(\p_scaled_power_V_1_reg_1320_reg[14] [11]),
        .I2(\p_scaled_power_V_reg_1346_reg[14] [11]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\ap_CS_fsm_reg[5]_0 [3]),
        .I5(\p_scaled_power_V_2_reg_1372_reg[14] [11]),
        .O(\q_tmp_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_38
       (.I0(\ap_CS_fsm_reg[5]_0 [2]),
        .I1(\p_scaled_power_V_1_reg_1320_reg[14] [10]),
        .I2(\p_scaled_power_V_reg_1346_reg[14] [10]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\ap_CS_fsm_reg[5]_0 [3]),
        .I5(\p_scaled_power_V_2_reg_1372_reg[14] [10]),
        .O(\q_tmp_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hDF002000FFFF0000)) 
    mem_reg_i_4
       (.I0(raddr[3]),
        .I1(mem_reg_i_28_n_0),
        .I2(raddr[2]),
        .I3(mem_reg_i_26_n_0),
        .I4(raddr[4]),
        .I5(pop),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_40
       (.I0(\ap_CS_fsm_reg[5]_0 [2]),
        .I1(\p_scaled_power_V_1_reg_1320_reg[14] [9]),
        .I2(\p_scaled_power_V_reg_1346_reg[14] [9]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\ap_CS_fsm_reg[5]_0 [3]),
        .I5(\p_scaled_power_V_2_reg_1372_reg[14] [9]),
        .O(\q_tmp_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_42
       (.I0(\ap_CS_fsm_reg[5]_0 [2]),
        .I1(\p_scaled_power_V_1_reg_1320_reg[14] [8]),
        .I2(\p_scaled_power_V_reg_1346_reg[14] [8]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\ap_CS_fsm_reg[5]_0 [3]),
        .I5(\p_scaled_power_V_2_reg_1372_reg[14] [8]),
        .O(\q_tmp_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_44
       (.I0(\ap_CS_fsm_reg[5]_0 [2]),
        .I1(\p_scaled_power_V_1_reg_1320_reg[14] [7]),
        .I2(\p_scaled_power_V_reg_1346_reg[14] [7]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\ap_CS_fsm_reg[5]_0 [3]),
        .I5(\p_scaled_power_V_2_reg_1372_reg[14] [7]),
        .O(\q_tmp_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_46
       (.I0(\ap_CS_fsm_reg[5]_0 [2]),
        .I1(\p_scaled_power_V_1_reg_1320_reg[14] [6]),
        .I2(\p_scaled_power_V_reg_1346_reg[14] [6]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\ap_CS_fsm_reg[5]_0 [3]),
        .I5(\p_scaled_power_V_2_reg_1372_reg[14] [6]),
        .O(\q_tmp_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_48
       (.I0(\ap_CS_fsm_reg[5]_0 [2]),
        .I1(\p_scaled_power_V_1_reg_1320_reg[14] [5]),
        .I2(\p_scaled_power_V_reg_1346_reg[14] [5]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\ap_CS_fsm_reg[5]_0 [3]),
        .I5(\p_scaled_power_V_2_reg_1372_reg[14] [5]),
        .O(\q_tmp_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_i_5
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(mem_reg_i_26_n_0),
        .I4(raddr[3]),
        .I5(pop),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_50
       (.I0(\ap_CS_fsm_reg[5]_0 [2]),
        .I1(\p_scaled_power_V_1_reg_1320_reg[14] [4]),
        .I2(\p_scaled_power_V_reg_1346_reg[14] [4]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\ap_CS_fsm_reg[5]_0 [3]),
        .I5(\p_scaled_power_V_2_reg_1372_reg[14] [4]),
        .O(\q_tmp_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_52
       (.I0(\ap_CS_fsm_reg[5]_0 [2]),
        .I1(\p_scaled_power_V_1_reg_1320_reg[14] [3]),
        .I2(\p_scaled_power_V_reg_1346_reg[14] [3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\ap_CS_fsm_reg[5]_0 [3]),
        .I5(\p_scaled_power_V_2_reg_1372_reg[14] [3]),
        .O(\q_tmp_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_54
       (.I0(\ap_CS_fsm_reg[5]_0 [2]),
        .I1(\p_scaled_power_V_1_reg_1320_reg[14] [2]),
        .I2(\p_scaled_power_V_reg_1346_reg[14] [2]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\ap_CS_fsm_reg[5]_0 [3]),
        .I5(\p_scaled_power_V_2_reg_1372_reg[14] [2]),
        .O(\q_tmp_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_56
       (.I0(\ap_CS_fsm_reg[5]_0 [2]),
        .I1(\p_scaled_power_V_1_reg_1320_reg[14] [1]),
        .I2(\p_scaled_power_V_reg_1346_reg[14] [1]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\ap_CS_fsm_reg[5]_0 [3]),
        .I5(\p_scaled_power_V_2_reg_1372_reg[14] [1]),
        .O(\q_tmp_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_58
       (.I0(\ap_CS_fsm_reg[5]_0 [2]),
        .I1(\p_scaled_power_V_1_reg_1320_reg[14] [0]),
        .I2(\p_scaled_power_V_reg_1346_reg[14] [0]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\ap_CS_fsm_reg[5]_0 [3]),
        .I5(\p_scaled_power_V_2_reg_1372_reg[14] [0]),
        .O(\q_tmp_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_i_6
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_i_26_n_0),
        .I3(raddr[2]),
        .I4(pop),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_61
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_61_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_64
       (.I0(\ap_CS_fsm_reg[5]_0 [0]),
        .I1(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0));
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_i_7
       (.I0(raddr[0]),
        .I1(mem_reg_i_26_n_0),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h2C)) 
    mem_reg_i_8
       (.I0(mem_reg_i_26_n_0),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[0]));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \mul5_reg_1241[57]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [3]),
        .I1(ap_reg_ioackin_m_V_WREADY_reg_1),
        .I2(m_V_WREADY),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\mul5_reg_1241_reg[57] ));
  LUT5 #(
    .INIT(32'hAAA20000)) 
    \neg_ti1_reg_1256[26]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [4]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(m_V_WREADY),
        .I3(ap_reg_ioackin_m_V_WREADY_reg_1),
        .I4(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(\neg_ti1_reg_1256_reg[11] ));
  LUT5 #(
    .INIT(32'hFD000000)) 
    \neg_ti2_reg_1231[26]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(m_V_WREADY),
        .I2(ap_reg_ioackin_m_V_WREADY_reg_1),
        .I3(\ap_CS_fsm_reg[5]_0 [3]),
        .I4(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(\neg_ti2_reg_1231_reg[11] ));
  LUT3 #(
    .INIT(8'h20)) 
    \neg_ti4_reg_1361[26]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [0]),
        .I1(\p_Val2_6_5_reg_1100_reg[27]_0 ),
        .I2(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(\neg_ti4_reg_1361_reg[11] ));
  LUT5 #(
    .INIT(32'h0000FD00)) 
    \neg_ti9_reg_1251[26]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(m_V_WREADY),
        .I2(ap_reg_ioackin_m_V_WREADY_reg_1),
        .I3(\ap_CS_fsm_reg[5]_0 [3]),
        .I4(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(\neg_ti9_reg_1251_reg[26] ));
  LUT2 #(
    .INIT(4'h8)) 
    \neg_ti_reg_1387[26]_i_1 
       (.I0(\r_V_tr_2_tr_reg_1110_reg[0] ),
        .I1(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(\neg_ti_reg_1387_reg[11] ));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(Q[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h65)) 
    p_0_out_carry_i_5
       (.I0(Q[1]),
        .I1(pop),
        .I2(push),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_6_5_reg_1100[27]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [0]),
        .I1(\p_Val2_6_5_reg_1100_reg[27]_0 ),
        .O(\p_Val2_6_5_reg_1100_reg[27] ));
  LUT6 #(
    .INIT(64'hAEAEAEAEAEAEFFAE)) 
    \p_Val2_6_5_reg_1100[27]_i_3 
       (.I0(ap_enable_reg_pp0_iter0_reg_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(\p_Val2_6_5_reg_1100[27]_i_8_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(m_V_AWREADY),
        .I5(ap_reg_ioackin_m_V_AWREADY),
        .O(\p_Val2_6_5_reg_1100_reg[27]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_6_5_reg_1100[27]_i_8 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_1),
        .I1(m_V_WREADY),
        .O(\p_Val2_6_5_reg_1100[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCFFFCFFA8AA)) 
    p_reg_reg_i_1
       (.I0(\ap_CS_fsm_reg[5]_0 [4]),
        .I1(ap_reg_ioackin_m_V_WREADY_reg_1),
        .I2(m_V_WREADY),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\ap_CS_fsm_reg[5]_0 [2]),
        .I5(\ap_CS_fsm_reg[5]_0 [3]),
        .O(grp_fu_963_ce));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCFFA8AA)) 
    p_reg_reg_i_1__0
       (.I0(\ap_CS_fsm_reg[5]_0 [4]),
        .I1(ap_reg_ioackin_m_V_WREADY_reg_1),
        .I2(m_V_WREADY),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\ap_CS_fsm_reg[5]_0 [3]),
        .I5(\ap_CS_fsm_reg[5]_1 ),
        .O(grp_fu_969_ce));
  LUT2 #(
    .INIT(4'h8)) 
    \p_scaled_power_V_2_reg_1372[14]_i_1 
       (.I0(\r_V_tr_2_tr_reg_1110_reg[0] ),
        .I1(tmp_22_reg_1356),
        .O(\p_scaled_power_V_2_reg_1372_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_scaled_power_V_3_reg_1392[14]_i_1 
       (.I0(\tmp_41_reg_1402_reg[0] ),
        .I1(tmp_28_reg_1382),
        .O(\p_scaled_power_V_3_reg_1392_reg[0] ));
  LUT5 #(
    .INIT(32'hFD000000)) 
    \p_scaled_power_V_5_reg_1407[14]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(m_V_WREADY),
        .I2(ap_reg_ioackin_m_V_WREADY_reg_1),
        .I3(\ap_CS_fsm_reg[5]_0 [3]),
        .I4(tmp_41_reg_1402),
        .O(\p_scaled_power_V_5_reg_1407_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_scaled_power_V_reg_1346[14]_i_1 
       (.I0(\p_Val2_6_5_reg_1100_reg[27] ),
        .I1(tmp_7_reg_1315),
        .O(\p_scaled_power_V_reg_1346_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[17]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(\waddr_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \r_V_tr_1_tr_reg_1022[26]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [4]),
        .I1(ap_reg_ioackin_m_V_WREADY_reg_1),
        .I2(m_V_WREADY),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\r_V_tr_1_tr_reg_1022_reg[26] ));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1 
       (.I0(mem_reg_i_26_n_0),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[1]_i_1 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_i_26_n_0),
        .O(\raddr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[2]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_i_26_n_0),
        .O(\raddr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[3]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(mem_reg_i_26_n_0),
        .O(\raddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[4]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(mem_reg_i_26_n_0),
        .O(\raddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAA00000000)) 
    \raddr[5]_i_1 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(mem_reg_i_28_n_0),
        .I4(raddr[3]),
        .I5(mem_reg_i_26_n_0),
        .O(\raddr[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[6]_i_1 
       (.I0(raddr[6]),
        .I1(mem_reg_i_25_n_0),
        .I2(mem_reg_i_26_n_0),
        .O(\raddr[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA222A2A2)) 
    \raddr[7]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(data_valid),
        .I2(burst_valid),
        .I3(m_axi_m_V_WREADY),
        .I4(\bus_wide_gen.WVALID_Dummy_reg ),
        .O(pop));
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[7]_i_2 
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_25_n_0),
        .I3(mem_reg_i_26_n_0),
        .O(\raddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(raddr[0]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(raddr[1]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(raddr[2]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_0 ),
        .Q(raddr[3]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_0 ),
        .Q(raddr[4]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1_n_0 ),
        .Q(raddr[5]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1_n_0 ),
        .Q(raddr[6]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_0 ),
        .Q(raddr[7]),
        .R(\waddr_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \reg_243[13]_i_1 
       (.I0(\ap_CS_fsm[5]_i_2_n_0 ),
        .I1(ap_start),
        .I2(\ap_CS_fsm_reg[5]_0 [0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg[5]_0 [2]),
        .I5(\ap_CS_fsm_reg[5]_0 [1]),
        .O(E));
  LUT4 #(
    .INIT(16'h0002)) 
    show_ahead_i_1
       (.I0(push),
        .I1(show_ahead_i_2_n_0),
        .I2(usedw_reg__0[6]),
        .I3(usedw_reg__0[7]),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFE)) 
    show_ahead_i_2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(pop),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(show_ahead_i_3_n_0),
        .O(show_ahead_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    show_ahead_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(show_ahead_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(\waddr_reg[7]_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \tmp_12_reg_1168[25]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [0]),
        .I1(\p_Val2_6_5_reg_1100_reg[27]_0 ),
        .I2(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(\tmp_12_reg_1168_reg[0] ));
  LUT5 #(
    .INIT(32'hFD000000)) 
    \tmp_18_reg_1236[25]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(m_V_WREADY),
        .I2(ap_reg_ioackin_m_V_WREADY_reg_1),
        .I3(\ap_CS_fsm_reg[5]_0 [3]),
        .I4(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(\tmp_18_reg_1236_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_19_reg_1214[25]_i_1 
       (.I0(\tmp_41_reg_1402_reg[0] ),
        .I1(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(\tmp_19_reg_1214_reg[25] ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_24_reg_1285[25]_i_1 
       (.I0(\r_V_tr_1_tr_reg_1022_reg[26] ),
        .I1(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(\tmp_24_reg_1285_reg[0] ));
  LUT5 #(
    .INIT(32'h0000FD00)) 
    \tmp_25_reg_1246[25]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(m_V_WREADY),
        .I2(ap_reg_ioackin_m_V_WREADY_reg_1),
        .I3(\ap_CS_fsm_reg[5]_0 [3]),
        .I4(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .O(\tmp_25_reg_1246_reg[25] ));
  LUT5 #(
    .INIT(32'hFD000000)) 
    \tmp_2_reg_1204[25]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(m_V_WREADY),
        .I2(ap_reg_ioackin_m_V_WREADY_reg_1),
        .I3(ap_reg_pp0_iter2_tmp_reg_1079),
        .I4(\ap_CS_fsm_reg[5]_0 [2]),
        .O(\tmp_2_reg_1204_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_31_reg_1199[25]_i_1 
       (.I0(\r_V_tr_2_tr_reg_1110_reg[0] ),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(\tmp_31_reg_1199_reg[0] ));
  LUT3 #(
    .INIT(8'h02)) 
    \tmp_32_reg_1178[25]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [0]),
        .I1(\p_Val2_6_5_reg_1100_reg[27]_0 ),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .O(\tmp_32_reg_1178_reg[25] ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \tmp_36_reg_1137[0]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [1]),
        .I1(ap_reg_ioackin_m_V_WREADY_reg_1),
        .I2(m_V_WREADY),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\r_V_tr_2_tr_reg_1110_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_38_reg_1305[25]_i_1 
       (.I0(\r_V_tr_1_tr_reg_1022_reg[26] ),
        .I1(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(\tmp_38_reg_1305_reg[25] ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \tmp_41_reg_1402[0]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [2]),
        .I1(ap_reg_ioackin_m_V_WREADY_reg_1),
        .I2(m_V_WREADY),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\tmp_41_reg_1402_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_1188[25]_i_1 
       (.I0(\r_V_tr_2_tr_reg_1110_reg[0] ),
        .I1(ap_reg_pp0_iter2_tmp_reg_1079),
        .O(\tmp_4_reg_1188_reg[25] ));
  LUT5 #(
    .INIT(32'h20222000)) 
    \tmp_5_reg_995[13]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [3]),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(ap_start),
        .I3(\ap_CS_fsm_reg[5]_0 [0]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(\tmp_5_reg_995_reg[0] ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \tmp_9_reg_1017[13]_i_1 
       (.I0(\ap_CS_fsm[5]_i_2_n_0 ),
        .I1(ap_start),
        .I2(\ap_CS_fsm_reg[5]_0 [0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg[5]_0 [4]),
        .O(\tmp_9_reg_1017_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h66A6A6A666A666A6)) 
    \usedw[7]_i_1 
       (.I0(push),
        .I1(empty_n_reg_n_0),
        .I2(data_valid),
        .I3(burst_valid),
        .I4(m_axi_m_V_WREADY),
        .I5(\bus_wide_gen.WVALID_Dummy_reg ),
        .O(\usedw[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [0]),
        .Q(Q[1]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [1]),
        .Q(Q[2]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [2]),
        .Q(Q[3]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [3]),
        .Q(Q[4]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [4]),
        .Q(Q[5]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [5]),
        .Q(usedw_reg__0[6]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [6]),
        .Q(usedw_reg__0[7]),
        .R(\waddr_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(waddr[4]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(waddr[5]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(waddr[6]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_0 ),
        .Q(waddr[7]),
        .R(\waddr_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer__parameterized0
   (m_axi_m_V_RREADY,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    DI,
    Q,
    \bus_wide_gen.rdata_valid_t_reg ,
    S,
    \usedw_reg[7]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    m_axi_m_V_RVALID,
    \bus_wide_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    D);
  output m_axi_m_V_RREADY;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output [3:0]DI;
  output [2:0]Q;
  output \bus_wide_gen.rdata_valid_t_reg ;
  output [3:0]S;
  output [2:0]\usedw_reg[7]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input m_axi_m_V_RVALID;
  input \bus_wide_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input [6:0]D;

  wire [6:0]D;
  wire [3:0]DI;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire dout_valid_i_1__0_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__1_n_0;
  wire full_n_i_3__2_n_0;
  wire m_axi_m_V_RREADY;
  wire m_axi_m_V_RVALID;
  wire pop;
  wire rdata_ack_t;
  wire \usedw[0]_i_1__0_n_0 ;
  wire \usedw[7]_i_1__0_n_0 ;
  wire [2:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hE2F2)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00C08808)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(beat_valid),
        .I1(ap_rst_n),
        .I2(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hCEEECECE)) 
    dout_valid_i_1__0
       (.I0(beat_valid),
        .I1(empty_n_reg_n_0),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(rdata_ack_t),
        .I4(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF7F7F7F0F707070)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_0),
        .I1(empty_n_i_3__1_n_0),
        .I2(pop),
        .I3(m_axi_m_V_RVALID),
        .I4(m_axi_m_V_RREADY),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_2__1
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(empty_n_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    empty_n_i_3__1
       (.I0(DI[3]),
        .I1(DI[2]),
        .I2(Q[0]),
        .I3(DI[1]),
        .O(empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF7FFFFFFF0FFF0F)) 
    full_n_i_1__0
       (.I0(full_n_i_2__1_n_0),
        .I1(full_n_i_3__2_n_0),
        .I2(ap_rst_n),
        .I3(pop),
        .I4(m_axi_m_V_RVALID),
        .I5(m_axi_m_V_RREADY),
        .O(full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    full_n_i_2__1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(usedw_reg__0[6]),
        .I3(usedw_reg__0[7]),
        .O(full_n_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    full_n_i_3__2
       (.I0(DI[1]),
        .I1(Q[0]),
        .I2(DI[3]),
        .I3(DI[2]),
        .O(full_n_i_3__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hAA2A2222)) 
    full_n_i_4__0
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(m_axi_m_V_RREADY),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[2]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\usedw_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(DI[1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(DI[3]),
        .I1(Q[1]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(DI[1]),
        .I1(DI[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h08F7)) 
    p_0_out_carry_i_5__0
       (.I0(m_axi_m_V_RREADY),
        .I1(m_axi_m_V_RVALID),
        .I2(pop),
        .I3(DI[1]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \usedw[7]_i_1__0 
       (.I0(m_axi_m_V_RVALID),
        .I1(m_axi_m_V_RREADY),
        .I2(pop),
        .O(\usedw[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[0]),
        .Q(DI[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[1]),
        .Q(DI[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[2]),
        .Q(DI[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[3]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[4]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[5]),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[6]),
        .Q(usedw_reg__0[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo
   (burst_valid,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    \could_multi_bursts.next_loop ,
    p_51_in,
    next_wreq,
    \could_multi_bursts.last_loop__10 ,
    E,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[16]_0 ,
    p_47_in,
    \bus_wide_gen.data_buf_reg[0] ,
    \could_multi_bursts.awaddr_buf_reg[2] ,
    wreq_handling_reg,
    \could_multi_bursts.sect_handling_reg ,
    invalid_len_event_reg2_reg,
    \bus_wide_gen.WVALID_Dummy_reg ,
    \bus_wide_gen.first_pad_reg ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \could_multi_bursts.last_sect_buf_reg ,
    in,
    \bus_wide_gen.len_cnt_reg[0] ,
    \bus_wide_gen.WLAST_Dummy_reg ,
    \q_reg[33] ,
    \sect_cnt_reg[0] ,
    \could_multi_bursts.loop_cnt_reg[0] ,
    \align_len_reg[31] ,
    sel,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[0] ,
    \sect_len_buf_reg[1] ,
    \bus_wide_gen.strb_buf_reg[1] ,
    \bus_wide_gen.strb_buf_reg[0] ,
    \bus_wide_gen.strb_buf_reg[3] ,
    \bus_wide_gen.strb_buf_reg[2] ,
    \sect_end_buf_reg[1] ,
    SR,
    ap_clk,
    AWVALID_Dummy,
    AWREADY_Dummy,
    ap_rst_n,
    invalid_len_event_reg2,
    wreq_handling_reg_0,
    \could_multi_bursts.sect_handling_reg_0 ,
    CO,
    empty_n_reg_0,
    data_valid,
    \bus_wide_gen.WVALID_Dummy_reg_0 ,
    m_axi_m_V_WREADY,
    \bus_wide_gen.first_pad_reg_0 ,
    \bus_wide_gen.pad_oh_reg_reg[1]_0 ,
    Q,
    \sect_end_buf_reg[1]_0 ,
    \throttl_cnt_reg[6] ,
    \throttl_cnt_reg[1] ,
    m_axi_m_V_AWREADY,
    fifo_resp_ready,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \sect_len_buf_reg[3]_0 ,
    fifo_wreq_valid_buf_reg,
    invalid_len_event_reg1,
    \sect_cnt_reg[18] ,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \sect_len_buf_reg[0]_0 ,
    \sect_len_buf_reg[1]_0 ,
    O,
    m_axi_m_V_WLAST,
    fifo_wreq_valid,
    p_0_in0_in,
    \end_addr_buf_reg[2] ,
    \end_addr_buf_reg[3] ,
    m_axi_m_V_WSTRB,
    \dout_buf_reg[17] ,
    \end_addr_buf_reg[1] );
  output burst_valid;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output \could_multi_bursts.next_loop ;
  output p_51_in;
  output next_wreq;
  output \could_multi_bursts.last_loop__10 ;
  output [0:0]E;
  output [0:0]\bus_wide_gen.data_buf_reg[16] ;
  output [0:0]\bus_wide_gen.data_buf_reg[16]_0 ;
  output p_47_in;
  output [0:0]\bus_wide_gen.data_buf_reg[0] ;
  output \could_multi_bursts.awaddr_buf_reg[2] ;
  output wreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg ;
  output invalid_len_event_reg2_reg;
  output \bus_wide_gen.WVALID_Dummy_reg ;
  output \bus_wide_gen.first_pad_reg ;
  output \bus_wide_gen.pad_oh_reg_reg[1] ;
  output \could_multi_bursts.last_sect_buf_reg ;
  output [2:0]in;
  output [0:0]\bus_wide_gen.len_cnt_reg[0] ;
  output \bus_wide_gen.WLAST_Dummy_reg ;
  output [0:0]\q_reg[33] ;
  output [0:0]\sect_cnt_reg[0] ;
  output [0:0]\could_multi_bursts.loop_cnt_reg[0] ;
  output [0:0]\align_len_reg[31] ;
  output sel;
  output \sect_len_buf_reg[3] ;
  output \sect_len_buf_reg[0] ;
  output \sect_len_buf_reg[1] ;
  output \bus_wide_gen.strb_buf_reg[1] ;
  output \bus_wide_gen.strb_buf_reg[0] ;
  output \bus_wide_gen.strb_buf_reg[3] ;
  output \bus_wide_gen.strb_buf_reg[2] ;
  output \sect_end_buf_reg[1] ;
  input [0:0]SR;
  input ap_clk;
  input AWVALID_Dummy;
  input AWREADY_Dummy;
  input ap_rst_n;
  input invalid_len_event_reg2;
  input wreq_handling_reg_0;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input [0:0]CO;
  input empty_n_reg_0;
  input data_valid;
  input \bus_wide_gen.WVALID_Dummy_reg_0 ;
  input m_axi_m_V_WREADY;
  input \bus_wide_gen.first_pad_reg_0 ;
  input \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  input [7:0]Q;
  input \sect_end_buf_reg[1]_0 ;
  input \throttl_cnt_reg[6] ;
  input \throttl_cnt_reg[1] ;
  input m_axi_m_V_AWREADY;
  input fifo_resp_ready;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input \sect_len_buf_reg[3]_0 ;
  input fifo_wreq_valid_buf_reg;
  input invalid_len_event_reg1;
  input [0:0]\sect_cnt_reg[18] ;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input \sect_len_buf_reg[0]_0 ;
  input \sect_len_buf_reg[1]_0 ;
  input [0:0]O;
  input m_axi_m_V_WLAST;
  input fifo_wreq_valid;
  input [0:0]p_0_in0_in;
  input \end_addr_buf_reg[2] ;
  input \end_addr_buf_reg[3] ;
  input [3:0]m_axi_m_V_WSTRB;
  input [1:0]\dout_buf_reg[17] ;
  input \end_addr_buf_reg[1] ;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]O;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]\align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_wide_gen.WLAST_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg_0 ;
  wire [9:8]\bus_wide_gen.burst_pack ;
  wire \bus_wide_gen.data_buf[15]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[15]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[15]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_4_n_0 ;
  wire [0:0]\bus_wide_gen.data_buf_reg[0] ;
  wire [0:0]\bus_wide_gen.data_buf_reg[16] ;
  wire [0:0]\bus_wide_gen.data_buf_reg[16]_0 ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.first_pad_reg_0 ;
  wire \bus_wide_gen.last_pad__0 ;
  wire \bus_wide_gen.len_cnt[7]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_5_n_0 ;
  wire [0:0]\bus_wide_gen.len_cnt_reg[0] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  wire \bus_wide_gen.strb_buf_reg[0] ;
  wire \bus_wide_gen.strb_buf_reg[1] ;
  wire \bus_wide_gen.strb_buf_reg[2] ;
  wire \bus_wide_gen.strb_buf_reg[3] ;
  wire [8:8]\bus_wide_gen.tmp_burst_info ;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.awaddr_buf[31]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[2] ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_0 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[0] ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_valid;
  wire data_vld_i_1_n_0;
  wire data_vld_reg_n_0;
  wire [1:0]\dout_buf_reg[17] ;
  wire empty_n_i_1__2_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_0;
  wire \end_addr_buf_reg[1] ;
  wire \end_addr_buf_reg[2] ;
  wire \end_addr_buf_reg[3] ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__4_n_0;
  wire full_n_i_3__0_n_0;
  wire [2:0]in;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_m_V_AWREADY;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire [3:0]m_axi_m_V_WSTRB;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_i_1_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire next_wreq;
  wire [0:0]p_0_in0_in;
  wire p_10_in;
  wire p_47_in;
  wire p_51_in;
  wire p_52_in;
  wire p_54_in;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [3:0]q;
  wire [0:0]\q_reg[33] ;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [0:0]\sect_cnt_reg[18] ;
  wire \sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire \sect_len_buf_reg[0] ;
  wire \sect_len_buf_reg[0]_0 ;
  wire \sect_len_buf_reg[1] ;
  wire \sect_len_buf_reg[1]_0 ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire sel;
  wire \throttl_cnt_reg[1] ;
  wire \throttl_cnt_reg[6] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;

  LUT6 #(
    .INIT(64'hD5FF555500000000)) 
    \align_len[31]_i_2 
       (.I0(wreq_handling_reg_0),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\could_multi_bursts.last_loop__10 ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(CO),
        .I5(fifo_wreq_valid),
        .O(\align_len_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h88F88888)) 
    \bus_wide_gen.WLAST_Dummy_i_1 
       (.I0(p_51_in),
        .I1(p_52_in),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I3(m_axi_m_V_WREADY),
        .I4(m_axi_m_V_WLAST),
        .O(\bus_wide_gen.WLAST_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \bus_wide_gen.WVALID_Dummy_i_1 
       (.I0(p_51_in),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(m_axi_m_V_WREADY),
        .O(\bus_wide_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_m_V_WREADY),
        .I2(\bus_wide_gen.burst_pack [9]),
        .I3(p_54_in),
        .O(\bus_wide_gen.data_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_m_V_WREADY),
        .I2(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(burst_valid),
        .I1(\bus_wide_gen.data_buf[15]_i_5_n_0 ),
        .I2(Q[0]),
        .I3(Q[7]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(p_54_in));
  LUT6 #(
    .INIT(64'h8888880888888888)) 
    \bus_wide_gen.data_buf[15]_i_4 
       (.I0(data_valid),
        .I1(\bus_wide_gen.first_pad_reg_0 ),
        .I2(burst_valid),
        .I3(\bus_wide_gen.data_buf[15]_i_5_n_0 ),
        .I4(\bus_wide_gen.data_buf[15]_i_6_n_0 ),
        .I5(\bus_wide_gen.burst_pack [9]),
        .O(\bus_wide_gen.data_buf[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bus_wide_gen.data_buf[15]_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\bus_wide_gen.data_buf[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bus_wide_gen.data_buf[15]_i_6 
       (.I0(Q[0]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .O(\bus_wide_gen.data_buf[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0D00)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_m_V_WREADY),
        .I2(\bus_wide_gen.burst_pack [8]),
        .I3(p_52_in),
        .O(\bus_wide_gen.data_buf_reg[16]_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_m_V_WREADY),
        .I2(\bus_wide_gen.data_buf[31]_i_4_n_0 ),
        .O(\bus_wide_gen.data_buf_reg[16] ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(burst_valid),
        .I1(empty_n_i_2__0_n_0),
        .I2(empty_n_i_3__0_n_0),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(p_52_in));
  LUT5 #(
    .INIT(32'hA8080808)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(data_valid),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I2(\bus_wide_gen.first_pad_reg_0 ),
        .I3(p_54_in),
        .I4(\bus_wide_gen.burst_pack [9]),
        .O(\bus_wide_gen.data_buf[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF75FF8A000000)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(burst_valid),
        .I1(m_axi_m_V_WREADY),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I3(data_valid),
        .I4(\bus_wide_gen.last_pad__0 ),
        .I5(\bus_wide_gen.first_pad_reg_0 ),
        .O(\bus_wide_gen.first_pad_reg ));
  LUT5 #(
    .INIT(32'hEF404040)) 
    \bus_wide_gen.first_pad_i_2 
       (.I0(\bus_wide_gen.burst_pack [8]),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .I2(p_52_in),
        .I3(data_valid),
        .I4(\bus_wide_gen.len_cnt[7]_i_5_n_0 ),
        .O(\bus_wide_gen.last_pad__0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(p_51_in),
        .I1(p_52_in),
        .I2(ap_rst_n),
        .O(\bus_wide_gen.len_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'h80808080AA800080)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(\bus_wide_gen.len_cnt[7]_i_4_n_0 ),
        .I1(\bus_wide_gen.len_cnt[7]_i_5_n_0 ),
        .I2(data_valid),
        .I3(p_52_in),
        .I4(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .I5(\bus_wide_gen.burst_pack [8]),
        .O(p_51_in));
  LUT3 #(
    .INIT(8'hD0)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_m_V_WREADY),
        .I2(burst_valid),
        .O(\bus_wide_gen.len_cnt[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \bus_wide_gen.len_cnt[7]_i_5 
       (.I0(\bus_wide_gen.burst_pack [9]),
        .I1(\bus_wide_gen.data_buf[15]_i_6_n_0 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_0 ),
        .I3(burst_valid),
        .I4(\bus_wide_gen.first_pad_reg_0 ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .O(\bus_wide_gen.len_cnt[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFBBFFFF80880000)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .I1(burst_valid),
        .I2(m_axi_m_V_WREADY),
        .I3(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I4(data_valid),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .O(\bus_wide_gen.pad_oh_reg_reg[1] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[0]_i_1 
       (.I0(m_axi_m_V_WSTRB[0]),
        .I1(E),
        .I2(\dout_buf_reg[17] [0]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .O(\bus_wide_gen.strb_buf_reg[0] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[1]_i_1 
       (.I0(m_axi_m_V_WSTRB[1]),
        .I1(E),
        .I2(\dout_buf_reg[17] [1]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .O(\bus_wide_gen.strb_buf_reg[1] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[2]_i_1 
       (.I0(m_axi_m_V_WSTRB[2]),
        .I1(\bus_wide_gen.data_buf_reg[16] ),
        .I2(\dout_buf_reg[17] [0]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.data_buf_reg[16]_0 ),
        .O(\bus_wide_gen.strb_buf_reg[2] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[3]_i_1 
       (.I0(m_axi_m_V_WSTRB[3]),
        .I1(\bus_wide_gen.data_buf_reg[16] ),
        .I2(\dout_buf_reg[17] [1]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.data_buf_reg[16]_0 ),
        .O(\bus_wide_gen.strb_buf_reg[3] ));
  LUT5 #(
    .INIT(32'h0020F020)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .I2(ap_rst_n),
        .I3(\could_multi_bursts.next_loop ),
        .I4(invalid_len_event_reg2),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'h0400555500000000)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I1(\throttl_cnt_reg[6] ),
        .I2(\throttl_cnt_reg[1] ),
        .I3(m_axi_m_V_AWREADY),
        .I4(AWVALID_Dummy),
        .I5(fifo_resp_ready),
        .O(\could_multi_bursts.next_loop ));
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(fifo_burst_ready),
        .O(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_7 
       (.I0(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .O(\could_multi_bursts.awaddr_buf_reg[2] ));
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[0]_0 ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(in[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[1]_0 ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(in[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[3]_0 ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(in[2]));
  LUT5 #(
    .INIT(32'h80010000)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I2(\sect_len_buf_reg[3]_0 ),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I4(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ),
        .O(\could_multi_bursts.last_loop__10 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(CO),
        .I1(p_47_in),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h80AAFFFF)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\could_multi_bursts.last_loop__10 ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt_reg[0] ));
  LUT4 #(
    .INIT(16'hF2FA)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .I2(wreq_handling_reg_0),
        .I3(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAEFAA)) 
    data_vld_i_1
       (.I0(push),
        .I1(\pout_reg_n_0_[0] ),
        .I2(empty_n_i_1__2_n_0),
        .I3(data_vld_reg_n_0),
        .I4(\pout_reg_n_0_[1] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(data_vld_i_1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h555555D555555555)) 
    empty_n_i_1__2
       (.I0(burst_valid),
        .I1(empty_n_i_2__0_n_0),
        .I2(empty_n_i_3__0_n_0),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(p_51_in),
        .O(empty_n_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_n_i_2__0
       (.I0(Q[0]),
        .I1(q[0]),
        .I2(q[2]),
        .I3(Q[2]),
        .I4(q[1]),
        .I5(Q[1]),
        .O(empty_n_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h0009)) 
    empty_n_i_3__0
       (.I0(Q[3]),
        .I1(q[3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(empty_n_i_3__0_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hF777555500000000)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_0),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\could_multi_bursts.last_loop__10 ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(CO),
        .I5(empty_n_reg_0),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB00FFFF)) 
    full_n_i_1__1
       (.I0(full_n_i_2__4_n_0),
        .I1(push),
        .I2(full_n_i_3__0_n_0),
        .I3(fifo_burst_ready),
        .I4(ap_rst_n),
        .I5(p_10_in),
        .O(full_n_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    full_n_i_2__4
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_3__0
       (.I0(\pout_reg_n_0_[0] ),
        .I1(data_vld_reg_n_0),
        .O(full_n_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hA222)) 
    full_n_i_4
       (.I0(data_vld_reg_n_0),
        .I1(burst_valid),
        .I2(p_51_in),
        .I3(p_52_in),
        .O(p_10_in));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBAF0B0F0)) 
    invalid_len_event_reg2_i_1
       (.I0(invalid_len_event_reg1),
        .I1(\sect_cnt_reg[18] ),
        .I2(invalid_len_event_reg2),
        .I3(p_47_in),
        .I4(CO),
        .O(invalid_len_event_reg2_reg));
  LUT6 #(
    .INIT(64'h0400555500000000)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I1(\throttl_cnt_reg[6] ),
        .I2(\throttl_cnt_reg[1] ),
        .I3(m_axi_m_V_AWREADY),
        .I4(AWVALID_Dummy),
        .I5(fifo_resp_ready),
        .O(sel));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(fifo_burst_ready),
        .I1(invalid_len_event_reg2),
        .I2(\could_multi_bursts.next_loop ),
        .O(push));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info ),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\sect_end_buf_reg[1]_0 ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(\bus_wide_gen.tmp_burst_info ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][9]_srl5_i_1_n_0 ),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(O),
        .I1(\could_multi_bursts.awaddr_buf_reg[2] ),
        .O(\mem_reg[4][9]_srl5_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF55FF5400AA00)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(data_vld_reg_n_0),
        .I4(empty_n_i_1__2_n_0),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBFF4400FF770080)) 
    \pout[1]_i_1 
       (.I0(empty_n_i_1__2_n_0),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(push),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB4F0F0F0F0F0F070)) 
    \pout[2]_i_1 
       (.I0(empty_n_i_1__2_n_0),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(push),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hD5FF5555FFFFFFFF)) 
    \q[34]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\could_multi_bursts.last_loop__10 ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(CO),
        .I5(fifo_wreq_valid),
        .O(\q_reg[33] ));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(q[3]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\bus_wide_gen.burst_pack [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\bus_wide_gen.burst_pack [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \sect_addr_buf[31]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\could_multi_bursts.last_loop__10 ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .O(p_47_in));
  LUT6 #(
    .INIT(64'hD5FFD5FFD5FF80AA)) 
    \sect_cnt[19]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\could_multi_bursts.last_loop__10 ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_wreq_valid),
        .I5(fifo_wreq_valid_buf_reg),
        .O(\sect_cnt_reg[0] ));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[1]_i_1 
       (.I0(\end_addr_buf_reg[1] ),
        .I1(CO),
        .I2(p_47_in),
        .I3(\sect_end_buf_reg[1]_0 ),
        .O(\sect_end_buf_reg[1] ));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_len_buf[0]_i_1 
       (.I0(\end_addr_buf_reg[2] ),
        .I1(CO),
        .I2(p_47_in),
        .I3(\sect_len_buf_reg[0]_0 ),
        .O(\sect_len_buf_reg[0] ));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_len_buf[1]_i_1 
       (.I0(\end_addr_buf_reg[3] ),
        .I1(CO),
        .I2(p_47_in),
        .I3(\sect_len_buf_reg[1]_0 ),
        .O(\sect_len_buf_reg[1] ));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_len_buf[3]_i_1 
       (.I0(p_0_in0_in),
        .I1(CO),
        .I2(p_47_in),
        .I3(\sect_len_buf_reg[3]_0 ),
        .O(\sect_len_buf_reg[3] ));
  LUT4 #(
    .INIT(16'hCEEE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_0),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(p_47_in),
        .I3(CO),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized0
   (rs2f_wreq_ack,
    fifo_wreq_valid,
    S,
    \align_len_reg[31] ,
    \sect_cnt_reg[19] ,
    \sect_cnt_reg[19]_0 ,
    fifo_wreq_valid_buf_reg,
    SR,
    D,
    invalid_len_event_reg,
    ap_clk,
    ap_rst_n_0,
    ap_rst_n,
    Q,
    \sect_cnt_reg[19]_1 ,
    p_0_in0_in,
    fifo_wreq_valid_buf_reg_0,
    wreq_handling_reg,
    p_47_in,
    CO,
    next_wreq,
    E,
    sect_cnt0,
    wreq_handling_reg_0);
  output rs2f_wreq_ack;
  output fifo_wreq_valid;
  output [1:0]S;
  output [1:0]\align_len_reg[31] ;
  output [3:0]\sect_cnt_reg[19] ;
  output [2:0]\sect_cnt_reg[19]_0 ;
  output fifo_wreq_valid_buf_reg;
  output [0:0]SR;
  output [19:0]D;
  output invalid_len_event_reg;
  input ap_clk;
  input ap_rst_n_0;
  input ap_rst_n;
  input [0:0]Q;
  input [19:0]\sect_cnt_reg[19]_1 ;
  input [0:0]p_0_in0_in;
  input fifo_wreq_valid_buf_reg_0;
  input wreq_handling_reg;
  input p_47_in;
  input [0:0]CO;
  input next_wreq;
  input [0:0]E;
  input [18:0]sect_cnt0;
  input [0:0]wreq_handling_reg_0;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [1:0]\align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire data_vld_i_1__0_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__1_n_0;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire fifo_wreq_valid_buf_reg_0;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__2_n_0;
  wire invalid_len_event_reg;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire next_wreq;
  wire [0:0]p_0_in0_in;
  wire p_10_in;
  wire p_47_in;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire rs2f_wreq_ack;
  wire [18:0]sect_cnt0;
  wire [3:0]\sect_cnt_reg[19] ;
  wire [2:0]\sect_cnt_reg[19]_0 ;
  wire [19:0]\sect_cnt_reg[19]_1 ;
  wire wreq_handling_reg;
  wire [0:0]wreq_handling_reg_0;

  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \align_len[31]_i_1 
       (.I0(fifo_wreq_valid),
        .I1(\align_len_reg[31] [0]),
        .I2(\align_len_reg[31] [1]),
        .I3(E),
        .I4(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    data_vld_i_1__0
       (.I0(push),
        .I1(\pout_reg_n_0_[0] ),
        .I2(p_10_in),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[2] ),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__0_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    empty_n_i_1__1
       (.I0(data_vld_reg_n_0),
        .I1(CO),
        .I2(p_47_in),
        .I3(wreq_handling_reg),
        .I4(fifo_wreq_valid),
        .O(empty_n_i_1__1_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(fifo_wreq_valid),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hE)) 
    fifo_wreq_valid_buf_i_2
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg_0),
        .O(fifo_wreq_valid_buf_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    full_n_i_1__2
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[2] ),
        .I2(full_n_i_2__2_n_0),
        .I3(rs2f_wreq_ack),
        .I4(ap_rst_n),
        .I5(p_10_in),
        .O(full_n_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    full_n_i_2__2
       (.I0(\pout_reg_n_0_[0] ),
        .I1(data_vld_reg_n_0),
        .I2(fifo_wreq_valid),
        .I3(next_wreq),
        .I4(rs2f_wreq_ack),
        .I5(Q),
        .O(full_n_i_2__2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\align_len_reg[31] [1]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(\align_len_reg[31] [0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h02)) 
    invalid_len_event_i_1
       (.I0(fifo_wreq_valid),
        .I1(\align_len_reg[31] [0]),
        .I2(\align_len_reg[31] [1]),
        .O(invalid_len_event_reg));
  LUT3 #(
    .INIT(8'h81)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg[19]_1 [18]),
        .I1(\sect_cnt_reg[19]_1 [19]),
        .I2(p_0_in0_in),
        .O(\sect_cnt_reg[19]_0 [2]));
  LUT4 #(
    .INIT(16'h8001)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg[19]_1 [15]),
        .I1(p_0_in0_in),
        .I2(\sect_cnt_reg[19]_1 [17]),
        .I3(\sect_cnt_reg[19]_1 [16]),
        .O(\sect_cnt_reg[19]_0 [1]));
  LUT4 #(
    .INIT(16'h8001)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg[19]_1 [12]),
        .I1(p_0_in0_in),
        .I2(\sect_cnt_reg[19]_1 [14]),
        .I3(\sect_cnt_reg[19]_1 [13]),
        .O(\sect_cnt_reg[19]_0 [0]));
  LUT4 #(
    .INIT(16'h8001)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg[19]_1 [9]),
        .I1(p_0_in0_in),
        .I2(\sect_cnt_reg[19]_1 [11]),
        .I3(\sect_cnt_reg[19]_1 [10]),
        .O(\sect_cnt_reg[19] [3]));
  LUT4 #(
    .INIT(16'h8001)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg[19]_1 [6]),
        .I1(p_0_in0_in),
        .I2(\sect_cnt_reg[19]_1 [8]),
        .I3(\sect_cnt_reg[19]_1 [7]),
        .O(\sect_cnt_reg[19] [2]));
  LUT4 #(
    .INIT(16'h8001)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg[19]_1 [3]),
        .I1(p_0_in0_in),
        .I2(\sect_cnt_reg[19]_1 [5]),
        .I3(\sect_cnt_reg[19]_1 [4]),
        .O(\sect_cnt_reg[19] [1]));
  LUT4 #(
    .INIT(16'h8001)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg[19]_1 [0]),
        .I1(p_0_in0_in),
        .I2(\sect_cnt_reg[19]_1 [2]),
        .I3(\sect_cnt_reg[19]_1 [1]),
        .O(\sect_cnt_reg[19] [0]));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][33]_srl5_i_1 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hAA55AAFF54AA5400)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(p_10_in),
        .I4(data_vld_reg_n_0),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDFF2200FF3300C0)) 
    \pout[1]_i_1 
       (.I0(data_vld_reg_n_0),
        .I1(p_10_in),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(push),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD2F0F0F0F0F0F030)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_n_0),
        .I1(p_10_in),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(push),
        .O(\pout[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hAA2A2A2A)) 
    \pout[2]_i_2__0 
       (.I0(data_vld_reg_n_0),
        .I1(fifo_wreq_valid),
        .I2(wreq_handling_reg),
        .I3(p_47_in),
        .I4(CO),
        .O(p_10_in));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(ap_rst_n_0));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_0),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(\align_len_reg[31] [0]),
        .R(ap_rst_n_0));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_0),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(\align_len_reg[31] [1]),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h000000001FFF1111)) 
    \sect_cnt[0]_i_1 
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg_0),
        .I2(CO),
        .I3(p_47_in),
        .I4(wreq_handling_reg),
        .I5(\sect_cnt_reg[19]_1 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h02AAAAAA02020202)) 
    \sect_cnt[10]_i_1 
       (.I0(sect_cnt0[9]),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_0),
        .I3(CO),
        .I4(p_47_in),
        .I5(wreq_handling_reg),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h02AAAAAA02020202)) 
    \sect_cnt[11]_i_1 
       (.I0(sect_cnt0[10]),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_0),
        .I3(CO),
        .I4(p_47_in),
        .I5(wreq_handling_reg),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h02AAAAAA02020202)) 
    \sect_cnt[12]_i_1 
       (.I0(sect_cnt0[11]),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_0),
        .I3(CO),
        .I4(p_47_in),
        .I5(wreq_handling_reg),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h02AAAAAA02020202)) 
    \sect_cnt[13]_i_1 
       (.I0(sect_cnt0[12]),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_0),
        .I3(CO),
        .I4(p_47_in),
        .I5(wreq_handling_reg),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h02AAAAAA02020202)) 
    \sect_cnt[14]_i_1 
       (.I0(sect_cnt0[13]),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_0),
        .I3(CO),
        .I4(p_47_in),
        .I5(wreq_handling_reg),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h02AAAAAA02020202)) 
    \sect_cnt[15]_i_1 
       (.I0(sect_cnt0[14]),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_0),
        .I3(CO),
        .I4(p_47_in),
        .I5(wreq_handling_reg),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h02AAAAAA02020202)) 
    \sect_cnt[16]_i_1 
       (.I0(sect_cnt0[15]),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_0),
        .I3(CO),
        .I4(p_47_in),
        .I5(wreq_handling_reg),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h02AAAAAA02020202)) 
    \sect_cnt[17]_i_1 
       (.I0(sect_cnt0[16]),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_0),
        .I3(CO),
        .I4(p_47_in),
        .I5(wreq_handling_reg),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h02AAAAAA02020202)) 
    \sect_cnt[18]_i_1 
       (.I0(sect_cnt0[17]),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_0),
        .I3(CO),
        .I4(p_47_in),
        .I5(wreq_handling_reg),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h02AAAAAA02020202)) 
    \sect_cnt[19]_i_2 
       (.I0(sect_cnt0[18]),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_0),
        .I3(CO),
        .I4(p_47_in),
        .I5(wreq_handling_reg),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h02AAAAAA02020202)) 
    \sect_cnt[1]_i_1 
       (.I0(sect_cnt0[0]),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_0),
        .I3(CO),
        .I4(p_47_in),
        .I5(wreq_handling_reg),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h02AAAAAA02020202)) 
    \sect_cnt[2]_i_1 
       (.I0(sect_cnt0[1]),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_0),
        .I3(CO),
        .I4(p_47_in),
        .I5(wreq_handling_reg),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h02AAAAAA02020202)) 
    \sect_cnt[3]_i_1 
       (.I0(sect_cnt0[2]),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_0),
        .I3(CO),
        .I4(p_47_in),
        .I5(wreq_handling_reg),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h02AAAAAA02020202)) 
    \sect_cnt[4]_i_1 
       (.I0(sect_cnt0[3]),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_0),
        .I3(CO),
        .I4(p_47_in),
        .I5(wreq_handling_reg),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h02AAAAAA02020202)) 
    \sect_cnt[5]_i_1 
       (.I0(sect_cnt0[4]),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_0),
        .I3(CO),
        .I4(p_47_in),
        .I5(wreq_handling_reg),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h02AAAAAA02020202)) 
    \sect_cnt[6]_i_1 
       (.I0(sect_cnt0[5]),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_0),
        .I3(CO),
        .I4(p_47_in),
        .I5(wreq_handling_reg),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h02AAAAAA02020202)) 
    \sect_cnt[7]_i_1 
       (.I0(sect_cnt0[6]),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_0),
        .I3(CO),
        .I4(p_47_in),
        .I5(wreq_handling_reg),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h02AAAAAA02020202)) 
    \sect_cnt[8]_i_1 
       (.I0(sect_cnt0[7]),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_0),
        .I3(CO),
        .I4(p_47_in),
        .I5(wreq_handling_reg),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h02AAAAAA02020202)) 
    \sect_cnt[9]_i_1 
       (.I0(sect_cnt0[8]),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_0),
        .I3(CO),
        .I4(p_47_in),
        .I5(wreq_handling_reg),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    push,
    next_resp0,
    ap_clk,
    SR,
    ap_rst_n,
    next_resp,
    \could_multi_bursts.next_loop ,
    full_n_reg_0,
    m_axi_m_V_BVALID,
    \could_multi_bursts.last_sect_buf_reg ,
    \could_multi_bursts.last_loop__10 ,
    sel,
    in);
  output fifo_resp_ready;
  output push;
  output next_resp0;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input next_resp;
  input \could_multi_bursts.next_loop ;
  input full_n_reg_0;
  input m_axi_m_V_BVALID;
  input \could_multi_bursts.last_sect_buf_reg ;
  input \could_multi_bursts.last_loop__10 ;
  input sel;
  input [0:0]in;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.next_loop ;
  wire data_vld_i_1__1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__0_n_0;
  wire fifo_resp_ready;
  wire full_n4_out;
  wire full_n_i_1__3_n_0;
  wire full_n_i_3__3_n_0;
  wire full_n_reg_0;
  wire [0:0]in;
  wire m_axi_m_V_BVALID;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire pout17_out;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire \pout[3]_i_3_n_0 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire \q[1]_i_1_n_0 ;
  wire sel;

  LUT6 #(
    .INIT(64'h8F888F88FF888F88)) 
    data_vld_i_1__1
       (.I0(\could_multi_bursts.next_loop ),
        .I1(fifo_resp_ready),
        .I2(\pout[3]_i_3_n_0 ),
        .I3(data_vld_reg_n_0),
        .I4(need_wrsp),
        .I5(next_resp),
        .O(data_vld_i_1__1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__0
       (.I0(data_vld_reg_n_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__0_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(need_wrsp),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF4FFF4F4F4FFF4F)) 
    full_n_i_1__3
       (.I0(full_n4_out),
        .I1(fifo_resp_ready),
        .I2(ap_rst_n),
        .I3(data_vld_reg_n_0),
        .I4(need_wrsp),
        .I5(next_resp),
        .O(full_n_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    full_n_i_2
       (.I0(pout_reg__0[2]),
        .I1(pout_reg__0[3]),
        .I2(pout_reg__0[1]),
        .I3(full_n_i_3__3_n_0),
        .I4(pout_reg__0[0]),
        .I5(data_vld_reg_n_0),
        .O(full_n4_out));
  LUT5 #(
    .INIT(32'h08008888)) 
    full_n_i_3__3
       (.I0(\could_multi_bursts.next_loop ),
        .I1(fifo_resp_ready),
        .I2(next_resp),
        .I3(need_wrsp),
        .I4(data_vld_reg_n_0),
        .O(full_n_i_3__3_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\could_multi_bursts.last_sect_buf_reg ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'h8F888888)) 
    next_resp_i_1
       (.I0(m_axi_m_V_BVALID),
        .I1(full_n_reg_0),
        .I2(next_resp),
        .I3(need_wrsp),
        .I4(aw2b_bdata[0]),
        .O(next_resp0));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F078F00F0F870F)) 
    \pout[1]_i_1 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(pout_reg__0[0]),
        .I3(need_wrsp),
        .I4(next_resp),
        .I5(pout_reg__0[1]),
        .O(\pout[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h78E1)) 
    \pout[2]_i_1 
       (.I0(pout_reg__0[0]),
        .I1(pout17_out),
        .I2(pout_reg__0[2]),
        .I3(pout_reg__0[1]),
        .O(\pout[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88800000)) 
    \pout[2]_i_2 
       (.I0(full_n_reg_0),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(aw2b_bdata[1]),
        .I4(next_resp),
        .O(push));
  LUT6 #(
    .INIT(64'h3000450045004500)) 
    \pout[3]_i_1 
       (.I0(\pout[3]_i_3_n_0 ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .I4(fifo_resp_ready),
        .I5(\could_multi_bursts.next_loop ),
        .O(\pout[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2 
       (.I0(pout17_out),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[1]),
        .I3(pout_reg__0[3]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[2]),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .O(\pout[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \pout[3]_i_4 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(data_vld_reg_n_0),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1_n_0 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(\q[1]_i_1_n_0 ));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(\q[1]_i_1_n_0 ),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(\q[1]_i_1_n_0 ),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized2
   (m_axi_m_V_BREADY,
    m_V_BVALID,
    ap_enable_reg_pp0_iter1_reg,
    \p_scaled_power_V_4_reg_1336_reg[0] ,
    \tmp_37_reg_1341_reg[0] ,
    \neg_ti3_reg_1325_reg[11] ,
    \p_scaled_power_V_1_reg_1320_reg[0] ,
    ap_ready,
    ap_reg_ioackin_m_V_WREADY_reg,
    \tmp_13_reg_1163_reg[25] ,
    push,
    WEA,
    D,
    ap_clk,
    ap_rst_n_0,
    ap_rst_n,
    ap_enable_reg_pp0_iter4,
    tmp_35_reg_1295,
    ap_reg_pp0_iter2_tmp_36_reg_1137,
    ap_reg_pp0_iter2_tmp_17_reg_1115,
    tmp_16_reg_1274,
    ap_enable_reg_pp0_iter0_reg,
    Q,
    ap_start,
    \ap_CS_fsm_reg[0] ,
    ap_enable_reg_pp0_iter3,
    \p_scaled_power_V_3_reg_1392_reg[14] ,
    ap_enable_reg_pp0_iter4_reg,
    \p_scaled_power_V_4_reg_1336_reg[14] ,
    push_0,
    ap_reg_pp0_iter1_tmp_11_reg_1027,
    m_V_WREADY,
    ap_reg_ioackin_m_V_WREADY_reg_0,
    \ap_CS_fsm_reg[2] ,
    \p_scaled_power_V_5_reg_1407_reg[14] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[2]_2 ,
    \ap_CS_fsm_reg[2]_3 ,
    \ap_CS_fsm_reg[2]_4 ,
    \ap_CS_fsm_reg[2]_5 ,
    \ap_CS_fsm_reg[2]_6 ,
    \ap_CS_fsm_reg[2]_7 ,
    \ap_CS_fsm_reg[2]_8 ,
    \ap_CS_fsm_reg[2]_9 ,
    \ap_CS_fsm_reg[2]_10 ,
    \ap_CS_fsm_reg[2]_11 ,
    \ap_CS_fsm_reg[2]_12 ,
    \ap_CS_fsm_reg[2]_13 );
  output m_axi_m_V_BREADY;
  output m_V_BVALID;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]\p_scaled_power_V_4_reg_1336_reg[0] ;
  output [0:0]\tmp_37_reg_1341_reg[0] ;
  output [0:0]\neg_ti3_reg_1325_reg[11] ;
  output [0:0]\p_scaled_power_V_1_reg_1320_reg[0] ;
  output ap_ready;
  output ap_reg_ioackin_m_V_WREADY_reg;
  output [0:0]\tmp_13_reg_1163_reg[25] ;
  output push;
  output [0:0]WEA;
  output [14:0]D;
  input ap_clk;
  input ap_rst_n_0;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter4;
  input tmp_35_reg_1295;
  input ap_reg_pp0_iter2_tmp_36_reg_1137;
  input ap_reg_pp0_iter2_tmp_17_reg_1115;
  input tmp_16_reg_1274;
  input ap_enable_reg_pp0_iter0_reg;
  input [5:0]Q;
  input ap_start;
  input \ap_CS_fsm_reg[0] ;
  input ap_enable_reg_pp0_iter3;
  input [14:0]\p_scaled_power_V_3_reg_1392_reg[14] ;
  input ap_enable_reg_pp0_iter4_reg;
  input [14:0]\p_scaled_power_V_4_reg_1336_reg[14] ;
  input push_0;
  input ap_reg_pp0_iter1_tmp_11_reg_1027;
  input m_V_WREADY;
  input ap_reg_ioackin_m_V_WREADY_reg_0;
  input \ap_CS_fsm_reg[2] ;
  input [14:0]\p_scaled_power_V_5_reg_1407_reg[14] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input \ap_CS_fsm_reg[2]_1 ;
  input \ap_CS_fsm_reg[2]_2 ;
  input \ap_CS_fsm_reg[2]_3 ;
  input \ap_CS_fsm_reg[2]_4 ;
  input \ap_CS_fsm_reg[2]_5 ;
  input \ap_CS_fsm_reg[2]_6 ;
  input \ap_CS_fsm_reg[2]_7 ;
  input \ap_CS_fsm_reg[2]_8 ;
  input \ap_CS_fsm_reg[2]_9 ;
  input \ap_CS_fsm_reg[2]_10 ;
  input \ap_CS_fsm_reg[2]_11 ;
  input \ap_CS_fsm_reg[2]_12 ;
  input \ap_CS_fsm_reg[2]_13 ;

  wire [14:0]D;
  wire [5:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_10 ;
  wire \ap_CS_fsm_reg[2]_11 ;
  wire \ap_CS_fsm_reg[2]_12 ;
  wire \ap_CS_fsm_reg[2]_13 ;
  wire \ap_CS_fsm_reg[2]_2 ;
  wire \ap_CS_fsm_reg[2]_3 ;
  wire \ap_CS_fsm_reg[2]_4 ;
  wire \ap_CS_fsm_reg[2]_5 ;
  wire \ap_CS_fsm_reg[2]_6 ;
  wire \ap_CS_fsm_reg[2]_7 ;
  wire \ap_CS_fsm_reg[2]_8 ;
  wire \ap_CS_fsm_reg[2]_9 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_ready;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg_0;
  wire ap_reg_pp0_iter1_tmp_11_reg_1027;
  wire ap_reg_pp0_iter2_tmp_17_reg_1115;
  wire ap_reg_pp0_iter2_tmp_36_reg_1137;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_start;
  wire data_vld_i_1__2_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1_n_0;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2__3_n_0;
  wire m_V_BVALID;
  wire m_V_WREADY;
  wire m_axi_m_V_BREADY;
  wire mem_reg_i_30_n_0;
  wire mem_reg_i_31_n_0;
  wire mem_reg_i_33_n_0;
  wire mem_reg_i_35_n_0;
  wire mem_reg_i_37_n_0;
  wire mem_reg_i_39_n_0;
  wire mem_reg_i_41_n_0;
  wire mem_reg_i_43_n_0;
  wire mem_reg_i_45_n_0;
  wire mem_reg_i_47_n_0;
  wire mem_reg_i_49_n_0;
  wire mem_reg_i_51_n_0;
  wire mem_reg_i_53_n_0;
  wire mem_reg_i_55_n_0;
  wire mem_reg_i_57_n_0;
  wire mem_reg_i_59_n_0;
  wire mem_reg_i_60_n_0;
  wire mem_reg_i_62_n_0;
  wire mem_reg_i_63_n_0;
  wire [0:0]\neg_ti3_reg_1325_reg[11] ;
  wire p_10_in;
  wire [0:0]\p_scaled_power_V_1_reg_1320_reg[0] ;
  wire [14:0]\p_scaled_power_V_3_reg_1392_reg[14] ;
  wire [0:0]\p_scaled_power_V_4_reg_1336_reg[0] ;
  wire [14:0]\p_scaled_power_V_4_reg_1336_reg[14] ;
  wire [14:0]\p_scaled_power_V_5_reg_1407_reg[14] ;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire push_0;
  wire [0:0]\tmp_13_reg_1163_reg[25] ;
  wire tmp_16_reg_1274;
  wire tmp_35_reg_1295;
  wire [0:0]\tmp_37_reg_1341_reg[0] ;

  LUT6 #(
    .INIT(64'hA2A2A2A2A2A200A2)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(Q[5]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(m_V_BVALID),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(m_V_WREADY),
        .I5(ap_reg_ioackin_m_V_WREADY_reg_0),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    ap_reg_ioackin_m_V_WREADY_i_2
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(mem_reg_i_63_n_0),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(ap_reg_ioackin_m_V_WREADY_reg));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    data_vld_i_1__2
       (.I0(push_0),
        .I1(\pout_reg_n_0_[0] ),
        .I2(p_10_in),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[2] ),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    empty_n_i_1
       (.I0(data_vld_reg_n_0),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(m_V_BVALID),
        .O(empty_n_i_1_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(m_V_BVALID),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    full_n_i_1__4
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[2] ),
        .I2(full_n_i_2__3_n_0),
        .I3(m_axi_m_V_BREADY),
        .I4(ap_rst_n),
        .I5(p_10_in),
        .O(full_n_i_1__4_n_0));
  LUT6 #(
    .INIT(64'hFF7F7F7FFFFFFFFF)) 
    full_n_i_2__3
       (.I0(\pout_reg_n_0_[0] ),
        .I1(data_vld_reg_n_0),
        .I2(m_V_BVALID),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(push_0),
        .O(full_n_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    full_n_i_3
       (.I0(data_vld_reg_n_0),
        .I1(m_V_BVALID),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .O(p_10_in));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(m_axi_m_V_BREADY),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA808)) 
    int_ap_ready_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .O(ap_ready));
  LUT6 #(
    .INIT(64'hFFF088F0FFF000F0)) 
    mem_reg_i_10
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[2]_12 ),
        .I3(mem_reg_i_30_n_0),
        .I4(mem_reg_i_33_n_0),
        .I5(\p_scaled_power_V_5_reg_1407_reg[14] [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFF088F0FFF000F0)) 
    mem_reg_i_11
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[2]_11 ),
        .I3(mem_reg_i_30_n_0),
        .I4(mem_reg_i_35_n_0),
        .I5(\p_scaled_power_V_5_reg_1407_reg[14] [12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFF088F0FFF000F0)) 
    mem_reg_i_12
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[2]_10 ),
        .I3(mem_reg_i_30_n_0),
        .I4(mem_reg_i_37_n_0),
        .I5(\p_scaled_power_V_5_reg_1407_reg[14] [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFF088F0FFF000F0)) 
    mem_reg_i_13
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[2]_9 ),
        .I3(mem_reg_i_30_n_0),
        .I4(mem_reg_i_39_n_0),
        .I5(\p_scaled_power_V_5_reg_1407_reg[14] [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFF088F0FFF000F0)) 
    mem_reg_i_14
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[2]_8 ),
        .I3(mem_reg_i_30_n_0),
        .I4(mem_reg_i_41_n_0),
        .I5(\p_scaled_power_V_5_reg_1407_reg[14] [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFF088F0FFF000F0)) 
    mem_reg_i_15
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[2]_7 ),
        .I3(mem_reg_i_30_n_0),
        .I4(mem_reg_i_43_n_0),
        .I5(\p_scaled_power_V_5_reg_1407_reg[14] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFF088F0FFF000F0)) 
    mem_reg_i_16
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[2]_6 ),
        .I3(mem_reg_i_30_n_0),
        .I4(mem_reg_i_45_n_0),
        .I5(\p_scaled_power_V_5_reg_1407_reg[14] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFF088F0FFF000F0)) 
    mem_reg_i_17
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[2]_5 ),
        .I3(mem_reg_i_30_n_0),
        .I4(mem_reg_i_47_n_0),
        .I5(\p_scaled_power_V_5_reg_1407_reg[14] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFF088F0FFF000F0)) 
    mem_reg_i_18
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[2]_4 ),
        .I3(mem_reg_i_30_n_0),
        .I4(mem_reg_i_49_n_0),
        .I5(\p_scaled_power_V_5_reg_1407_reg[14] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFF088F0FFF000F0)) 
    mem_reg_i_19
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[2]_3 ),
        .I3(mem_reg_i_30_n_0),
        .I4(mem_reg_i_51_n_0),
        .I5(\p_scaled_power_V_5_reg_1407_reg[14] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFF088F0FFF000F0)) 
    mem_reg_i_20
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[2]_2 ),
        .I3(mem_reg_i_30_n_0),
        .I4(mem_reg_i_53_n_0),
        .I5(\p_scaled_power_V_5_reg_1407_reg[14] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFF088F0FFF000F0)) 
    mem_reg_i_21
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[2]_1 ),
        .I3(mem_reg_i_30_n_0),
        .I4(mem_reg_i_55_n_0),
        .I5(\p_scaled_power_V_5_reg_1407_reg[14] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFF088F0FFF000F0)) 
    mem_reg_i_22
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[2]_0 ),
        .I3(mem_reg_i_30_n_0),
        .I4(mem_reg_i_57_n_0),
        .I5(\p_scaled_power_V_5_reg_1407_reg[14] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFF088F0FFF000F0)) 
    mem_reg_i_23
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[2] ),
        .I3(mem_reg_i_30_n_0),
        .I4(mem_reg_i_59_n_0),
        .I5(\p_scaled_power_V_5_reg_1407_reg[14] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h0000C8C0)) 
    mem_reg_i_24
       (.I0(Q[0]),
        .I1(mem_reg_i_60_n_0),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_reg_ioackin_m_V_WREADY_reg_0),
        .O(WEA));
  LUT6 #(
    .INIT(64'hF8F8F8F8F8D88888)) 
    mem_reg_i_30
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(m_V_BVALID),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(mem_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'h00FF000000800080)) 
    mem_reg_i_31
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[4]),
        .I2(\p_scaled_power_V_3_reg_1392_reg[14] [14]),
        .I3(ap_enable_reg_pp0_iter4_reg),
        .I4(\p_scaled_power_V_4_reg_1336_reg[14] [14]),
        .I5(mem_reg_i_62_n_0),
        .O(mem_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'h00FF000000800080)) 
    mem_reg_i_33
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[4]),
        .I2(\p_scaled_power_V_3_reg_1392_reg[14] [13]),
        .I3(ap_enable_reg_pp0_iter4_reg),
        .I4(\p_scaled_power_V_4_reg_1336_reg[14] [13]),
        .I5(mem_reg_i_62_n_0),
        .O(mem_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'h00FF000000800080)) 
    mem_reg_i_35
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[4]),
        .I2(\p_scaled_power_V_3_reg_1392_reg[14] [12]),
        .I3(ap_enable_reg_pp0_iter4_reg),
        .I4(\p_scaled_power_V_4_reg_1336_reg[14] [12]),
        .I5(mem_reg_i_62_n_0),
        .O(mem_reg_i_35_n_0));
  LUT6 #(
    .INIT(64'h00FF000000800080)) 
    mem_reg_i_37
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[4]),
        .I2(\p_scaled_power_V_3_reg_1392_reg[14] [11]),
        .I3(ap_enable_reg_pp0_iter4_reg),
        .I4(\p_scaled_power_V_4_reg_1336_reg[14] [11]),
        .I5(mem_reg_i_62_n_0),
        .O(mem_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'h00FF000000800080)) 
    mem_reg_i_39
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[4]),
        .I2(\p_scaled_power_V_3_reg_1392_reg[14] [10]),
        .I3(ap_enable_reg_pp0_iter4_reg),
        .I4(\p_scaled_power_V_4_reg_1336_reg[14] [10]),
        .I5(mem_reg_i_62_n_0),
        .O(mem_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'h00FF000000800080)) 
    mem_reg_i_41
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[4]),
        .I2(\p_scaled_power_V_3_reg_1392_reg[14] [9]),
        .I3(ap_enable_reg_pp0_iter4_reg),
        .I4(\p_scaled_power_V_4_reg_1336_reg[14] [9]),
        .I5(mem_reg_i_62_n_0),
        .O(mem_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'h00FF000000800080)) 
    mem_reg_i_43
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[4]),
        .I2(\p_scaled_power_V_3_reg_1392_reg[14] [8]),
        .I3(ap_enable_reg_pp0_iter4_reg),
        .I4(\p_scaled_power_V_4_reg_1336_reg[14] [8]),
        .I5(mem_reg_i_62_n_0),
        .O(mem_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'h00FF000000800080)) 
    mem_reg_i_45
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[4]),
        .I2(\p_scaled_power_V_3_reg_1392_reg[14] [7]),
        .I3(ap_enable_reg_pp0_iter4_reg),
        .I4(\p_scaled_power_V_4_reg_1336_reg[14] [7]),
        .I5(mem_reg_i_62_n_0),
        .O(mem_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'h00FF000000800080)) 
    mem_reg_i_47
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[4]),
        .I2(\p_scaled_power_V_3_reg_1392_reg[14] [6]),
        .I3(ap_enable_reg_pp0_iter4_reg),
        .I4(\p_scaled_power_V_4_reg_1336_reg[14] [6]),
        .I5(mem_reg_i_62_n_0),
        .O(mem_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'h00FF000000800080)) 
    mem_reg_i_49
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[4]),
        .I2(\p_scaled_power_V_3_reg_1392_reg[14] [5]),
        .I3(ap_enable_reg_pp0_iter4_reg),
        .I4(\p_scaled_power_V_4_reg_1336_reg[14] [5]),
        .I5(mem_reg_i_62_n_0),
        .O(mem_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'h00FF000000800080)) 
    mem_reg_i_51
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[4]),
        .I2(\p_scaled_power_V_3_reg_1392_reg[14] [4]),
        .I3(ap_enable_reg_pp0_iter4_reg),
        .I4(\p_scaled_power_V_4_reg_1336_reg[14] [4]),
        .I5(mem_reg_i_62_n_0),
        .O(mem_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'h00FF000000800080)) 
    mem_reg_i_53
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[4]),
        .I2(\p_scaled_power_V_3_reg_1392_reg[14] [3]),
        .I3(ap_enable_reg_pp0_iter4_reg),
        .I4(\p_scaled_power_V_4_reg_1336_reg[14] [3]),
        .I5(mem_reg_i_62_n_0),
        .O(mem_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'h00FF000000800080)) 
    mem_reg_i_55
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[4]),
        .I2(\p_scaled_power_V_3_reg_1392_reg[14] [2]),
        .I3(ap_enable_reg_pp0_iter4_reg),
        .I4(\p_scaled_power_V_4_reg_1336_reg[14] [2]),
        .I5(mem_reg_i_62_n_0),
        .O(mem_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'h00FF000000800080)) 
    mem_reg_i_57
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[4]),
        .I2(\p_scaled_power_V_3_reg_1392_reg[14] [1]),
        .I3(ap_enable_reg_pp0_iter4_reg),
        .I4(\p_scaled_power_V_4_reg_1336_reg[14] [1]),
        .I5(mem_reg_i_62_n_0),
        .O(mem_reg_i_57_n_0));
  LUT6 #(
    .INIT(64'h00FF000000800080)) 
    mem_reg_i_59
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[4]),
        .I2(\p_scaled_power_V_3_reg_1392_reg[14] [0]),
        .I3(ap_enable_reg_pp0_iter4_reg),
        .I4(\p_scaled_power_V_4_reg_1336_reg[14] [0]),
        .I5(mem_reg_i_62_n_0),
        .O(mem_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_60
       (.I0(Q[1]),
        .I1(mem_reg_i_63_n_0),
        .I2(Q[2]),
        .I3(\ap_CS_fsm_reg[0] ),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(mem_reg_i_60_n_0));
  LUT4 #(
    .INIT(16'hA200)) 
    mem_reg_i_62
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(m_V_BVALID),
        .I3(Q[5]),
        .O(mem_reg_i_62_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    mem_reg_i_63
       (.I0(Q[5]),
        .I1(m_V_BVALID),
        .I2(ap_enable_reg_pp0_iter4),
        .O(mem_reg_i_63_n_0));
  LUT6 #(
    .INIT(64'hFFF088F0FFF000F0)) 
    mem_reg_i_9
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[2]_13 ),
        .I3(mem_reg_i_30_n_0),
        .I4(mem_reg_i_31_n_0),
        .I5(\p_scaled_power_V_5_reg_1407_reg[14] [14]),
        .O(D[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \neg_ti3_reg_1325[26]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .O(\neg_ti3_reg_1325_reg[11] ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_scaled_power_V_1_reg_1320[14]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(tmp_16_reg_1274),
        .O(\p_scaled_power_V_1_reg_1320_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_scaled_power_V_4_reg_1336[14]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(tmp_35_reg_1295),
        .O(\p_scaled_power_V_4_reg_1336_reg[0] ));
  LUT6 #(
    .INIT(64'hDD22DD2233CC33C0)) 
    \pout[0]_i_1__0 
       (.I0(data_vld_reg_n_0),
        .I1(p_10_in),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(push_0),
        .O(\pout[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hDDFF2200FF3300C0)) 
    \pout[1]_i_1 
       (.I0(data_vld_reg_n_0),
        .I1(p_10_in),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(push_0),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD2F0F0F0F0F0F030)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_n_0),
        .I1(p_10_in),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(push_0),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(ap_rst_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_13_reg_1163[25]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .O(\tmp_13_reg_1163_reg[25] ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_37_reg_1341[25]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .O(\tmp_37_reg_1341_reg[0] ));
  LUT6 #(
    .INIT(64'h0000C8C000000000)) 
    \waddr[7]_i_1 
       (.I0(Q[0]),
        .I1(mem_reg_i_60_n_0),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I5(m_V_WREADY),
        .O(push));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_read
   (m_axi_m_V_RREADY,
    SR,
    ap_clk,
    ap_rst_n,
    m_axi_m_V_RVALID);
  output m_axi_m_V_RREADY;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input m_axi_m_V_RVALID;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire buff_rdata_n_1;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_5;
  wire buff_rdata_n_9;
  wire \bus_wide_gen.rdata_valid_t_reg_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire m_axi_m_V_RREADY;
  wire m_axi_m_V_RVALID;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire rdata_ack_t;
  wire [5:0]usedw_reg;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer__parameterized0 buff_rdata
       (.D({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({usedw_reg[3:1],buff_rdata_n_5}),
        .Q({usedw_reg[5:4],usedw_reg[0]}),
        .S({buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.rdata_valid_t_reg (buff_rdata_n_9),
        .\bus_wide_gen.rdata_valid_t_reg_0 (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (buff_rdata_n_1),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .m_axi_m_V_RREADY(m_axi_m_V_RREADY),
        .m_axi_m_V_RVALID(m_axi_m_V_RVALID),
        .rdata_ack_t(rdata_ack_t),
        .\usedw_reg[7]_0 ({buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16}));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_9),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_1),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_rdata_n_5}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice__parameterized0 rs_rdata
       (.SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .rdata_ack_t(rdata_ack_t));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice
   (m_V_AWREADY,
    Q,
    ap_reg_ioackin_m_V_AWREADY_reg,
    ap_rst_n_0,
    ap_clk,
    rs2f_wreq_ack,
    ap_reg_ioackin_m_V_AWREADY,
    ap_enable_reg_pp0_iter0_reg_reg,
    ap_rst_n,
    ap_reg_ioackin_m_V_AWREADY1,
    ap_enable_reg_pp0_iter4_reg,
    \ap_CS_fsm_reg[0] ,
    ap_enable_reg_pp0_iter3);
  output m_V_AWREADY;
  output [0:0]Q;
  output ap_reg_ioackin_m_V_AWREADY_reg;
  input ap_rst_n_0;
  input ap_clk;
  input rs2f_wreq_ack;
  input ap_reg_ioackin_m_V_AWREADY;
  input ap_enable_reg_pp0_iter0_reg_reg;
  input ap_rst_n;
  input ap_reg_ioackin_m_V_AWREADY1;
  input ap_enable_reg_pp0_iter4_reg;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input ap_enable_reg_pp0_iter3;

  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_reg_ioackin_m_V_AWREADY;
  wire ap_reg_ioackin_m_V_AWREADY1;
  wire ap_reg_ioackin_m_V_AWREADY_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire m_V_AWREADY;
  wire m_V_AWVALID;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1_n_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;

  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    ap_reg_ioackin_m_V_AWREADY_i_1
       (.I0(ap_reg_ioackin_m_V_AWREADY),
        .I1(ap_enable_reg_pp0_iter0_reg_reg),
        .I2(m_V_AWREADY),
        .I3(ap_rst_n),
        .I4(ap_reg_ioackin_m_V_AWREADY1),
        .I5(ap_enable_reg_pp0_iter4_reg),
        .O(ap_reg_ioackin_m_V_AWREADY_reg));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h8AFFEEAA)) 
    s_ready_t_i_1
       (.I0(m_V_AWREADY),
        .I1(rs2f_wreq_ack),
        .I2(m_V_AWVALID),
        .I3(Q),
        .I4(state),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(m_V_AWREADY),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFC44CCCC)) 
    \state[0]_i_1 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .I2(m_V_AWREADY),
        .I3(m_V_AWVALID),
        .I4(state),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1 
       (.I0(rs2f_wreq_ack),
        .I1(state),
        .I2(m_V_AWVALID),
        .I3(Q),
        .O(\state[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \state[1]_i_2 
       (.I0(ap_reg_ioackin_m_V_AWREADY),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(ap_enable_reg_pp0_iter3),
        .O(m_V_AWVALID));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(Q),
        .R(ap_rst_n_0));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    SR,
    ap_clk,
    \bus_wide_gen.rdata_valid_t_reg );
  output rdata_ack_t;
  input [0:0]SR;
  input ap_clk;
  input \bus_wide_gen.rdata_valid_t_reg ;

  wire [0:0]SR;
  wire ap_clk;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire rdata_ack_t;
  wire s_ready_t_i_1__0_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire \state_reg_n_0_[0] ;

  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h2FAA)) 
    s_ready_t_i_1__0
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(\state_reg_n_0_[0] ),
        .I3(state),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(rdata_ack_t),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \state[0]_i_1__0 
       (.I0(\state_reg_n_0_[0] ),
        .I1(state),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(rdata_ack_t),
        .O(\state[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \state[1]_i_1__0 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(state),
        .I2(\state_reg_n_0_[0] ),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_throttl
   (Q,
    AWREADY_Dummy,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \throttl_cnt_reg[0]_0 ,
    req_en__6,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    D,
    \could_multi_bursts.awlen_buf_reg[3] ,
    throttl_cnt10_out__3,
    m_axi_m_V_AWREADY,
    SR,
    E,
    ap_clk);
  output [1:0]Q;
  output AWREADY_Dummy;
  output \could_multi_bursts.loop_cnt_reg[5] ;
  output \throttl_cnt_reg[0]_0 ;
  output req_en__6;
  output \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input [1:0]D;
  input [0:0]\could_multi_bursts.awlen_buf_reg[3] ;
  input throttl_cnt10_out__3;
  input m_axi_m_V_AWREADY;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire AWREADY_Dummy;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [0:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire m_axi_m_V_AWREADY;
  wire m_axi_m_V_AWVALID_INST_0_i_2_n_0;
  wire m_axi_m_V_AWVALID_INST_0_i_3_n_0;
  wire [3:2]p_0_in__1;
  wire req_en__6;
  wire throttl_cnt10_out__3;
  wire \throttl_cnt[4]_i_1_n_0 ;
  wire \throttl_cnt[5]_i_1_n_0 ;
  wire \throttl_cnt[6]_i_1_n_0 ;
  wire \throttl_cnt[7]_i_2_n_0 ;
  wire \throttl_cnt[7]_i_5_n_0 ;
  wire [7:2]throttl_cnt_reg;
  wire \throttl_cnt_reg[0]_0 ;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \could_multi_bursts.AWVALID_Dummy_i_2 
       (.I0(m_axi_m_V_AWREADY),
        .I1(\could_multi_bursts.loop_cnt_reg[5] ),
        .I2(throttl_cnt_reg[6]),
        .I3(throttl_cnt_reg[7]),
        .I4(throttl_cnt_reg[5]),
        .I5(throttl_cnt_reg[4]),
        .O(AWREADY_Dummy));
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt_reg[7]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[4]),
        .O(\could_multi_bursts.loop_cnt_reg[5]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.awaddr_buf[31]_i_6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(throttl_cnt_reg[3]),
        .I3(throttl_cnt_reg[2]),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    m_axi_m_V_AWVALID_INST_0_i_1
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt_reg[5]),
        .I2(throttl_cnt_reg[7]),
        .I3(throttl_cnt_reg[6]),
        .I4(m_axi_m_V_AWVALID_INST_0_i_2_n_0),
        .I5(m_axi_m_V_AWVALID_INST_0_i_3_n_0),
        .O(req_en__6));
  LUT2 #(
    .INIT(4'h1)) 
    m_axi_m_V_AWVALID_INST_0_i_2
       (.I0(throttl_cnt_reg[2]),
        .I1(throttl_cnt_reg[3]),
        .O(m_axi_m_V_AWVALID_INST_0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    m_axi_m_V_AWVALID_INST_0_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(m_axi_m_V_AWVALID_INST_0_i_3_n_0));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \throttl_cnt[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(throttl_cnt10_out__3),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(throttl_cnt_reg[2]),
        .O(p_0_in__1[2]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \throttl_cnt[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(throttl_cnt10_out__3),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(throttl_cnt_reg[2]),
        .I5(throttl_cnt_reg[3]),
        .O(p_0_in__1[3]));
  LUT6 #(
    .INIT(64'h4444444444444441)) 
    \throttl_cnt[4]_i_1 
       (.I0(throttl_cnt10_out__3),
        .I1(throttl_cnt_reg[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(throttl_cnt_reg[2]),
        .I5(throttl_cnt_reg[3]),
        .O(\throttl_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444414444)) 
    \throttl_cnt[5]_i_1 
       (.I0(throttl_cnt10_out__3),
        .I1(throttl_cnt_reg[5]),
        .I2(throttl_cnt_reg[3]),
        .I3(throttl_cnt_reg[2]),
        .I4(m_axi_m_V_AWVALID_INST_0_i_3_n_0),
        .I5(throttl_cnt_reg[4]),
        .O(\throttl_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \throttl_cnt[6]_i_1 
       (.I0(throttl_cnt10_out__3),
        .I1(throttl_cnt_reg[6]),
        .I2(\throttl_cnt[7]_i_5_n_0 ),
        .O(\throttl_cnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h4441)) 
    \throttl_cnt[7]_i_2 
       (.I0(throttl_cnt10_out__3),
        .I1(throttl_cnt_reg[7]),
        .I2(\throttl_cnt[7]_i_5_n_0 ),
        .I3(throttl_cnt_reg[6]),
        .O(\throttl_cnt[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \throttl_cnt[7]_i_4 
       (.I0(throttl_cnt_reg[7]),
        .I1(throttl_cnt_reg[6]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[4]),
        .I4(m_axi_m_V_AWVALID_INST_0_i_3_n_0),
        .I5(m_axi_m_V_AWVALID_INST_0_i_2_n_0),
        .O(\throttl_cnt_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \throttl_cnt[7]_i_5 
       (.I0(throttl_cnt_reg[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(throttl_cnt_reg[2]),
        .I4(throttl_cnt_reg[3]),
        .I5(throttl_cnt_reg[5]),
        .O(\throttl_cnt[7]_i_5_n_0 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[2]),
        .Q(throttl_cnt_reg[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[3]),
        .Q(throttl_cnt_reg[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\throttl_cnt[4]_i_1_n_0 ),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\throttl_cnt[5]_i_1_n_0 ),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\throttl_cnt[6]_i_1_n_0 ),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\throttl_cnt[7]_i_2_n_0 ),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_write
   (SR,
    m_axi_m_V_BREADY,
    m_axi_m_V_WVALID,
    m_axi_m_V_WLAST,
    ap_enable_reg_pp0_iter1_reg,
    regs_in_V_ce0,
    E,
    \p_Val2_6_5_reg_1100_reg[27] ,
    \tmp_5_reg_995_reg[0] ,
    ap_reg_ioackin_m_V_WREADY_reg,
    \p_scaled_power_V_reg_1346_reg[0] ,
    grp_fu_308_ce,
    \r_V_tr_2_tr_reg_1110_reg[0] ,
    \r_V_tr_1_tr_reg_1022_reg[26] ,
    \mul5_reg_1241_reg[57] ,
    \tmp_41_reg_1402_reg[0] ,
    ap_reg_ioackin_m_V_AWREADY_reg,
    D,
    \p_scaled_power_V_4_reg_1336_reg[0] ,
    \tmp_37_reg_1341_reg[0] ,
    \neg_ti3_reg_1325_reg[11] ,
    \p_scaled_power_V_1_reg_1320_reg[0] ,
    ap_ready,
    \tmp_9_reg_1017_reg[0] ,
    \neg_ti_reg_1387_reg[11] ,
    \p_scaled_power_V_5_reg_1407_reg[0] ,
    \tmp_31_reg_1199_reg[0] ,
    \tmp_24_reg_1285_reg[0] ,
    \p_scaled_power_V_3_reg_1392_reg[0] ,
    \tmp_18_reg_1236_reg[0] ,
    \p_scaled_power_V_2_reg_1372_reg[0] ,
    \neg_ti2_reg_1231_reg[11] ,
    \tmp_2_reg_1204_reg[0] ,
    \neg_ti1_reg_1256_reg[11] ,
    \throttl_cnt_reg[1] ,
    \m_axi_m_V_AWLEN[3] ,
    throttl_cnt10_out__3,
    \throttl_cnt_reg[0] ,
    m_axi_m_V_AWVALID,
    m_axi_m_V_AWADDR,
    \int_regs_in_V_shift_reg[0] ,
    \tmp_13_reg_1163_reg[25] ,
    \tmp_19_reg_1214_reg[25] ,
    \tmp_4_reg_1188_reg[25] ,
    \tmp_25_reg_1246_reg[25] ,
    \neg_ti9_reg_1251_reg[26] ,
    \tmp_38_reg_1305_reg[25] ,
    \neg_ti4_reg_1361_reg[11] ,
    \tmp_12_reg_1168_reg[0] ,
    \tmp_32_reg_1178_reg[25] ,
    grp_fu_963_ce,
    grp_fu_969_ce,
    m_axi_m_V_WDATA,
    m_axi_m_V_WSTRB,
    ap_clk,
    ap_rst_n,
    AWREADY_Dummy,
    m_axi_m_V_WREADY,
    ap_enable_reg_pp0_iter4,
    m_axi_m_V_BVALID,
    ap_enable_reg_pp0_iter0_reg,
    Q,
    ap_start,
    ap_reg_ioackin_m_V_WREADY_reg_0,
    tmp_7_reg_1315,
    ap_reg_ioackin_m_V_AWREADY,
    ap_enable_reg_pp0_iter0_reg_reg,
    ap_reg_ioackin_m_V_AWREADY1,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter2,
    tmp_35_reg_1295,
    ap_reg_pp0_iter2_tmp_36_reg_1137,
    ap_reg_pp0_iter2_tmp_17_reg_1115,
    tmp_16_reg_1274,
    \p_scaled_power_V_3_reg_1392_reg[14] ,
    \p_scaled_power_V_4_reg_1336_reg[14] ,
    tmp_41_reg_1402,
    ap_reg_pp0_iter1_tmp_30_reg_1061,
    ap_reg_pp0_iter2_tmp_23_reg_1126,
    tmp_28_reg_1382,
    tmp_22_reg_1356,
    ap_reg_pp0_iter1_tmp_11_reg_1027,
    ap_reg_pp0_iter2_tmp_reg_1079,
    \throttl_cnt_reg[6] ,
    \throttl_cnt_reg[1]_0 ,
    m_axi_m_V_AWREADY,
    \throttl_cnt_reg[1]_1 ,
    \throttl_cnt_reg[7] ,
    req_en__6,
    \p_scaled_power_V_1_reg_1320_reg[14] ,
    \p_scaled_power_V_reg_1346_reg[14] ,
    \p_scaled_power_V_2_reg_1372_reg[14] ,
    \int_regs_in_V_shift_reg[0]_0 ,
    \p_scaled_power_V_5_reg_1407_reg[14] );
  output [0:0]SR;
  output m_axi_m_V_BREADY;
  output m_axi_m_V_WVALID;
  output m_axi_m_V_WLAST;
  output ap_enable_reg_pp0_iter1_reg;
  output regs_in_V_ce0;
  output [0:0]E;
  output \p_Val2_6_5_reg_1100_reg[27] ;
  output [0:0]\tmp_5_reg_995_reg[0] ;
  output ap_reg_ioackin_m_V_WREADY_reg;
  output [0:0]\p_scaled_power_V_reg_1346_reg[0] ;
  output grp_fu_308_ce;
  output \r_V_tr_2_tr_reg_1110_reg[0] ;
  output \r_V_tr_1_tr_reg_1022_reg[26] ;
  output [0:0]\mul5_reg_1241_reg[57] ;
  output \tmp_41_reg_1402_reg[0] ;
  output ap_reg_ioackin_m_V_AWREADY_reg;
  output [5:0]D;
  output [0:0]\p_scaled_power_V_4_reg_1336_reg[0] ;
  output [0:0]\tmp_37_reg_1341_reg[0] ;
  output [0:0]\neg_ti3_reg_1325_reg[11] ;
  output [0:0]\p_scaled_power_V_1_reg_1320_reg[0] ;
  output ap_ready;
  output [0:0]\tmp_9_reg_1017_reg[0] ;
  output [0:0]\neg_ti_reg_1387_reg[11] ;
  output [0:0]\p_scaled_power_V_5_reg_1407_reg[0] ;
  output [0:0]\tmp_31_reg_1199_reg[0] ;
  output [0:0]\tmp_24_reg_1285_reg[0] ;
  output [0:0]\p_scaled_power_V_3_reg_1392_reg[0] ;
  output [0:0]\tmp_18_reg_1236_reg[0] ;
  output [0:0]\p_scaled_power_V_2_reg_1372_reg[0] ;
  output [0:0]\neg_ti2_reg_1231_reg[11] ;
  output [0:0]\tmp_2_reg_1204_reg[0] ;
  output [0:0]\neg_ti1_reg_1256_reg[11] ;
  output [1:0]\throttl_cnt_reg[1] ;
  output [2:0]\m_axi_m_V_AWLEN[3] ;
  output throttl_cnt10_out__3;
  output [0:0]\throttl_cnt_reg[0] ;
  output m_axi_m_V_AWVALID;
  output [29:0]m_axi_m_V_AWADDR;
  output \int_regs_in_V_shift_reg[0] ;
  output [0:0]\tmp_13_reg_1163_reg[25] ;
  output [0:0]\tmp_19_reg_1214_reg[25] ;
  output [0:0]\tmp_4_reg_1188_reg[25] ;
  output [0:0]\tmp_25_reg_1246_reg[25] ;
  output [0:0]\neg_ti9_reg_1251_reg[26] ;
  output [0:0]\tmp_38_reg_1305_reg[25] ;
  output [0:0]\neg_ti4_reg_1361_reg[11] ;
  output [0:0]\tmp_12_reg_1168_reg[0] ;
  output [0:0]\tmp_32_reg_1178_reg[25] ;
  output grp_fu_963_ce;
  output grp_fu_969_ce;
  output [31:0]m_axi_m_V_WDATA;
  output [3:0]m_axi_m_V_WSTRB;
  input ap_clk;
  input ap_rst_n;
  input AWREADY_Dummy;
  input m_axi_m_V_WREADY;
  input ap_enable_reg_pp0_iter4;
  input m_axi_m_V_BVALID;
  input ap_enable_reg_pp0_iter0_reg;
  input [5:0]Q;
  input ap_start;
  input ap_reg_ioackin_m_V_WREADY_reg_0;
  input tmp_7_reg_1315;
  input ap_reg_ioackin_m_V_AWREADY;
  input ap_enable_reg_pp0_iter0_reg_reg;
  input ap_reg_ioackin_m_V_AWREADY1;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter2;
  input tmp_35_reg_1295;
  input ap_reg_pp0_iter2_tmp_36_reg_1137;
  input ap_reg_pp0_iter2_tmp_17_reg_1115;
  input tmp_16_reg_1274;
  input [14:0]\p_scaled_power_V_3_reg_1392_reg[14] ;
  input [14:0]\p_scaled_power_V_4_reg_1336_reg[14] ;
  input tmp_41_reg_1402;
  input ap_reg_pp0_iter1_tmp_30_reg_1061;
  input ap_reg_pp0_iter2_tmp_23_reg_1126;
  input tmp_28_reg_1382;
  input tmp_22_reg_1356;
  input ap_reg_pp0_iter1_tmp_11_reg_1027;
  input ap_reg_pp0_iter2_tmp_reg_1079;
  input \throttl_cnt_reg[6] ;
  input \throttl_cnt_reg[1]_0 ;
  input m_axi_m_V_AWREADY;
  input [1:0]\throttl_cnt_reg[1]_1 ;
  input \throttl_cnt_reg[7] ;
  input req_en__6;
  input [14:0]\p_scaled_power_V_1_reg_1320_reg[14] ;
  input [14:0]\p_scaled_power_V_reg_1346_reg[14] ;
  input [14:0]\p_scaled_power_V_2_reg_1372_reg[14] ;
  input \int_regs_in_V_shift_reg[0]_0 ;
  input [14:0]\p_scaled_power_V_5_reg_1407_reg[14] ;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [5:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]SR;
  wire [31:1]align_len0;
  wire align_len0__0;
  wire \align_len0_inferred__1/i__carry_n_0 ;
  wire \align_len0_inferred__1/i__carry_n_1 ;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len_reg_n_0_[1] ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_ready;
  wire ap_reg_ioackin_m_V_AWREADY;
  wire ap_reg_ioackin_m_V_AWREADY1;
  wire ap_reg_ioackin_m_V_AWREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg_0;
  wire ap_reg_pp0_iter1_tmp_11_reg_1027;
  wire ap_reg_pp0_iter1_tmp_30_reg_1061;
  wire ap_reg_pp0_iter2_tmp_17_reg_1115;
  wire ap_reg_pp0_iter2_tmp_23_reg_1126;
  wire ap_reg_pp0_iter2_tmp_36_reg_1137;
  wire ap_reg_pp0_iter2_tmp_reg_1079;
  wire ap_rst_n;
  wire ap_start;
  wire [31:12]awaddr_tmp;
  wire buff_wdata_n_14;
  wire buff_wdata_n_27;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_52;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire buff_wdata_n_55;
  wire buff_wdata_n_57;
  wire buff_wdata_n_58;
  wire buff_wdata_n_59;
  wire buff_wdata_n_60;
  wire buff_wdata_n_66;
  wire buff_wdata_n_67;
  wire buff_wdata_n_68;
  wire buff_wdata_n_76;
  wire buff_wdata_n_77;
  wire buff_wdata_n_78;
  wire buff_wdata_n_79;
  wire buff_wdata_n_80;
  wire buff_wdata_n_81;
  wire buff_wdata_n_82;
  wire buff_wdata_n_83;
  wire buff_wdata_n_84;
  wire buff_wdata_n_85;
  wire buff_wdata_n_86;
  wire buff_wdata_n_87;
  wire buff_wdata_n_88;
  wire buff_wdata_n_89;
  wire buff_wdata_n_90;
  wire buff_wdata_n_91;
  wire burst_valid;
  wire \bus_wide_gen.data_buf ;
  wire \bus_wide_gen.data_buf2_out ;
  wire \bus_wide_gen.data_buf3_out ;
  wire \bus_wide_gen.data_buf5_out ;
  wire \bus_wide_gen.fifo_burst_n_1 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.first_pad_reg_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_6_n_0 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg__0 ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[1] ;
  wire \could_multi_bursts.awaddr_buf[10]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[11]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[2]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[3]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[5]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[6]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[7]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_8_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_8_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [31:1]data1;
  wire data_valid;
  wire \end_addr_buf_reg_n_0_[1] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire fifo_resp_ready;
  wire fifo_resp_to_user_n_11;
  wire fifo_resp_to_user_n_12;
  wire fifo_resp_to_user_n_13;
  wire fifo_resp_to_user_n_14;
  wire fifo_resp_to_user_n_15;
  wire fifo_resp_to_user_n_16;
  wire fifo_resp_to_user_n_17;
  wire fifo_resp_to_user_n_18;
  wire fifo_resp_to_user_n_19;
  wire fifo_resp_to_user_n_20;
  wire fifo_resp_to_user_n_21;
  wire fifo_resp_to_user_n_22;
  wire fifo_resp_to_user_n_23;
  wire fifo_resp_to_user_n_24;
  wire fifo_resp_to_user_n_25;
  wire fifo_resp_to_user_n_26;
  wire fifo_resp_to_user_n_8;
  wire [34:33]fifo_wreq_data;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_2;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_3;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire grp_fu_308_ce;
  wire grp_fu_963_ce;
  wire grp_fu_969_ce;
  wire \int_regs_in_V_shift_reg[0] ;
  wire \int_regs_in_V_shift_reg[0]_0 ;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire m_V_AWREADY;
  wire m_V_BVALID;
  wire m_V_WREADY;
  wire [29:0]m_axi_m_V_AWADDR;
  wire [2:0]\m_axi_m_V_AWLEN[3] ;
  wire m_axi_m_V_AWREADY;
  wire m_axi_m_V_AWVALID;
  wire m_axi_m_V_BREADY;
  wire m_axi_m_V_BVALID;
  wire [31:0]m_axi_m_V_WDATA;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire [3:0]m_axi_m_V_WSTRB;
  wire m_axi_m_V_WVALID;
  wire [0:0]\mul5_reg_1241_reg[57] ;
  wire [0:0]\neg_ti1_reg_1256_reg[11] ;
  wire [0:0]\neg_ti2_reg_1231_reg[11] ;
  wire [0:0]\neg_ti3_reg_1325_reg[11] ;
  wire [0:0]\neg_ti4_reg_1361_reg[11] ;
  wire [0:0]\neg_ti9_reg_1251_reg[26] ;
  wire [0:0]\neg_ti_reg_1387_reg[11] ;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [0:0]p_0_in0_in;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_47_in;
  wire p_51_in;
  wire \p_Val2_6_5_reg_1100_reg[27] ;
  wire [0:0]\p_scaled_power_V_1_reg_1320_reg[0] ;
  wire [14:0]\p_scaled_power_V_1_reg_1320_reg[14] ;
  wire [0:0]\p_scaled_power_V_2_reg_1372_reg[0] ;
  wire [14:0]\p_scaled_power_V_2_reg_1372_reg[14] ;
  wire [0:0]\p_scaled_power_V_3_reg_1392_reg[0] ;
  wire [14:0]\p_scaled_power_V_3_reg_1392_reg[14] ;
  wire [0:0]\p_scaled_power_V_4_reg_1336_reg[0] ;
  wire [14:0]\p_scaled_power_V_4_reg_1336_reg[14] ;
  wire [0:0]\p_scaled_power_V_5_reg_1407_reg[0] ;
  wire [14:0]\p_scaled_power_V_5_reg_1407_reg[14] ;
  wire [0:0]\p_scaled_power_V_reg_1346_reg[0] ;
  wire [14:0]\p_scaled_power_V_reg_1346_reg[14] ;
  wire push;
  wire push_0;
  wire push_1;
  wire \r_V_tr_1_tr_reg_1022_reg[26] ;
  wire \r_V_tr_2_tr_reg_1110_reg[0] ;
  wire regs_in_V_ce0;
  wire req_en__6;
  wire rs2f_wreq_ack;
  wire rs2f_wreq_valid;
  wire \sect_addr_buf[12]_i_1_n_0 ;
  wire \sect_addr_buf[13]_i_1_n_0 ;
  wire \sect_addr_buf[14]_i_1_n_0 ;
  wire \sect_addr_buf[15]_i_1_n_0 ;
  wire \sect_addr_buf[16]_i_1_n_0 ;
  wire \sect_addr_buf[17]_i_1_n_0 ;
  wire \sect_addr_buf[18]_i_1_n_0 ;
  wire \sect_addr_buf[19]_i_1_n_0 ;
  wire \sect_addr_buf[20]_i_1_n_0 ;
  wire \sect_addr_buf[21]_i_1_n_0 ;
  wire \sect_addr_buf[22]_i_1_n_0 ;
  wire \sect_addr_buf[23]_i_1_n_0 ;
  wire \sect_addr_buf[24]_i_1_n_0 ;
  wire \sect_addr_buf[25]_i_1_n_0 ;
  wire \sect_addr_buf[26]_i_1_n_0 ;
  wire \sect_addr_buf[27]_i_1_n_0 ;
  wire \sect_addr_buf[28]_i_1_n_0 ;
  wire \sect_addr_buf[29]_i_1_n_0 ;
  wire \sect_addr_buf[30]_i_1_n_0 ;
  wire \sect_addr_buf[31]_i_2_n_0 ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire [19:1]sect_cnt0;
  wire \sect_cnt_reg[12]_i_2_n_0 ;
  wire \sect_cnt_reg[12]_i_2_n_1 ;
  wire \sect_cnt_reg[12]_i_2_n_2 ;
  wire \sect_cnt_reg[12]_i_2_n_3 ;
  wire \sect_cnt_reg[16]_i_2_n_0 ;
  wire \sect_cnt_reg[16]_i_2_n_1 ;
  wire \sect_cnt_reg[16]_i_2_n_2 ;
  wire \sect_cnt_reg[16]_i_2_n_3 ;
  wire \sect_cnt_reg[19]_i_3_n_2 ;
  wire \sect_cnt_reg[19]_i_3_n_3 ;
  wire \sect_cnt_reg[4]_i_2_n_0 ;
  wire \sect_cnt_reg[4]_i_2_n_1 ;
  wire \sect_cnt_reg[4]_i_2_n_2 ;
  wire \sect_cnt_reg[4]_i_2_n_3 ;
  wire \sect_cnt_reg[8]_i_2_n_0 ;
  wire \sect_cnt_reg[8]_i_2_n_1 ;
  wire \sect_cnt_reg[8]_i_2_n_2 ;
  wire \sect_cnt_reg[8]_i_2_n_3 ;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_end_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire throttl_cnt10_out__3;
  wire [0:0]\throttl_cnt_reg[0] ;
  wire [1:0]\throttl_cnt_reg[1] ;
  wire \throttl_cnt_reg[1]_0 ;
  wire [1:0]\throttl_cnt_reg[1]_1 ;
  wire \throttl_cnt_reg[6] ;
  wire \throttl_cnt_reg[7] ;
  wire [0:0]\tmp_12_reg_1168_reg[0] ;
  wire [0:0]\tmp_13_reg_1163_reg[25] ;
  wire tmp_16_reg_1274;
  wire [0:0]\tmp_18_reg_1236_reg[0] ;
  wire [0:0]\tmp_19_reg_1214_reg[25] ;
  wire tmp_22_reg_1356;
  wire [0:0]\tmp_24_reg_1285_reg[0] ;
  wire [0:0]\tmp_25_reg_1246_reg[25] ;
  wire tmp_28_reg_1382;
  wire [0:0]\tmp_2_reg_1204_reg[0] ;
  wire [0:0]\tmp_31_reg_1199_reg[0] ;
  wire [0:0]\tmp_32_reg_1178_reg[25] ;
  wire tmp_35_reg_1295;
  wire [0:0]\tmp_37_reg_1341_reg[0] ;
  wire [0:0]\tmp_38_reg_1305_reg[25] ;
  wire tmp_41_reg_1402;
  wire \tmp_41_reg_1402_reg[0] ;
  wire [0:0]\tmp_4_reg_1188_reg[25] ;
  wire [0:0]\tmp_5_reg_995_reg[0] ;
  wire tmp_7_reg_1315;
  wire [0:0]\tmp_9_reg_1017_reg[0] ;
  wire [1:0]tmp_strb;
  wire [5:0]usedw_reg;
  wire wreq_handling_reg_n_0;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_align_len0_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_8_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_8_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]\NLW_sect_cnt_reg[19]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_cnt_reg[19]_i_3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_0 ,\align_len0_inferred__1/i__carry_n_1 ,\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data,1'b0,1'b0}),
        .O({align_len0[3:1],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_2,fifo_wreq_n_3,1'b1,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_0 ),
        .CO(\NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_align_len0_inferred__1/i__carry__0_O_UNCONNECTED [3:1],align_len0[31]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \align_len_reg[1] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[1]),
        .Q(\align_len_reg_n_0_[1] ),
        .R(fifo_wreq_n_14));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(fifo_wreq_n_14));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(fifo_wreq_n_14));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(fifo_wreq_n_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer buff_wdata
       (.D({fifo_resp_to_user_n_12,fifo_resp_to_user_n_13,fifo_resp_to_user_n_14,fifo_resp_to_user_n_15,fifo_resp_to_user_n_16,fifo_resp_to_user_n_17,fifo_resp_to_user_n_18,fifo_resp_to_user_n_19,fifo_resp_to_user_n_20,fifo_resp_to_user_n_21,fifo_resp_to_user_n_22,fifo_resp_to_user_n_23,fifo_resp_to_user_n_24,fifo_resp_to_user_n_25,fifo_resp_to_user_n_26}),
        .DI(buff_wdata_n_39),
        .E(E),
        .Q(usedw_reg),
        .S({buff_wdata_n_57,buff_wdata_n_58,buff_wdata_n_59,buff_wdata_n_60}),
        .WEA(fifo_resp_to_user_n_11),
        .\ap_CS_fsm_reg[5] (D),
        .\ap_CS_fsm_reg[5]_0 (Q),
        .\ap_CS_fsm_reg[5]_1 (ap_enable_reg_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(ap_enable_reg_pp0_iter0_reg_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg(fifo_resp_to_user_n_8),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_reg_ioackin_m_V_AWREADY(ap_reg_ioackin_m_V_AWREADY),
        .ap_reg_ioackin_m_V_WREADY_reg(ap_reg_ioackin_m_V_WREADY_reg),
        .ap_reg_ioackin_m_V_WREADY_reg_0(buff_wdata_n_14),
        .ap_reg_ioackin_m_V_WREADY_reg_1(ap_reg_ioackin_m_V_WREADY_reg_0),
        .ap_reg_pp0_iter1_tmp_11_reg_1027(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .ap_reg_pp0_iter1_tmp_30_reg_1061(ap_reg_pp0_iter1_tmp_30_reg_1061),
        .ap_reg_pp0_iter2_tmp_17_reg_1115(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .ap_reg_pp0_iter2_tmp_23_reg_1126(ap_reg_pp0_iter2_tmp_23_reg_1126),
        .ap_reg_pp0_iter2_tmp_36_reg_1137(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .ap_reg_pp0_iter2_tmp_reg_1079(ap_reg_pp0_iter2_tmp_reg_1079),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WVALID_Dummy_reg (m_axi_m_V_WVALID),
        .\bus_wide_gen.strb_buf_reg[1] ({tmp_strb,buff_wdata_n_76,buff_wdata_n_77,buff_wdata_n_78,buff_wdata_n_79,buff_wdata_n_80,buff_wdata_n_81,buff_wdata_n_82,buff_wdata_n_83,buff_wdata_n_84,buff_wdata_n_85,buff_wdata_n_86,buff_wdata_n_87,buff_wdata_n_88,buff_wdata_n_89,buff_wdata_n_90,buff_wdata_n_91}),
        .data_valid(data_valid),
        .grp_fu_308_ce(grp_fu_308_ce),
        .grp_fu_963_ce(grp_fu_963_ce),
        .grp_fu_969_ce(grp_fu_969_ce),
        .\int_regs_in_V_shift_reg[0] (\int_regs_in_V_shift_reg[0] ),
        .\int_regs_in_V_shift_reg[0]_0 (\int_regs_in_V_shift_reg[0]_0 ),
        .m_V_AWREADY(m_V_AWREADY),
        .m_V_BVALID(m_V_BVALID),
        .m_V_WREADY(m_V_WREADY),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .mem_reg_0(buff_wdata_n_55),
        .\mul5_reg_1241_reg[57] (\mul5_reg_1241_reg[57] ),
        .\neg_ti1_reg_1256_reg[11] (\neg_ti1_reg_1256_reg[11] ),
        .\neg_ti2_reg_1231_reg[11] (\neg_ti2_reg_1231_reg[11] ),
        .\neg_ti4_reg_1361_reg[11] (\neg_ti4_reg_1361_reg[11] ),
        .\neg_ti9_reg_1251_reg[26] (\neg_ti9_reg_1251_reg[26] ),
        .\neg_ti_reg_1387_reg[11] (\neg_ti_reg_1387_reg[11] ),
        .\p_Val2_6_5_reg_1100_reg[27] (\p_Val2_6_5_reg_1100_reg[27] ),
        .\p_Val2_6_5_reg_1100_reg[27]_0 (buff_wdata_n_27),
        .\p_scaled_power_V_1_reg_1320_reg[14] (\p_scaled_power_V_1_reg_1320_reg[14] ),
        .\p_scaled_power_V_2_reg_1372_reg[0] (\p_scaled_power_V_2_reg_1372_reg[0] ),
        .\p_scaled_power_V_2_reg_1372_reg[14] (\p_scaled_power_V_2_reg_1372_reg[14] ),
        .\p_scaled_power_V_3_reg_1392_reg[0] (\p_scaled_power_V_3_reg_1392_reg[0] ),
        .\p_scaled_power_V_5_reg_1407_reg[0] (\p_scaled_power_V_5_reg_1407_reg[0] ),
        .\p_scaled_power_V_reg_1346_reg[0] (\p_scaled_power_V_reg_1346_reg[0] ),
        .\p_scaled_power_V_reg_1346_reg[14] (\p_scaled_power_V_reg_1346_reg[14] ),
        .push(push_1),
        .\q_tmp_reg[0]_0 (buff_wdata_n_54),
        .\q_tmp_reg[10]_0 (buff_wdata_n_44),
        .\q_tmp_reg[11]_0 (buff_wdata_n_43),
        .\q_tmp_reg[12]_0 (buff_wdata_n_42),
        .\q_tmp_reg[13]_0 (buff_wdata_n_41),
        .\q_tmp_reg[14]_0 (buff_wdata_n_40),
        .\q_tmp_reg[1]_0 (buff_wdata_n_53),
        .\q_tmp_reg[2]_0 (buff_wdata_n_52),
        .\q_tmp_reg[3]_0 (buff_wdata_n_51),
        .\q_tmp_reg[4]_0 (buff_wdata_n_50),
        .\q_tmp_reg[5]_0 (buff_wdata_n_49),
        .\q_tmp_reg[6]_0 (buff_wdata_n_48),
        .\q_tmp_reg[7]_0 (buff_wdata_n_47),
        .\q_tmp_reg[8]_0 (buff_wdata_n_46),
        .\q_tmp_reg[9]_0 (buff_wdata_n_45),
        .\r_V_tr_1_tr_reg_1022_reg[26] (\r_V_tr_1_tr_reg_1022_reg[26] ),
        .\r_V_tr_2_tr_reg_1110_reg[0] (\r_V_tr_2_tr_reg_1110_reg[0] ),
        .regs_in_V_ce0(regs_in_V_ce0),
        .\tmp_12_reg_1168_reg[0] (\tmp_12_reg_1168_reg[0] ),
        .\tmp_18_reg_1236_reg[0] (\tmp_18_reg_1236_reg[0] ),
        .\tmp_19_reg_1214_reg[25] (\tmp_19_reg_1214_reg[25] ),
        .tmp_22_reg_1356(tmp_22_reg_1356),
        .\tmp_24_reg_1285_reg[0] (\tmp_24_reg_1285_reg[0] ),
        .\tmp_25_reg_1246_reg[25] (\tmp_25_reg_1246_reg[25] ),
        .tmp_28_reg_1382(tmp_28_reg_1382),
        .\tmp_2_reg_1204_reg[0] (\tmp_2_reg_1204_reg[0] ),
        .\tmp_31_reg_1199_reg[0] (\tmp_31_reg_1199_reg[0] ),
        .\tmp_32_reg_1178_reg[25] (\tmp_32_reg_1178_reg[25] ),
        .\tmp_38_reg_1305_reg[25] (\tmp_38_reg_1305_reg[25] ),
        .tmp_41_reg_1402(tmp_41_reg_1402),
        .\tmp_41_reg_1402_reg[0] (\tmp_41_reg_1402_reg[0] ),
        .\tmp_4_reg_1188_reg[25] (\tmp_4_reg_1188_reg[25] ),
        .\tmp_5_reg_995_reg[0] (\tmp_5_reg_995_reg[0] ),
        .tmp_7_reg_1315(tmp_7_reg_1315),
        .\tmp_9_reg_1017_reg[0] (\tmp_9_reg_1017_reg[0] ),
        .\usedw_reg[5]_0 ({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .\usedw_reg[7]_0 ({buff_wdata_n_66,buff_wdata_n_67,buff_wdata_n_68}),
        .\waddr_reg[7]_0 (SR));
  FDRE \bus_wide_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(m_axi_m_V_WLAST),
        .R(SR));
  FDRE \bus_wide_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(m_axi_m_V_WVALID),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_91),
        .Q(m_axi_m_V_WDATA[0]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_81),
        .Q(m_axi_m_V_WDATA[10]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_80),
        .Q(m_axi_m_V_WDATA[11]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_79),
        .Q(m_axi_m_V_WDATA[12]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_78),
        .Q(m_axi_m_V_WDATA[13]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_77),
        .Q(m_axi_m_V_WDATA[14]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_76),
        .Q(m_axi_m_V_WDATA[15]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_91),
        .Q(m_axi_m_V_WDATA[16]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_90),
        .Q(m_axi_m_V_WDATA[17]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_89),
        .Q(m_axi_m_V_WDATA[18]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_88),
        .Q(m_axi_m_V_WDATA[19]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_90),
        .Q(m_axi_m_V_WDATA[1]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_87),
        .Q(m_axi_m_V_WDATA[20]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_86),
        .Q(m_axi_m_V_WDATA[21]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_85),
        .Q(m_axi_m_V_WDATA[22]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_84),
        .Q(m_axi_m_V_WDATA[23]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_83),
        .Q(m_axi_m_V_WDATA[24]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_82),
        .Q(m_axi_m_V_WDATA[25]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_81),
        .Q(m_axi_m_V_WDATA[26]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_80),
        .Q(m_axi_m_V_WDATA[27]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_79),
        .Q(m_axi_m_V_WDATA[28]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_78),
        .Q(m_axi_m_V_WDATA[29]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_89),
        .Q(m_axi_m_V_WDATA[2]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_77),
        .Q(m_axi_m_V_WDATA[30]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_76),
        .Q(m_axi_m_V_WDATA[31]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_88),
        .Q(m_axi_m_V_WDATA[3]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_87),
        .Q(m_axi_m_V_WDATA[4]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_86),
        .Q(m_axi_m_V_WDATA[5]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_85),
        .Q(m_axi_m_V_WDATA[6]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_84),
        .Q(m_axi_m_V_WDATA[7]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_83),
        .Q(m_axi_m_V_WDATA[8]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_82),
        .Q(m_axi_m_V_WDATA[9]),
        .R(\bus_wide_gen.data_buf5_out ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .CO(last_sect),
        .E(\bus_wide_gen.data_buf3_out ),
        .O(data1[1]),
        .Q(\bus_wide_gen.len_cnt_reg__0 ),
        .SR(SR),
        .\align_len_reg[31] (align_len0__0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WLAST_Dummy_reg (\bus_wide_gen.fifo_burst_n_23 ),
        .\bus_wide_gen.WVALID_Dummy_reg (\bus_wide_gen.fifo_burst_n_15 ),
        .\bus_wide_gen.WVALID_Dummy_reg_0 (m_axi_m_V_WVALID),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf5_out ),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf ),
        .\bus_wide_gen.data_buf_reg[16]_0 (\bus_wide_gen.data_buf2_out ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.fifo_burst_n_16 ),
        .\bus_wide_gen.first_pad_reg_0 (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.len_cnt_reg[0] (\bus_wide_gen.fifo_burst_n_22 ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.fifo_burst_n_17 ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_0 (\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .\bus_wide_gen.strb_buf_reg[0] (\bus_wide_gen.fifo_burst_n_33 ),
        .\bus_wide_gen.strb_buf_reg[1] (\bus_wide_gen.fifo_burst_n_32 ),
        .\bus_wide_gen.strb_buf_reg[2] (\bus_wide_gen.fifo_burst_n_35 ),
        .\bus_wide_gen.strb_buf_reg[3] (\bus_wide_gen.fifo_burst_n_34 ),
        .\could_multi_bursts.AWVALID_Dummy_reg (\bus_wide_gen.fifo_burst_n_1 ),
        .\could_multi_bursts.awaddr_buf_reg[2] (\bus_wide_gen.fifo_burst_n_11 ),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.last_sect_buf_reg (\bus_wide_gen.fifo_burst_n_18 ),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .\could_multi_bursts.loop_cnt_reg[0] (\bus_wide_gen.fifo_burst_n_26 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_13 ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .data_valid(data_valid),
        .\dout_buf_reg[17] (tmp_strb),
        .empty_n_reg_0(fifo_wreq_n_13),
        .\end_addr_buf_reg[1] (\end_addr_buf_reg_n_0_[1] ),
        .\end_addr_buf_reg[2] (\end_addr_buf_reg_n_0_[2] ),
        .\end_addr_buf_reg[3] (\end_addr_buf_reg_n_0_[3] ),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_0),
        .in({\bus_wide_gen.fifo_burst_n_19 ,\bus_wide_gen.fifo_burst_n_20 ,\bus_wide_gen.fifo_burst_n_21 }),
        .invalid_len_event_reg1(invalid_len_event_reg1),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(\bus_wide_gen.fifo_burst_n_14 ),
        .m_axi_m_V_AWREADY(m_axi_m_V_AWREADY),
        .m_axi_m_V_WLAST(m_axi_m_V_WLAST),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .m_axi_m_V_WSTRB(m_axi_m_V_WSTRB),
        .next_wreq(next_wreq),
        .p_0_in0_in(p_0_in0_in),
        .p_47_in(p_47_in),
        .p_51_in(p_51_in),
        .\q_reg[33] (\bus_wide_gen.fifo_burst_n_24 ),
        .\sect_cnt_reg[0] (\bus_wide_gen.fifo_burst_n_25 ),
        .\sect_cnt_reg[18] (first_sect),
        .\sect_end_buf_reg[1] (\bus_wide_gen.fifo_burst_n_36 ),
        .\sect_end_buf_reg[1]_0 (\sect_end_buf_reg_n_0_[1] ),
        .\sect_len_buf_reg[0] (\bus_wide_gen.fifo_burst_n_30 ),
        .\sect_len_buf_reg[0]_0 (\sect_len_buf_reg_n_0_[0] ),
        .\sect_len_buf_reg[1] (\bus_wide_gen.fifo_burst_n_31 ),
        .\sect_len_buf_reg[1]_0 (\sect_len_buf_reg_n_0_[1] ),
        .\sect_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_29 ),
        .\sect_len_buf_reg[3]_0 (\sect_len_buf_reg_n_0_[3] ),
        .sel(push),
        .\throttl_cnt_reg[1] (\throttl_cnt_reg[1]_0 ),
        .\throttl_cnt_reg[6] (\throttl_cnt_reg[6] ),
        .wreq_handling_reg(\bus_wide_gen.fifo_burst_n_12 ),
        .wreq_handling_reg_0(wreq_handling_reg_n_0));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\bus_wide_gen.first_pad_reg_n_0 ),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [4]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt[7]_i_6_n_0 ),
        .I1(\bus_wide_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt[7]_i_6_n_0 ),
        .I1(\bus_wide_gen.len_cnt_reg__0 [6]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_6 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_6_n_0 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_22 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_22 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_22 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_22 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_22 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [5]),
        .R(\bus_wide_gen.fifo_burst_n_22 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [6]),
        .R(\bus_wide_gen.fifo_burst_n_22 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [7]),
        .R(\bus_wide_gen.fifo_burst_n_22 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE \bus_wide_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_33 ),
        .Q(m_axi_m_V_WSTRB[0]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_32 ),
        .Q(m_axi_m_V_WSTRB[1]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_35 ),
        .Q(m_axi_m_V_WSTRB[2]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_34 ),
        .Q(m_axi_m_V_WSTRB[3]),
        .R(1'b0));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_1 ),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(data1[10]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .O(\could_multi_bursts.awaddr_buf[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(data1[11]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .O(\could_multi_bursts.awaddr_buf[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(data1[2]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .O(\could_multi_bursts.awaddr_buf[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(data1[3]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .O(\could_multi_bursts.awaddr_buf[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(data1[4]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .O(\could_multi_bursts.awaddr_buf[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_m_V_AWADDR[2]),
        .I1(\m_axi_m_V_AWLEN[3] [2]),
        .I2(\m_axi_m_V_AWLEN[3] [1]),
        .I3(\m_axi_m_V_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_m_V_AWADDR[1]),
        .I1(\m_axi_m_V_AWLEN[3] [1]),
        .I2(\m_axi_m_V_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_m_V_AWADDR[0]),
        .I1(\m_axi_m_V_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(data1[5]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .O(\could_multi_bursts.awaddr_buf[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(data1[6]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .O(\could_multi_bursts.awaddr_buf[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(data1[7]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .O(\could_multi_bursts.awaddr_buf[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(data1[8]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .O(\could_multi_bursts.awaddr_buf[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_m_V_AWADDR[4]),
        .I1(\m_axi_m_V_AWLEN[3] [2]),
        .I2(\m_axi_m_V_AWLEN[3] [0]),
        .I3(\m_axi_m_V_AWLEN[3] [1]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hA666)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_m_V_AWADDR[3]),
        .I1(\m_axi_m_V_AWLEN[3] [2]),
        .I2(\m_axi_m_V_AWLEN[3] [0]),
        .I3(\m_axi_m_V_AWLEN[3] [1]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(data1[9]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .O(\could_multi_bursts.awaddr_buf[9]_i_1_n_0 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[10]_i_1_n_0 ),
        .Q(m_axi_m_V_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[11]_i_1_n_0 ),
        .Q(m_axi_m_V_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_m_V_AWADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_m_V_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_m_V_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_m_V_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_m_V_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_m_V_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_m_V_AWADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_m_V_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_m_V_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_m_V_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_m_V_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_m_V_AWADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_m_V_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_m_V_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_m_V_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_m_V_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_m_V_AWADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_m_V_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_m_V_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_m_V_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_m_V_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_m_V_AWADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_m_V_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_m_V_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[2]_i_1_n_0 ),
        .Q(m_axi_m_V_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_m_V_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_m_V_AWADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_8 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_8_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_8_n_2 ,\could_multi_bursts.awaddr_buf_reg[31]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_8_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_m_V_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[3]_i_1_n_0 ),
        .Q(m_axi_m_V_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[4]_i_1_n_0 ),
        .Q(m_axi_m_V_AWADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_m_V_AWADDR[2:0],1'b0}),
        .O(data1[4:1]),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[5]_i_1_n_0 ),
        .Q(m_axi_m_V_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[6]_i_1_n_0 ),
        .Q(m_axi_m_V_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[7]_i_1_n_0 ),
        .Q(m_axi_m_V_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[8]_i_1_n_0 ),
        .Q(m_axi_m_V_AWADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_m_V_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_m_V_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[9]_i_1_n_0 ),
        .Q(m_axi_m_V_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\m_axi_m_V_AWLEN[3] [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\m_axi_m_V_AWLEN[3] [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\m_axi_m_V_AWLEN[3] [2]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_26 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_26 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_26 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_26 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_26 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(\bus_wide_gen.fifo_burst_n_26 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[31] ),
        .Q(p_0_in0_in),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[1] ),
        .Q(\end_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[2] ),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[3] ),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized1 fifo_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.last_sect_buf_reg (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(m_axi_m_V_BREADY),
        .in(invalid_len_event_reg2),
        .m_axi_m_V_BVALID(m_axi_m_V_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .push(push_0),
        .sel(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.D({fifo_resp_to_user_n_12,fifo_resp_to_user_n_13,fifo_resp_to_user_n_14,fifo_resp_to_user_n_15,fifo_resp_to_user_n_16,fifo_resp_to_user_n_17,fifo_resp_to_user_n_18,fifo_resp_to_user_n_19,fifo_resp_to_user_n_20,fifo_resp_to_user_n_21,fifo_resp_to_user_n_22,fifo_resp_to_user_n_23,fifo_resp_to_user_n_24,fifo_resp_to_user_n_25,fifo_resp_to_user_n_26}),
        .Q(Q),
        .WEA(fifo_resp_to_user_n_11),
        .\ap_CS_fsm_reg[0] (buff_wdata_n_55),
        .\ap_CS_fsm_reg[2] (buff_wdata_n_54),
        .\ap_CS_fsm_reg[2]_0 (buff_wdata_n_53),
        .\ap_CS_fsm_reg[2]_1 (buff_wdata_n_52),
        .\ap_CS_fsm_reg[2]_10 (buff_wdata_n_43),
        .\ap_CS_fsm_reg[2]_11 (buff_wdata_n_42),
        .\ap_CS_fsm_reg[2]_12 (buff_wdata_n_41),
        .\ap_CS_fsm_reg[2]_13 (buff_wdata_n_40),
        .\ap_CS_fsm_reg[2]_2 (buff_wdata_n_51),
        .\ap_CS_fsm_reg[2]_3 (buff_wdata_n_50),
        .\ap_CS_fsm_reg[2]_4 (buff_wdata_n_49),
        .\ap_CS_fsm_reg[2]_5 (buff_wdata_n_48),
        .\ap_CS_fsm_reg[2]_6 (buff_wdata_n_47),
        .\ap_CS_fsm_reg[2]_7 (buff_wdata_n_46),
        .\ap_CS_fsm_reg[2]_8 (buff_wdata_n_45),
        .\ap_CS_fsm_reg[2]_9 (buff_wdata_n_44),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter4_reg(buff_wdata_n_14),
        .ap_ready(ap_ready),
        .ap_reg_ioackin_m_V_WREADY_reg(fifo_resp_to_user_n_8),
        .ap_reg_ioackin_m_V_WREADY_reg_0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .ap_reg_pp0_iter1_tmp_11_reg_1027(ap_reg_pp0_iter1_tmp_11_reg_1027),
        .ap_reg_pp0_iter2_tmp_17_reg_1115(ap_reg_pp0_iter2_tmp_17_reg_1115),
        .ap_reg_pp0_iter2_tmp_36_reg_1137(ap_reg_pp0_iter2_tmp_36_reg_1137),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .ap_start(ap_start),
        .m_V_BVALID(m_V_BVALID),
        .m_V_WREADY(m_V_WREADY),
        .m_axi_m_V_BREADY(m_axi_m_V_BREADY),
        .\neg_ti3_reg_1325_reg[11] (\neg_ti3_reg_1325_reg[11] ),
        .\p_scaled_power_V_1_reg_1320_reg[0] (\p_scaled_power_V_1_reg_1320_reg[0] ),
        .\p_scaled_power_V_3_reg_1392_reg[14] (\p_scaled_power_V_3_reg_1392_reg[14] ),
        .\p_scaled_power_V_4_reg_1336_reg[0] (\p_scaled_power_V_4_reg_1336_reg[0] ),
        .\p_scaled_power_V_4_reg_1336_reg[14] (\p_scaled_power_V_4_reg_1336_reg[14] ),
        .\p_scaled_power_V_5_reg_1407_reg[14] (\p_scaled_power_V_5_reg_1407_reg[14] ),
        .push(push_1),
        .push_0(push_0),
        .\tmp_13_reg_1163_reg[25] (\tmp_13_reg_1163_reg[25] ),
        .tmp_16_reg_1274(tmp_16_reg_1274),
        .tmp_35_reg_1295(tmp_35_reg_1295),
        .\tmp_37_reg_1341_reg[0] (\tmp_37_reg_1341_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized0 fifo_wreq
       (.CO(last_sect),
        .D({fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34}),
        .E(align_len0__0),
        .Q(rs2f_wreq_valid),
        .S({fifo_wreq_n_2,fifo_wreq_n_3}),
        .SR(fifo_wreq_n_14),
        .\align_len_reg[31] (fifo_wreq_data),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_n_13),
        .fifo_wreq_valid_buf_reg_0(fifo_wreq_valid_buf_reg_n_0),
        .invalid_len_event_reg(fifo_wreq_n_35),
        .next_wreq(next_wreq),
        .p_0_in0_in(p_0_in0_in),
        .p_47_in(p_47_in),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[19] ({fifo_wreq_n_6,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9}),
        .\sect_cnt_reg[19]_0 ({fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12}),
        .\sect_cnt_reg[19]_1 ({\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] ,\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] ,\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] ,\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] ,\sect_cnt_reg_n_0_[0] }),
        .wreq_handling_reg(wreq_handling_reg_n_0),
        .wreq_handling_reg_0(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[18] ),
        .I1(\sect_cnt_reg_n_0_[19] ),
        .O(first_sect_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[17] ),
        .I1(\sect_cnt_reg_n_0_[16] ),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(first_sect_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[14] ),
        .I1(\sect_cnt_reg_n_0_[13] ),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(first_sect_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[11] ),
        .I1(\sect_cnt_reg_n_0_[10] ),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(first_sect_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(\sect_cnt_reg_n_0_[7] ),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(first_sect_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[5] ),
        .I1(\sect_cnt_reg_n_0_[4] ),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(first_sect_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[2] ),
        .I1(\sect_cnt_reg_n_0_[1] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(first_sect_carry_i_4_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_35),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_wreq_n_6,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12}));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_m_V_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(req_en__6),
        .O(m_axi_m_V_AWVALID));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_wdata_n_39}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_wdata_n_57,buff_wdata_n_58,buff_wdata_n_59,buff_wdata_n_60}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_wdata_n_66,buff_wdata_n_67,buff_wdata_n_68}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice rs_wreq
       (.Q(rs2f_wreq_valid),
        .\ap_CS_fsm_reg[0] (Q[0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg_reg(ap_enable_reg_pp0_iter0_reg_reg),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4_reg(buff_wdata_n_27),
        .ap_reg_ioackin_m_V_AWREADY(ap_reg_ioackin_m_V_AWREADY),
        .ap_reg_ioackin_m_V_AWREADY1(ap_reg_ioackin_m_V_AWREADY1),
        .ap_reg_ioackin_m_V_AWREADY_reg(ap_reg_ioackin_m_V_AWREADY_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .m_V_AWREADY(m_V_AWREADY),
        .rs2f_wreq_ack(rs2f_wreq_ack));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\sect_cnt_reg_n_0_[0] ),
        .I1(first_sect),
        .O(\sect_addr_buf[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(first_sect),
        .O(\sect_addr_buf[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\sect_cnt_reg_n_0_[2] ),
        .I1(first_sect),
        .O(\sect_addr_buf[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\sect_cnt_reg_n_0_[3] ),
        .I1(first_sect),
        .O(\sect_addr_buf[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(first_sect),
        .O(\sect_addr_buf[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\sect_cnt_reg_n_0_[5] ),
        .I1(first_sect),
        .O(\sect_addr_buf[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\sect_cnt_reg_n_0_[6] ),
        .I1(first_sect),
        .O(\sect_addr_buf[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(first_sect),
        .O(\sect_addr_buf[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(first_sect),
        .O(\sect_addr_buf[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\sect_cnt_reg_n_0_[9] ),
        .I1(first_sect),
        .O(\sect_addr_buf[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(first_sect),
        .O(\sect_addr_buf[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\sect_cnt_reg_n_0_[11] ),
        .I1(first_sect),
        .O(\sect_addr_buf[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\sect_cnt_reg_n_0_[12] ),
        .I1(first_sect),
        .O(\sect_addr_buf[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(first_sect),
        .O(\sect_addr_buf[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\sect_cnt_reg_n_0_[14] ),
        .I1(first_sect),
        .O(\sect_addr_buf[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\sect_cnt_reg_n_0_[15] ),
        .I1(first_sect),
        .O(\sect_addr_buf[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(first_sect),
        .O(\sect_addr_buf[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\sect_cnt_reg_n_0_[17] ),
        .I1(first_sect),
        .O(\sect_addr_buf[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[30]_i_1 
       (.I0(\sect_cnt_reg_n_0_[18] ),
        .I1(first_sect),
        .O(\sect_addr_buf[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[31]_i_2 
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(first_sect),
        .O(\sect_addr_buf[31]_i_2_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_addr_buf[12]_i_1_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_addr_buf[13]_i_1_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_addr_buf[14]_i_1_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_addr_buf[15]_i_1_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_addr_buf[16]_i_1_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_addr_buf[17]_i_1_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_addr_buf[18]_i_1_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_addr_buf[19]_i_1_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_addr_buf[20]_i_1_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_addr_buf[21]_i_1_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_addr_buf[22]_i_1_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_addr_buf[23]_i_1_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_addr_buf[24]_i_1_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_addr_buf[25]_i_1_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_addr_buf[26]_i_1_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_addr_buf[27]_i_1_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_addr_buf[28]_i_1_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_addr_buf[29]_i_1_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_addr_buf[30]_i_1_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_addr_buf[31]_i_2_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_25 ),
        .D(fifo_wreq_n_34),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_25 ),
        .D(fifo_wreq_n_24),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_25 ),
        .D(fifo_wreq_n_23),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_25 ),
        .D(fifo_wreq_n_22),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[12]_i_2 
       (.CI(\sect_cnt_reg[8]_i_2_n_0 ),
        .CO({\sect_cnt_reg[12]_i_2_n_0 ,\sect_cnt_reg[12]_i_2_n_1 ,\sect_cnt_reg[12]_i_2_n_2 ,\sect_cnt_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_25 ),
        .D(fifo_wreq_n_21),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_25 ),
        .D(fifo_wreq_n_20),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_25 ),
        .D(fifo_wreq_n_19),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_25 ),
        .D(fifo_wreq_n_18),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[16]_i_2 
       (.CI(\sect_cnt_reg[12]_i_2_n_0 ),
        .CO({\sect_cnt_reg[16]_i_2_n_0 ,\sect_cnt_reg[16]_i_2_n_1 ,\sect_cnt_reg[16]_i_2_n_2 ,\sect_cnt_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_25 ),
        .D(fifo_wreq_n_17),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_25 ),
        .D(fifo_wreq_n_16),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_25 ),
        .D(fifo_wreq_n_15),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[19]_i_3 
       (.CI(\sect_cnt_reg[16]_i_2_n_0 ),
        .CO({\NLW_sect_cnt_reg[19]_i_3_CO_UNCONNECTED [3:2],\sect_cnt_reg[19]_i_3_n_2 ,\sect_cnt_reg[19]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_cnt_reg[19]_i_3_O_UNCONNECTED [3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_25 ),
        .D(fifo_wreq_n_33),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_25 ),
        .D(fifo_wreq_n_32),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_25 ),
        .D(fifo_wreq_n_31),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_25 ),
        .D(fifo_wreq_n_30),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\sect_cnt_reg[4]_i_2_n_0 ,\sect_cnt_reg[4]_i_2_n_1 ,\sect_cnt_reg[4]_i_2_n_2 ,\sect_cnt_reg[4]_i_2_n_3 }),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_25 ),
        .D(fifo_wreq_n_29),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_25 ),
        .D(fifo_wreq_n_28),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_25 ),
        .D(fifo_wreq_n_27),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_25 ),
        .D(fifo_wreq_n_26),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[8]_i_2 
       (.CI(\sect_cnt_reg[4]_i_2_n_0 ),
        .CO({\sect_cnt_reg[8]_i_2_n_0 ,\sect_cnt_reg[8]_i_2_n_1 ,\sect_cnt_reg[8]_i_2_n_2 ,\sect_cnt_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_25 ),
        .D(fifo_wreq_n_25),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_36 ),
        .Q(\sect_end_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_30 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_31 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(\m_axi_m_V_AWLEN[3] [0]),
        .I1(throttl_cnt10_out__3),
        .I2(\throttl_cnt_reg[1]_1 [0]),
        .O(\throttl_cnt_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \throttl_cnt[1]_i_1 
       (.I0(\m_axi_m_V_AWLEN[3] [1]),
        .I1(throttl_cnt10_out__3),
        .I2(\throttl_cnt_reg[1]_1 [0]),
        .I3(\throttl_cnt_reg[1]_1 [1]),
        .O(\throttl_cnt_reg[1] [1]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \throttl_cnt[7]_i_1 
       (.I0(throttl_cnt10_out__3),
        .I1(\throttl_cnt_reg[7] ),
        .I2(m_axi_m_V_WVALID),
        .I3(m_axi_m_V_WREADY),
        .O(\throttl_cnt_reg[0] ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \throttl_cnt[7]_i_3 
       (.I0(AWREADY_Dummy),
        .I1(AWVALID_Dummy),
        .I2(\m_axi_m_V_AWLEN[3] [1]),
        .I3(\m_axi_m_V_AWLEN[3] [0]),
        .I4(\m_axi_m_V_AWLEN[3] [2]),
        .O(throttl_cnt10_out__3));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_12 ),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30ns_28bkb
   (D,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [56:0]D;
  input [14:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire [56:0]D;
  wire ap_clk;
  wire grp_fu_308_ce;
  wire [14:0]in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30ns_28bkb_MulnS_0 mixer_mul_30ns_28bkb_MulnS_0_U
       (.D(D),
        .ap_clk(ap_clk),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0(in0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30ns_28bkb_MulnS_0
   (D,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [56:0]D;
  input [14:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire [56:0]D;
  wire [29:17]a_reg0;
  wire ap_clk;
  wire [27:0]b_reg0;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [10:0]buff0_reg__1;
  wire \buff0_reg_n_0_[11] ;
  wire \buff0_reg_n_0_[12] ;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  wire buff4_reg__1_n_75;
  wire buff4_reg__1_n_76;
  wire buff4_reg__1_n_77;
  wire buff4_reg__1_n_78;
  wire buff4_reg__1_n_79;
  wire buff4_reg__1_n_80;
  wire buff4_reg__1_n_81;
  wire buff4_reg__1_n_82;
  wire grp_fu_308_ce;
  (* RTL_KEEP = "true" *) wire [14:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_31;
  (* RTL_KEEP = "true" *) wire n_0_32;
  (* RTL_KEEP = "true" *) wire n_0_33;
  (* RTL_KEEP = "true" *) wire n_0_34;
  (* RTL_KEEP = "true" *) wire n_0_35;
  (* RTL_KEEP = "true" *) wire n_0_36;
  (* RTL_KEEP = "true" *) wire n_0_37;
  (* RTL_KEEP = "true" *) wire n_0_38;
  (* RTL_KEEP = "true" *) wire n_0_39;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_40;
  (* RTL_KEEP = "true" *) wire n_0_41;
  (* RTL_KEEP = "true" *) wire n_0_42;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_25),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_24),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_23),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_22),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_21),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_20),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_19),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_18),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_17),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_16),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_15),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_14),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_13),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_12),
        .Q(b_reg0[0]),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_2),
        .Q(b_reg0[10]),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_1),
        .Q(b_reg0[11]),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_0),
        .Q(b_reg0[12]),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[0]),
        .Q(b_reg0[13]),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[1]),
        .Q(b_reg0[14]),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[2]),
        .Q(b_reg0[15]),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[3]),
        .Q(b_reg0[16]),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[4]),
        .Q(b_reg0[17]),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[5]),
        .Q(b_reg0[18]),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[6]),
        .Q(b_reg0[19]),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_11),
        .Q(b_reg0[1]),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[7]),
        .Q(b_reg0[20]),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[8]),
        .Q(b_reg0[21]),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[9]),
        .Q(b_reg0[22]),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[10]),
        .Q(b_reg0[23]),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[11]),
        .Q(b_reg0[24]),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[12]),
        .Q(b_reg0[25]),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[13]),
        .Q(b_reg0[26]),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[14]),
        .Q(b_reg0[27]),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_10),
        .Q(b_reg0[2]),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_9),
        .Q(b_reg0[3]),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_8),
        .Q(b_reg0[4]),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_7),
        .Q(b_reg0[5]),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_6),
        .Q(b_reg0[6]),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_5),
        .Q(b_reg0[7]),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_4),
        .Q(b_reg0[8]),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_3),
        .Q(b_reg0[9]),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[17]),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[17]),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[27]),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[27]),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[28]),
        .Q(\buff0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[29]),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[18]),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[18]),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[19]),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[19]),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[20]),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[20]),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[21]),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[21]),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[22]),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[22]),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[23]),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[23]),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[24]),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[24]),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[25]),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[25]),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[26]),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[26]),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[3:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({b_reg0[27],b_reg0[27],b_reg0[27],b_reg0[27],b_reg0[27],b_reg0[27],b_reg0[27],b_reg0[27:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b_reg0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_105),
        .Q(D[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(D[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_95),
        .Q(D[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(D[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_94),
        .Q(D[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(D[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_93),
        .Q(D[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(D[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_92),
        .Q(D[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(D[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_91),
        .Q(D[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(D[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_90),
        .Q(D[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(D[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_89),
        .Q(D[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(D[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_104),
        .Q(D[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(D[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_103),
        .Q(D[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(D[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_102),
        .Q(D[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(D[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_101),
        .Q(D[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(D[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_100),
        .Q(D[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(D[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_99),
        .Q(D[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(D[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_98),
        .Q(D[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(D[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_97),
        .Q(D[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(D[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_96),
        .Q(D[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(D[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg_n_0_[12] ,\buff0_reg_n_0_[11] ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg__1_n_75,buff4_reg__1_n_76,buff4_reg__1_n_77,buff4_reg__1_n_78,buff4_reg__1_n_79,buff4_reg__1_n_80,buff4_reg__1_n_81,buff4_reg__1_n_82,D[56:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b1),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b1),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b1),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b1),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b1),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b1),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b1),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b1),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b1),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(n_0_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b1),
        .O(n_0_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(n_0_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b1),
        .O(n_0_34));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(n_0_35));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b1),
        .O(n_0_36));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(n_0_37));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b1),
        .O(n_0_38));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(n_0_39));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b1),
        .O(n_0_40));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b1),
        .O(n_0_41));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(n_0_42));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(n_0_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe
   (D,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [57:0]D;
  input [28:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire [57:0]D;
  wire ap_clk;
  wire grp_fu_308_ce;
  wire [28:0]in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_5 mixer_mul_31ns_29dEe_MulnS_2_U
       (.D(D),
        .ap_clk(ap_clk),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0(in0));
endmodule

(* ORIG_REF_NAME = "mixer_mul_31ns_29dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_0
   (D,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [57:0]D;
  input [28:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire [57:0]D;
  wire ap_clk;
  wire grp_fu_308_ce;
  wire [28:0]in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_4 mixer_mul_31ns_29dEe_MulnS_2_U
       (.D(D),
        .ap_clk(ap_clk),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0(in0));
endmodule

(* ORIG_REF_NAME = "mixer_mul_31ns_29dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_1
   (D,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [57:0]D;
  input [28:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire [57:0]D;
  wire ap_clk;
  wire grp_fu_308_ce;
  wire [28:0]in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_3 mixer_mul_31ns_29dEe_MulnS_2_U
       (.D(D),
        .ap_clk(ap_clk),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0(in0));
endmodule

(* ORIG_REF_NAME = "mixer_mul_31ns_29dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_2
   (D,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [57:0]D;
  input [28:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire [57:0]D;
  wire ap_clk;
  wire grp_fu_308_ce;
  wire [28:0]in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2 mixer_mul_31ns_29dEe_MulnS_2_U
       (.D(D),
        .ap_clk(ap_clk),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0(in0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2
   (D,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [57:0]D;
  input [28:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire [57:0]D;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [11:0]buff0_reg__1;
  wire \buff0_reg_n_0_[12] ;
  wire \buff0_reg_n_0_[13] ;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  wire buff4_reg__1_n_75;
  wire buff4_reg__1_n_76;
  wire buff4_reg__1_n_77;
  wire buff4_reg__1_n_78;
  wire buff4_reg__1_n_79;
  wire buff4_reg__1_n_80;
  wire buff4_reg__1_n_81;
  wire grp_fu_308_ce;
  (* RTL_KEEP = "true" *) wire [28:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_13),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_12),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_11),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_10),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_9),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_8),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_7),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_6),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_5),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_4),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_3),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_2),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_1),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_0),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[0]),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[10]),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[11]),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[12]),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[13]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[14]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[15]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[16]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[1]),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[2]),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[3]),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[4]),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[5]),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[6]),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[7]),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[8]),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[9]),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(buff0_reg__1[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[16] ,\b_reg0_reg_n_0_[15] ,\b_reg0_reg_n_0_[14] ,\b_reg0_reg_n_0_[13] ,\b_reg0_reg_n_0_[12] ,\b_reg0_reg_n_0_[11] ,\b_reg0_reg_n_0_[10] ,\b_reg0_reg_n_0_[9] ,\b_reg0_reg_n_0_[8] ,\b_reg0_reg_n_0_[7] ,\b_reg0_reg_n_0_[6] ,\b_reg0_reg_n_0_[5] ,\b_reg0_reg_n_0_[4] ,\b_reg0_reg_n_0_[3] ,\b_reg0_reg_n_0_[2] ,\b_reg0_reg_n_0_[1] ,\b_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_105),
        .Q(D[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(D[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_95),
        .Q(D[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(D[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_94),
        .Q(D[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(D[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_93),
        .Q(D[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(D[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_92),
        .Q(D[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(D[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_91),
        .Q(D[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(D[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_90),
        .Q(D[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(D[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_89),
        .Q(D[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(D[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_104),
        .Q(D[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(D[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_103),
        .Q(D[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(D[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_102),
        .Q(D[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(D[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_101),
        .Q(D[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(D[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_100),
        .Q(D[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(D[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_99),
        .Q(D[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(D[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_98),
        .Q(D[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(D[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_97),
        .Q(D[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(D[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_96),
        .Q(D[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(D[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg_n_0_[13] ,\buff0_reg_n_0_[12] ,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg__1_n_75,buff4_reg__1_n_76,buff4_reg__1_n_77,buff4_reg__1_n_78,buff4_reg__1_n_79,buff4_reg__1_n_80,buff4_reg__1_n_81,D[57:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b1),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b1),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b1),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b1),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b1),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b1),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b1),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b1),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b1),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b1),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b1),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b1),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b1),
        .O(n_0_9));
endmodule

(* ORIG_REF_NAME = "mixer_mul_31ns_29dEe_MulnS_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_3
   (D,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [57:0]D;
  input [28:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire [57:0]D;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [11:0]buff0_reg__1;
  wire \buff0_reg_n_0_[12] ;
  wire \buff0_reg_n_0_[13] ;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  wire buff4_reg__1_n_75;
  wire buff4_reg__1_n_76;
  wire buff4_reg__1_n_77;
  wire buff4_reg__1_n_78;
  wire buff4_reg__1_n_79;
  wire buff4_reg__1_n_80;
  wire buff4_reg__1_n_81;
  wire grp_fu_308_ce;
  (* RTL_KEEP = "true" *) wire [28:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_13),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_12),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_11),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_10),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_9),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_8),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_7),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_6),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_5),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_4),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_3),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_2),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_1),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_0),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[0]),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[10]),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[11]),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[12]),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[13]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[14]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[15]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[16]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[1]),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[2]),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[3]),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[4]),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[5]),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[6]),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[7]),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[8]),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[9]),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(buff0_reg__1[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[16] ,\b_reg0_reg_n_0_[15] ,\b_reg0_reg_n_0_[14] ,\b_reg0_reg_n_0_[13] ,\b_reg0_reg_n_0_[12] ,\b_reg0_reg_n_0_[11] ,\b_reg0_reg_n_0_[10] ,\b_reg0_reg_n_0_[9] ,\b_reg0_reg_n_0_[8] ,\b_reg0_reg_n_0_[7] ,\b_reg0_reg_n_0_[6] ,\b_reg0_reg_n_0_[5] ,\b_reg0_reg_n_0_[4] ,\b_reg0_reg_n_0_[3] ,\b_reg0_reg_n_0_[2] ,\b_reg0_reg_n_0_[1] ,\b_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_105),
        .Q(D[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(D[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_95),
        .Q(D[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(D[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_94),
        .Q(D[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(D[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_93),
        .Q(D[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(D[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_92),
        .Q(D[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(D[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_91),
        .Q(D[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(D[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_90),
        .Q(D[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(D[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_89),
        .Q(D[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(D[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_104),
        .Q(D[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(D[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_103),
        .Q(D[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(D[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_102),
        .Q(D[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(D[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_101),
        .Q(D[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(D[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_100),
        .Q(D[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(D[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_99),
        .Q(D[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(D[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_98),
        .Q(D[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(D[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_97),
        .Q(D[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(D[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_96),
        .Q(D[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(D[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg_n_0_[13] ,\buff0_reg_n_0_[12] ,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg__1_n_75,buff4_reg__1_n_76,buff4_reg__1_n_77,buff4_reg__1_n_78,buff4_reg__1_n_79,buff4_reg__1_n_80,buff4_reg__1_n_81,D[57:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b1),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b1),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b1),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b1),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b1),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b1),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b1),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b1),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b1),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b1),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b1),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b1),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b1),
        .O(n_0_9));
endmodule

(* ORIG_REF_NAME = "mixer_mul_31ns_29dEe_MulnS_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_4
   (D,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [57:0]D;
  input [28:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire [57:0]D;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [11:0]buff0_reg__1;
  wire \buff0_reg_n_0_[12] ;
  wire \buff0_reg_n_0_[13] ;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  wire buff4_reg__1_n_75;
  wire buff4_reg__1_n_76;
  wire buff4_reg__1_n_77;
  wire buff4_reg__1_n_78;
  wire buff4_reg__1_n_79;
  wire buff4_reg__1_n_80;
  wire buff4_reg__1_n_81;
  wire grp_fu_308_ce;
  (* RTL_KEEP = "true" *) wire [28:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_13),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_12),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_11),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_10),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_9),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_8),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_7),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_6),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_5),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_4),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_3),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_2),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_1),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_0),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[0]),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[10]),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[11]),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[12]),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[13]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[14]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[15]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[16]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[1]),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[2]),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[3]),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[4]),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[5]),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[6]),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[7]),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[8]),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[9]),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(buff0_reg__1[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[16] ,\b_reg0_reg_n_0_[15] ,\b_reg0_reg_n_0_[14] ,\b_reg0_reg_n_0_[13] ,\b_reg0_reg_n_0_[12] ,\b_reg0_reg_n_0_[11] ,\b_reg0_reg_n_0_[10] ,\b_reg0_reg_n_0_[9] ,\b_reg0_reg_n_0_[8] ,\b_reg0_reg_n_0_[7] ,\b_reg0_reg_n_0_[6] ,\b_reg0_reg_n_0_[5] ,\b_reg0_reg_n_0_[4] ,\b_reg0_reg_n_0_[3] ,\b_reg0_reg_n_0_[2] ,\b_reg0_reg_n_0_[1] ,\b_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_105),
        .Q(D[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(D[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_95),
        .Q(D[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(D[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_94),
        .Q(D[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(D[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_93),
        .Q(D[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(D[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_92),
        .Q(D[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(D[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_91),
        .Q(D[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(D[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_90),
        .Q(D[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(D[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_89),
        .Q(D[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(D[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_104),
        .Q(D[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(D[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_103),
        .Q(D[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(D[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_102),
        .Q(D[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(D[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_101),
        .Q(D[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(D[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_100),
        .Q(D[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(D[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_99),
        .Q(D[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(D[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_98),
        .Q(D[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(D[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_97),
        .Q(D[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(D[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_96),
        .Q(D[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(D[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg_n_0_[13] ,\buff0_reg_n_0_[12] ,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg__1_n_75,buff4_reg__1_n_76,buff4_reg__1_n_77,buff4_reg__1_n_78,buff4_reg__1_n_79,buff4_reg__1_n_80,buff4_reg__1_n_81,D[57:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b1),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b1),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b1),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b1),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b1),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b1),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b1),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b1),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b1),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b1),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b1),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b1),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b1),
        .O(n_0_9));
endmodule

(* ORIG_REF_NAME = "mixer_mul_31ns_29dEe_MulnS_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_5
   (D,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [57:0]D;
  input [28:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire [57:0]D;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [11:0]buff0_reg__1;
  wire \buff0_reg_n_0_[12] ;
  wire \buff0_reg_n_0_[13] ;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  wire buff4_reg__1_n_75;
  wire buff4_reg__1_n_76;
  wire buff4_reg__1_n_77;
  wire buff4_reg__1_n_78;
  wire buff4_reg__1_n_79;
  wire buff4_reg__1_n_80;
  wire buff4_reg__1_n_81;
  wire grp_fu_308_ce;
  (* RTL_KEEP = "true" *) wire [28:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_13),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_12),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_11),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_10),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_9),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_8),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_7),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_6),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_5),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_4),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_3),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_2),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_1),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_0),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[0]),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[10]),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[11]),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[12]),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[13]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[14]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[15]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[16]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[1]),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[2]),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[3]),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[4]),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[5]),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[6]),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[7]),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[8]),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[9]),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(buff0_reg__1[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[16] ,\b_reg0_reg_n_0_[15] ,\b_reg0_reg_n_0_[14] ,\b_reg0_reg_n_0_[13] ,\b_reg0_reg_n_0_[12] ,\b_reg0_reg_n_0_[11] ,\b_reg0_reg_n_0_[10] ,\b_reg0_reg_n_0_[9] ,\b_reg0_reg_n_0_[8] ,\b_reg0_reg_n_0_[7] ,\b_reg0_reg_n_0_[6] ,\b_reg0_reg_n_0_[5] ,\b_reg0_reg_n_0_[4] ,\b_reg0_reg_n_0_[3] ,\b_reg0_reg_n_0_[2] ,\b_reg0_reg_n_0_[1] ,\b_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_105),
        .Q(D[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(D[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_95),
        .Q(D[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(D[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_94),
        .Q(D[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(D[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_93),
        .Q(D[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(D[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_92),
        .Q(D[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(D[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_91),
        .Q(D[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(D[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_90),
        .Q(D[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(D[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_89),
        .Q(D[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(D[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_104),
        .Q(D[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(D[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_103),
        .Q(D[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(D[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_102),
        .Q(D[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(D[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_101),
        .Q(D[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(D[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_100),
        .Q(D[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(D[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_99),
        .Q(D[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(D[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_98),
        .Q(D[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(D[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_97),
        .Q(D[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(D[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_96),
        .Q(D[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(D[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg_n_0_[13] ,\buff0_reg_n_0_[12] ,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg__1_n_75,buff4_reg__1_n_76,buff4_reg__1_n_77,buff4_reg__1_n_78,buff4_reg__1_n_79,buff4_reg__1_n_80,buff4_reg__1_n_81,D[57:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b1),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b1),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b1),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b1),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b1),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b1),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b1),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b1),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b1),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b1),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b1),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b1),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b1),
        .O(n_0_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_32ns_28cud
   (D,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [58:0]D;
  input [14:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire [58:0]D;
  wire ap_clk;
  wire grp_fu_308_ce;
  wire [14:0]in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_32ns_28cud_MulnS_1 mixer_mul_32ns_28cud_MulnS_1_U
       (.D(D),
        .ap_clk(ap_clk),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0(in0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_32ns_28cud_MulnS_1
   (D,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [58:0]D;
  input [14:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire [58:0]D;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire \a_reg0_reg_n_0_[31] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [10:0]buff0_reg__1;
  wire \buff0_reg_n_0_[11] ;
  wire \buff0_reg_n_0_[12] ;
  wire \buff0_reg_n_0_[13] ;
  wire \buff0_reg_n_0_[14] ;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  wire buff4_reg__1_n_75;
  wire buff4_reg__1_n_76;
  wire buff4_reg__1_n_77;
  wire buff4_reg__1_n_78;
  wire buff4_reg__1_n_79;
  wire buff4_reg__1_n_80;
  wire grp_fu_308_ce;
  (* RTL_KEEP = "true" *) wire [14:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_31;
  (* RTL_KEEP = "true" *) wire n_0_32;
  (* RTL_KEEP = "true" *) wire n_0_33;
  (* RTL_KEEP = "true" *) wire n_0_34;
  (* RTL_KEEP = "true" *) wire n_0_35;
  (* RTL_KEEP = "true" *) wire n_0_36;
  (* RTL_KEEP = "true" *) wire n_0_37;
  (* RTL_KEEP = "true" *) wire n_0_38;
  (* RTL_KEEP = "true" *) wire n_0_39;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_40;
  (* RTL_KEEP = "true" *) wire n_0_41;
  (* RTL_KEEP = "true" *) wire n_0_42;
  (* RTL_KEEP = "true" *) wire n_0_43;
  (* RTL_KEEP = "true" *) wire n_0_44;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_27),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_26),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_25),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_24),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_23),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_22),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_21),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_20),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_19),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_18),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_17),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_16),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_15),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_14),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_13),
        .Q(\a_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_12),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_2),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_1),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_0),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[0]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[1]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[2]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[3]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[4]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[5]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[6]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_11),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[7]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[8]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[9]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[10]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[11]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[12]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[13]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[14]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_10),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_9),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_8),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_7),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_6),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_5),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_4),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_3),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43,n_0_44}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[3:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43,n_0_44}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[16] ,\b_reg0_reg_n_0_[15] ,\b_reg0_reg_n_0_[14] ,\b_reg0_reg_n_0_[13] ,\b_reg0_reg_n_0_[12] ,\b_reg0_reg_n_0_[11] ,\b_reg0_reg_n_0_[10] ,\b_reg0_reg_n_0_[9] ,\b_reg0_reg_n_0_[8] ,\b_reg0_reg_n_0_[7] ,\b_reg0_reg_n_0_[6] ,\b_reg0_reg_n_0_[5] ,\b_reg0_reg_n_0_[4] ,\b_reg0_reg_n_0_[3] ,\b_reg0_reg_n_0_[2] ,\b_reg0_reg_n_0_[1] ,\b_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[31] ,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_105),
        .Q(D[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(D[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_95),
        .Q(D[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(D[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_94),
        .Q(D[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(D[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_93),
        .Q(D[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(D[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_92),
        .Q(D[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(D[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_91),
        .Q(D[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(D[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_90),
        .Q(D[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(D[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_89),
        .Q(D[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(D[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_104),
        .Q(D[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(D[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_103),
        .Q(D[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(D[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_102),
        .Q(D[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(D[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_101),
        .Q(D[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(D[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_100),
        .Q(D[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(D[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_99),
        .Q(D[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(D[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_98),
        .Q(D[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(D[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_97),
        .Q(D[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(D[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff3_reg__0_n_96),
        .Q(D[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(D[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg_n_0_[14] ,\buff0_reg_n_0_[13] ,\buff0_reg_n_0_[12] ,\buff0_reg_n_0_[11] ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg__1_n_75,buff4_reg__1_n_76,buff4_reg__1_n_77,buff4_reg__1_n_78,buff4_reg__1_n_79,buff4_reg__1_n_80,D[58:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b1),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b1),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b1),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b1),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b1),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b1),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b1),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b1),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b1),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(n_0_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b1),
        .O(n_0_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(n_0_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b1),
        .O(n_0_34));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(n_0_35));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b1),
        .O(n_0_36));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(n_0_37));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b1),
        .O(n_0_38));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(n_0_39));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b1),
        .O(n_0_40));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(n_0_41));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b1),
        .O(n_0_42));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b1),
        .O(n_0_43));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(n_0_44));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(n_0_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14nfYi
   (D,
    Q,
    grp_fu_969_ce,
    ap_clk);
  output [27:0]D;
  input [13:0]Q;
  input grp_fu_969_ce;
  input ap_clk;

  wire [27:0]D;
  wire [13:0]Q;
  wire ap_clk;
  wire grp_fu_969_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14nfYi_DSP48_1 mixer_mul_mul_14nfYi_DSP48_1_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_969_ce(grp_fu_969_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14nfYi_DSP48_1
   (D,
    Q,
    grp_fu_969_ce,
    ap_clk);
  output [27:0]D;
  input [13:0]Q;
  input grp_fu_969_ce;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [27:0]D;
  (* RTL_KEEP = "true" *) wire [13:0]Q;
  wire ap_clk;
  wire grp_fu_969_ce;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b1),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b1),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b1),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b1),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b1),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b1),
        .O(n_0_9));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[13],Q[13],Q[13],Q[13],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_969_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_969_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_969_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14seOg
   (D,
    Q,
    grp_fu_963_ce,
    ap_clk);
  output [27:0]D;
  input [13:0]Q;
  input grp_fu_963_ce;
  input ap_clk;

  wire [27:0]D;
  wire [13:0]Q;
  wire ap_clk;
  wire grp_fu_963_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14seOg_DSP48_0 mixer_mul_mul_14seOg_DSP48_0_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_963_ce(grp_fu_963_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14seOg_DSP48_0
   (D,
    Q,
    grp_fu_963_ce,
    ap_clk);
  output [27:0]D;
  input [13:0]Q;
  input grp_fu_963_ce;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [27:0]D;
  (* RTL_KEEP = "true" *) wire [13:0]Q;
  wire ap_clk;
  wire grp_fu_963_ce;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b1),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b1),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b1),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b1),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(n_0_9));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[13],Q[13],Q[13],Q[13],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_963_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_963_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_963_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "pwm_mixer_0_1,mixer,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "mixer,Vivado 2017.4" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_m_V_AWADDR,
    m_axi_m_V_AWLEN,
    m_axi_m_V_AWSIZE,
    m_axi_m_V_AWBURST,
    m_axi_m_V_AWLOCK,
    m_axi_m_V_AWREGION,
    m_axi_m_V_AWCACHE,
    m_axi_m_V_AWPROT,
    m_axi_m_V_AWQOS,
    m_axi_m_V_AWVALID,
    m_axi_m_V_AWREADY,
    m_axi_m_V_WDATA,
    m_axi_m_V_WSTRB,
    m_axi_m_V_WLAST,
    m_axi_m_V_WVALID,
    m_axi_m_V_WREADY,
    m_axi_m_V_BRESP,
    m_axi_m_V_BVALID,
    m_axi_m_V_BREADY,
    m_axi_m_V_ARADDR,
    m_axi_m_V_ARLEN,
    m_axi_m_V_ARSIZE,
    m_axi_m_V_ARBURST,
    m_axi_m_V_ARLOCK,
    m_axi_m_V_ARREGION,
    m_axi_m_V_ARCACHE,
    m_axi_m_V_ARPROT,
    m_axi_m_V_ARQOS,
    m_axi_m_V_ARVALID,
    m_axi_m_V_ARREADY,
    m_axi_m_V_RDATA,
    m_axi_m_V_RRESP,
    m_axi_m_V_RLAST,
    m_axi_m_V_RVALID,
    m_axi_m_V_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:m_axi_m_V, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWADDR" *) output [31:0]m_axi_m_V_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWLEN" *) output [7:0]m_axi_m_V_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWSIZE" *) output [2:0]m_axi_m_V_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWBURST" *) output [1:0]m_axi_m_V_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWLOCK" *) output [1:0]m_axi_m_V_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWREGION" *) output [3:0]m_axi_m_V_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWCACHE" *) output [3:0]m_axi_m_V_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWPROT" *) output [2:0]m_axi_m_V_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWQOS" *) output [3:0]m_axi_m_V_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWVALID" *) output m_axi_m_V_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWREADY" *) input m_axi_m_V_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WDATA" *) output [31:0]m_axi_m_V_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WSTRB" *) output [3:0]m_axi_m_V_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WLAST" *) output m_axi_m_V_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WVALID" *) output m_axi_m_V_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WREADY" *) input m_axi_m_V_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V BRESP" *) input [1:0]m_axi_m_V_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V BVALID" *) input m_axi_m_V_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V BREADY" *) output m_axi_m_V_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARADDR" *) output [31:0]m_axi_m_V_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARLEN" *) output [7:0]m_axi_m_V_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARSIZE" *) output [2:0]m_axi_m_V_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARBURST" *) output [1:0]m_axi_m_V_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARLOCK" *) output [1:0]m_axi_m_V_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARREGION" *) output [3:0]m_axi_m_V_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARCACHE" *) output [3:0]m_axi_m_V_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARPROT" *) output [2:0]m_axi_m_V_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARQOS" *) output [3:0]m_axi_m_V_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARVALID" *) output m_axi_m_V_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARREADY" *) input m_axi_m_V_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RDATA" *) input [31:0]m_axi_m_V_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RRESP" *) input [1:0]m_axi_m_V_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RLAST" *) input m_axi_m_V_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RVALID" *) input m_axi_m_V_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_m_V, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_m_V_RREADY;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:0]m_axi_m_V_ARADDR;
  wire [1:0]m_axi_m_V_ARBURST;
  wire [3:0]m_axi_m_V_ARCACHE;
  wire [7:0]m_axi_m_V_ARLEN;
  wire [1:0]m_axi_m_V_ARLOCK;
  wire [2:0]m_axi_m_V_ARPROT;
  wire [3:0]m_axi_m_V_ARQOS;
  wire m_axi_m_V_ARREADY;
  wire [3:0]m_axi_m_V_ARREGION;
  wire [2:0]m_axi_m_V_ARSIZE;
  wire m_axi_m_V_ARVALID;
  wire [31:0]m_axi_m_V_AWADDR;
  wire [1:0]m_axi_m_V_AWBURST;
  wire [3:0]m_axi_m_V_AWCACHE;
  wire [7:0]m_axi_m_V_AWLEN;
  wire [1:0]m_axi_m_V_AWLOCK;
  wire [2:0]m_axi_m_V_AWPROT;
  wire [3:0]m_axi_m_V_AWQOS;
  wire m_axi_m_V_AWREADY;
  wire [3:0]m_axi_m_V_AWREGION;
  wire [2:0]m_axi_m_V_AWSIZE;
  wire m_axi_m_V_AWVALID;
  wire m_axi_m_V_BREADY;
  wire [1:0]m_axi_m_V_BRESP;
  wire m_axi_m_V_BVALID;
  wire [31:0]m_axi_m_V_RDATA;
  wire m_axi_m_V_RLAST;
  wire m_axi_m_V_RREADY;
  wire [1:0]m_axi_m_V_RRESP;
  wire m_axi_m_V_RVALID;
  wire [31:0]m_axi_m_V_WDATA;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire [3:0]m_axi_m_V_WSTRB;
  wire m_axi_m_V_WVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [0:0]NLW_inst_m_axi_m_V_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_WUSER_UNCONNECTED;

  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_M_V_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_M_V_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_M_V_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_M_V_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_M_V_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_M_V_DATA_WIDTH = "32" *) 
  (* C_M_AXI_M_V_ID_WIDTH = "1" *) 
  (* C_M_AXI_M_V_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_M_V_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_M_V_TARGET_ADDR = "0" *) 
  (* C_M_AXI_M_V_USER_VALUE = "0" *) 
  (* C_M_AXI_M_V_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_M_V_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp0_stage0 = "6'b000001" *) 
  (* ap_ST_fsm_pp0_stage1 = "6'b000010" *) 
  (* ap_ST_fsm_pp0_stage2 = "6'b000100" *) 
  (* ap_ST_fsm_pp0_stage3 = "6'b001000" *) 
  (* ap_ST_fsm_pp0_stage4 = "6'b010000" *) 
  (* ap_ST_fsm_pp0_stage5 = "6'b100000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_m_V_ARADDR(m_axi_m_V_ARADDR),
        .m_axi_m_V_ARBURST(m_axi_m_V_ARBURST),
        .m_axi_m_V_ARCACHE(m_axi_m_V_ARCACHE),
        .m_axi_m_V_ARID(NLW_inst_m_axi_m_V_ARID_UNCONNECTED[0]),
        .m_axi_m_V_ARLEN(m_axi_m_V_ARLEN),
        .m_axi_m_V_ARLOCK(m_axi_m_V_ARLOCK),
        .m_axi_m_V_ARPROT(m_axi_m_V_ARPROT),
        .m_axi_m_V_ARQOS(m_axi_m_V_ARQOS),
        .m_axi_m_V_ARREADY(m_axi_m_V_ARREADY),
        .m_axi_m_V_ARREGION(m_axi_m_V_ARREGION),
        .m_axi_m_V_ARSIZE(m_axi_m_V_ARSIZE),
        .m_axi_m_V_ARUSER(NLW_inst_m_axi_m_V_ARUSER_UNCONNECTED[0]),
        .m_axi_m_V_ARVALID(m_axi_m_V_ARVALID),
        .m_axi_m_V_AWADDR(m_axi_m_V_AWADDR),
        .m_axi_m_V_AWBURST(m_axi_m_V_AWBURST),
        .m_axi_m_V_AWCACHE(m_axi_m_V_AWCACHE),
        .m_axi_m_V_AWID(NLW_inst_m_axi_m_V_AWID_UNCONNECTED[0]),
        .m_axi_m_V_AWLEN(m_axi_m_V_AWLEN),
        .m_axi_m_V_AWLOCK(m_axi_m_V_AWLOCK),
        .m_axi_m_V_AWPROT(m_axi_m_V_AWPROT),
        .m_axi_m_V_AWQOS(m_axi_m_V_AWQOS),
        .m_axi_m_V_AWREADY(m_axi_m_V_AWREADY),
        .m_axi_m_V_AWREGION(m_axi_m_V_AWREGION),
        .m_axi_m_V_AWSIZE(m_axi_m_V_AWSIZE),
        .m_axi_m_V_AWUSER(NLW_inst_m_axi_m_V_AWUSER_UNCONNECTED[0]),
        .m_axi_m_V_AWVALID(m_axi_m_V_AWVALID),
        .m_axi_m_V_BID(1'b0),
        .m_axi_m_V_BREADY(m_axi_m_V_BREADY),
        .m_axi_m_V_BRESP(m_axi_m_V_BRESP),
        .m_axi_m_V_BUSER(1'b0),
        .m_axi_m_V_BVALID(m_axi_m_V_BVALID),
        .m_axi_m_V_RDATA(m_axi_m_V_RDATA),
        .m_axi_m_V_RID(1'b0),
        .m_axi_m_V_RLAST(m_axi_m_V_RLAST),
        .m_axi_m_V_RREADY(m_axi_m_V_RREADY),
        .m_axi_m_V_RRESP(m_axi_m_V_RRESP),
        .m_axi_m_V_RUSER(1'b0),
        .m_axi_m_V_RVALID(m_axi_m_V_RVALID),
        .m_axi_m_V_WDATA(m_axi_m_V_WDATA),
        .m_axi_m_V_WID(NLW_inst_m_axi_m_V_WID_UNCONNECTED[0]),
        .m_axi_m_V_WLAST(m_axi_m_V_WLAST),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .m_axi_m_V_WSTRB(m_axi_m_V_WSTRB),
        .m_axi_m_V_WUSER(NLW_inst_m_axi_m_V_WUSER_UNCONNECTED[0]),
        .m_axi_m_V_WVALID(m_axi_m_V_WVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
