// Seed: 340760301
module module_0 (
    input id_0,
    input id_1,
    input wire id_2,
    input id_3
    , id_6,
    output logic id_4,
    input id_5
);
  assign id_4 = id_2[1];
  if (id_0) logic id_7;
  else logic id_8;
  type_14 id_9 (id_2);
endmodule
