GRBM_CNTL__READ_TIMEOUT__SHIFT	,	V_147
AMDGPU_IB_FLAG_CE	,	V_272
"amdgpu: failed to get ib (%d).\n"	,	L_19
"ring test on %d succeeded in %d usecs\n"	,	L_16
"  UVD_UDEC_ADDR_CONFIG=0x%08X\n"	,	L_79
AMDGPU_PG_SUPPORT_GFX_PG	,	V_561
"Failed to load gfx firmware!\n"	,	L_45
reset_work	,	V_712
ARRAY_2D_TILED_THICK	,	V_49
mec_fw_version	,	V_366
gfx_v7_0_set_irq_funcs	,	F_147
"  CP_STALLED_STAT1 = 0x%08x\n"	,	L_60
mmSH_MEM_APE1_BASE	,	V_117
gfx_v7_0_enable_sclk_slowdown_on_pu	,	F_130
gfx_v7_0_halt_rlc	,	F_118
"  CP_STALLED_STAT2 = 0x%08x\n"	,	L_61
cp_hqd_pq_rptr_report_addr_hi	,	V_442
"  CP_STALLED_STAT3 = 0x%08x\n"	,	L_62
AMDGPU_GEM_DOMAIN_OA	,	V_641
unlikely	,	F_89
gpu_clock_mutex	,	V_600
SRBM_STATUS__GRBM_RQ_PENDING_MASK	,	V_684
ring_obj	,	V_626
scratch	,	V_213
"amdgpu: failed to get scratch reg (%d).\n"	,	L_18
gfx_v7_0_enable_sclk_slowdown_on_pd	,	F_131
CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK	,	V_592
amdgpu_ring_lock	,	F_36
"  CP_HQD_PQ_WPTR=0x%08X\n"	,	L_130
"  TA_CNTL_AUX=0x%08X\n"	,	L_84
AMD_CG_STATE_GATE	,	V_715
"(%d) pin HDP EOP bo failed\n"	,	L_28
gfx_v7_0_rlc_start	,	F_122
gfx_v7_0_ring_emit_semaphore	,	F_55
gfx_v7_0_enable_gds_pg	,	F_133
amdgpu_ring_init	,	F_152
amdgpu_fence_wait	,	F_64
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_334
RREG32	,	F_22
CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE_MASK	,	V_698
num_tile_pipes	,	V_150
amdgpu_ib_schedule	,	F_62
mmPA_SC_FORCE_EOV_MAX_CNTS	,	V_198
gfx_v7_0_ring_emit_fence_gfx	,	F_47
active_cu_number	,	V_571
RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD__SHIFT	,	V_597
GRBM_STATUS__CB_BUSY_MASK	,	V_672
gfx_v7_0_enable_gfx_cgpg	,	F_134
RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK	,	V_524
amdgpu_gds_reg_offset	,	V_614
"GFX 7.x registers\n"	,	L_52
"amdgpu: cp failed to lock ring %d (%d).\n"	,	L_15
"  CP_HQD_PQ_CONTROL=0x%08X\n"	,	L_133
i	,	V_86
j	,	V_94
k	,	V_484
"  CP_MQD_BASE_ADDR=0x%08X\n"	,	L_139
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_246
MC_FUS_DRAM1_BANK_ADDR_MAPPING	,	V_159
r	,	V_220
mmSX_DEBUG_1	,	V_181
ADDR_SURF_SAMPLE_SPLIT_2	,	V_43
cp_hqd_pq_base_hi	,	V_424
SRBM_SOFT_RESET__SOFT_RESET_GRBM_MASK	,	V_681
ADDR_SURF_SAMPLE_SPLIT_1	,	V_48
AMD_PG_STATE_GATE	,	V_717
gfx_v7_0_set_clockgating_state	,	F_175
ADDR_SURF_SAMPLE_SPLIT_8	,	V_44
mmCP_RB0_WPTR	,	V_349
gfx_v7_0_sw_init	,	F_149
GRBM_GFX_INDEX__SH_BROADCAST_WRITES_MASK	,	V_80
cp_hqd_pq_rptr	,	V_410
EVENT_TYPE	,	F_48
max_texture_channel_caches	,	V_134
cs_section_def	,	V_313
mmGPU_HDP_FLUSH_DONE	,	V_236
"  DB_DEBUG2=0x%08X\n"	,	L_88
WAIT_REG_MEM_OPERATION	,	F_44
mmCP_CPF_STALLED_STAT1	,	V_657
gfx_v7_0_cp_gfx_start	,	F_70
mmGDS_VMID0_SIZE	,	V_727
AMDGPU_RING_TYPE_GFX	,	V_256
reg	,	V_217
irq_type	,	V_630
mmRLC_SAVE_AND_RESTORE_BASE	,	V_589
amdgpu_ring_fini	,	F_154
"  RLC_LB_CNTR_INIT=0x%08X\n"	,	L_146
mmMC_SHARED_CHMAP	,	V_148
num_reg	,	V_214
mmCP_CPF_DEBUG	,	V_394
mmMC_ARB_RAMCFG	,	V_149
reg_list_size	,	V_469
"  CP_CPC_STATUS = 0x%08x\n"	,	L_68
"radeon/%s_mec.bin"	,	L_10
"  PA_SC_LINE_STIPPLE_STATE=0x%08X\n"	,	L_98
mmGRBM_GFX_INDEX	,	V_84
AMDGPU_CG_SUPPORT_GFX_CP_LS	,	V_529
int_sel	,	V_241
"(%d) gfx.ce_sync_offs wb alloc failed\n"	,	L_48
amdgpu_gfx_scratch_get	,	F_34
"  DB_DEBUG=0x%08X\n"	,	L_87
"(%d) create HDP EOP bo failed\n"	,	L_27
"  CP_MAX_CONTEXT=0x%08X\n"	,	L_102
CP_MQD_CONTROL__VMID_MASK	,	V_422
sh_mem_bases	,	V_107
RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY_MASK	,	V_487
sc_prim_fifo_size_backend	,	V_139
ce_sync_offs	,	V_455
RLC_SERDES_WR_CTRL__CGCG_OVERRIDE_0_MASK	,	V_521
"Too many (%d) compute rings!\n"	,	L_50
RLC_MAX_PG_CU__MAX_POWERED_UP_CU__SHIFT	,	V_579
mmSCRATCH_REG0	,	V_216
GRBM_STATUS__CP_COHERENCY_BUSY_MASK	,	V_680
"  CP_PQ_WPTR_POLL_CNTL=0x%08X\n"	,	L_125
"amdgpu: failed to schedule ib (%d).\n"	,	L_20
le32_to_cpu	,	F_68
ARRAY_3D_TILED_THICK	,	V_50
"  se: %d\n"	,	L_71
"  CP_MQD_CONTROL=0x%08X\n"	,	L_141
"comp %d.%d.%d"	,	L_51
gfx_v7_0_cp_gfx_enable	,	F_65
"  CP_CPF_BUSY_STAT = 0x%08x\n"	,	L_63
AMDGPU_GEM_DOMAIN_GTT	,	V_384
CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE_MASK	,	V_690
mmVGT_NUM_INSTANCES	,	V_196
gfx_v7_0_set_eop_interrupt_state	,	F_169
mmCP_RB_WPTR_DELAY	,	V_341
GRBM_STATUS__SC_BUSY_MASK	,	V_666
mmRLC_LB_CNTR_INIT	,	V_506
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_458
gfx_v7_0_is_idle	,	F_160
DEFAULT_SH_MEM_BASES	,	V_108
GRBM_STATUS__BCI_BUSY_MASK	,	V_667
DRM_DEBUG	,	F_2
num_gpus	,	V_163
pfp_fw	,	V_13
"  CP_HQD_PQ_RPTR=0x%08X\n"	,	L_129
RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN_MASK	,	V_546
queue_state	,	V_405
mem_size	,	V_616
number	,	V_575
tmp	,	V_128
mmCP_CE_UCODE_ADDR	,	V_309
"kabini"	,	L_5
CP_ME_CNTL__CE_HALT_MASK	,	V_287
gfx_v7_0_create_bitmask	,	F_20
HAWAII_GB_ADDR_CONFIG_GOLDEN	,	V_143
mmCP_PQ_WPTR_POLL_CNTL	,	V_403
cp_hqd_pq_base	,	V_423
mec2_fw_version	,	V_371
HAWAII_RB_BITMAP_WIDTH_PER_SH	,	V_98
"  PA_SC_RASTER_CONFIG_1=0x%08X\n"	,	L_73
gfx_v7_0_ring_set_wptr_gfx	,	F_79
CP_HQD_PQ_CONTROL__QUEUE_SIZE_MASK	,	V_429
handle	,	V_620
INDIRECT_BUFFER_VALID	,	V_279
pg_flags	,	V_549
mmCP_MEC_CNTL	,	V_360
rlc_fw_version	,	V_503
amdgpu_irq_add_id	,	F_150
save_restore_obj	,	V_461
AMDGPU_CG_SUPPORT_GFX_CGTS	,	V_534
mmPA_CL_ENHANCE	,	V_208
mmSCRATCH_ADDR	,	V_343
RLC_AUTO_PG_CTRL__AUTO_PG_EN_MASK	,	V_564
DRM_INFO	,	F_42
CHIP_KAVERI	,	V_9
"  UVD_UDEC_DB_ADDR_CONFIG=0x%08X\n"	,	L_80
GFX7_NUM_GFX_RINGS	,	V_621
GRBM_STATUS__GDS_BUSY_MASK	,	V_673
max_cu_per_sh	,	V_131
mmCP_SEM_WAIT_TIMER	,	V_339
"  CP_RB0_WPTR=0x%08X\n"	,	L_110
GRBM_STATUS2__RLC_BUSY_MASK	,	V_682
sh_per_se	,	V_89
enabled_rbs	,	V_96
gfx_v7_0_ring_set_wptr_compute	,	F_82
amd_clockgating_state	,	V_713
MEC_HPD_SIZE	,	V_382
multi_gpu_tile_size	,	V_164
mmRLC_GPR_REG2	,	V_496
"(%d) create RLC sr bo failed\n"	,	L_36
amdgpu_cu_info	,	V_572
"  CP_HPD_EOP_BASE_ADDR_HI=0x%08X\n"	,	L_121
ucode_feature_version	,	V_302
err	,	V_5
rlc	,	V_325
"(%d) create RLC cp table bo failed\n"	,	L_42
mmCB_CGTT_SCLK_CTRL	,	V_526
"  CP_RB_WPTR_DELAY=0x%08X\n"	,	L_107
cp_table_size	,	V_472
gfx_v7_0_enable_cp_pg	,	F_132
PA_CL_ENHANCE__NUM_CLIP_SEQ__SHIFT	,	V_210
PACKET3_INDIRECT_BUFFER_CONST	,	V_273
PACKET3_SET_CONTEXT_REG	,	V_330
gfx_v7_0_priv_reg_irq_funcs	,	V_724
"amdgpu: fence wait failed (%d).\n"	,	L_21
disabled_rbs	,	V_95
num_tile_mode_states	,	V_22
ce_ram_size	,	V_643
mmRLC_SERDES_NONCU_MASTER_BUSY	,	V_490
TILE_SPLIT	,	F_11
gws	,	V_617
gfx_v7_0_ring_emit_hdp_flush	,	F_43
"  CP_HQD_ACTIVE=0x%08X\n"	,	L_127
amdgpu_ring	,	V_218
need_ctx_switch	,	V_260
RLC_LB_CNTL__LOAD_BALANCE_ENABLE_MASK	,	V_483
ADDR_SURF_THIN_MICRO_TILING	,	V_45
RLC_CNTL__RLC_ENABLE_F32_MASK	,	V_493
CP_HQD_PQ_CONTROL__ENDIAN_SWAP__SHIFT	,	V_431
"kaveri"	,	L_4
"gfx7: Failed to load firmware \"%s\"\n"	,	L_13
cp_int_cntl	,	V_688
pipe	,	V_231
use_doorbell	,	V_386
buffer	,	V_599
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_42
gfx_v7_0_init_gfx_cgpg	,	F_140
mmSPI_CONFIG_CNTL_1	,	V_189
mmCP_HPD_EOP_VMID	,	V_397
"(%d) pin RLC sr bo failed\n"	,	L_37
gfx_v7_0_exit_rlc_safe_mode	,	F_120
amdgpu_ib	,	V_258
shader_engine_tile_size	,	V_162
amdgpu_ring_lockup_update	,	F_178
DIMM1ADDRMAP	,	V_157
"amdgpu: cp failed to lock ring (%d).\n"	,	L_24
current_ctx	,	V_261
cp_hqd_active	,	V_451
CGTS_SM_CTRL_REG__ON_MONITOR_ADD_EN_MASK	,	V_543
ADDR_SURF_P4_16x16	,	V_33
mmRLC_AUTO_PG_CTRL	,	V_563
mmRLC_GPM_STAT	,	V_494
mmRLC_GPU_CLOCK_COUNT_MSB	,	V_603
mmCP_RB0_RPTR_ADDR_HI	,	V_353
amdgpu_wb_free	,	F_155
bonaire_mqd	,	V_392
tmp1	,	V_568
tmp2	,	V_515
"SRBM_SOFT_RESET=0x%08X\n"	,	L_159
dst_ptr	,	V_465
emit_wait	,	V_250
GRBM_STATUS__SPI_BUSY_MASK	,	V_674
"radeon/%s_pfp.bin"	,	L_7
mem_row_size_in_kb	,	V_28
mc_shared_chmap	,	V_121
mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_459
mmRLC_MAX_PG_CU	,	V_577
se_num	,	V_76
"Failed to init MEC BOs!\n"	,	L_47
mmCP_HQD_PQ_DOORBELL_CONTROL	,	V_407
"  SPI_CONFIG_CNTL_1=0x%08X\n"	,	L_91
"  CP_INT_CNTL_RING0=0x%08X\n"	,	L_142
dimm11_addr_map	,	V_126
pfp_fw_version	,	V_297
"  GRBM_STATUS_SE3=0x%08X\n"	,	L_58
CP_MEC_CNTL__MEC_ME2_HALT_MASK	,	V_362
SH_MEM_CONFIG__ALIGNMENT_MODE__SHIFT	,	V_110
"  CP_RB_VMID=0x%08X\n"	,	L_108
gfx_v7_0_set_compute_eop_interrupt_state	,	F_166
sc_earlyz_tile_fifo_size	,	V_141
mmCP_HQD_PQ_RPTR	,	V_414
cs_ptr	,	V_479
RLC_SAVE_AND_RESTORE_STARTING_OFFSET	,	V_587
PACKET3_SET_CONTEXT_REG_START	,	V_333
AMDGPU_FENCE_FLAG_64BIT	,	V_240
GPU_HDP_FLUSH_DONE__CP6_MASK	,	V_232
ADDR_SURF_TILE_SPLIT_256B	,	V_37
mmDB_RENDER_CONTROL	,	V_565
"  CP_CPF_DEBUG=0x%08X\n"	,	L_116
ring	,	V_219
gfx_v7_0_get_csb_size	,	F_71
AMDGPU_PG_SUPPORT_GFX_DMG	,	V_582
GRBM_SOFT_RESET__SOFT_RESET_RLC_MASK	,	V_500
mmRLC_UCODE_CNTL	,	V_511
GRBM_STATUS__VGT_BUSY_MASK	,	V_670
gfx_v7_0_cp_compute_enable	,	F_84
mmCP_PFP_UCODE_DATA	,	V_308
dimm00_addr_map	,	V_123
cp_mqd_base_addr_hi	,	V_417
"  CP_MQD_BASE_ADDR_HI=0x%08X\n"	,	L_140
gfx_v7_0_ring_funcs_gfx	,	V_719
"  PA_SC_FORCE_EOV_MAX_CNTS=0x%08X\n"	,	L_95
gfx_v7_0_wait_for_rlc_serdes	,	F_116
FIRST_COMPUTE_VMID	,	V_114
PACKET3	,	F_39
amdgpu_ring_unlock_commit	,	F_40
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE0_EOP	,	V_633
state	,	V_687
ext	,	V_316
me_fw_version	,	V_300
mmRLC_GPM_SCRATCH_ADDR	,	V_584
vmid	,	V_604
ctx	,	V_262
mmRLC_SERDES_WR_NONCU_MASTER_MASK	,	V_519
asic_type	,	V_6
gfx_v7_0_init_cp_pg_table	,	F_114
"  RLC_CNTL=0x%08X\n"	,	L_144
"(%d) map MQD bo failed\n"	,	L_32
priv_reg_irq	,	V_624
"radeon/%s_mec2.bin"	,	L_11
RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE_MASK	,	V_583
cp_hqd_pq_rptr_report_addr	,	V_441
cp_mqd_base_addr	,	V_416
max_backends_per_se	,	V_133
gfx_v7_0_cp_compute_load_microcode	,	F_85
gfx_v7_0_init_pg	,	F_126
"  GRBM_STATUS_SE2=0x%08X\n"	,	L_57
cp_hqd_dequeue_request	,	V_409
mmVM_INVALIDATE_REQUEST	,	V_460
cu_info	,	V_573
"  CP_ME_CNTL=0x%08X\n"	,	L_101
GRBM_STATUS__CP_BUSY_MASK	,	V_679
GRBM_GFX_INDEX__SE_INDEX__SHIFT	,	V_83
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_OFFSET__SHIFT	,	V_446
mutex_unlock	,	F_25
"  CP_MEQ_THRESHOLDS=0x%08X\n"	,	L_82
BUG	,	F_3
CP_HPD_EOP_CONTROL__EOP_SIZE_MASK	,	V_399
gfx_v7_0_ring_get_wptr_compute	,	F_81
RLC_GPM_STAT__RLC_BUSY_MASK	,	V_495
num_gfx_rings	,	V_288
cs_partition_size	,	V_728
AMDGPU_PG_SUPPORT_CP	,	V_553
macrotile_mode_array	,	V_69
CHIP_KABINI	,	V_10
hpd_eop_gpu_addr	,	V_385
gfx_v7_0_init_ao_cu_mask	,	F_136
DRM_UDELAY	,	F_41
fw_data	,	V_295
"bonaire"	,	L_2
mmCP_HQD_PQ_WPTR_POLL_ADDR_HI	,	V_440
CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE_MASK	,	V_697
gfx_v7_0_rlc_init	,	F_110
"  HDP_ADDR_CONFIG=0x%08X\n"	,	L_75
MICRO_TILE_MODE_NEW	,	F_12
"invalid pipe %d\n"	,	L_160
split_equal_to_row_size	,	V_26
mutex_lock	,	F_24
mmCP_MQD_BASE_ADDR_HI	,	V_419
gfx_v7_0_ring_emit_ib_compute	,	F_59
mmCP_RB_VMID	,	V_342
mmCB_HW_CONTROL	,	V_188
gfx_v7_0_enable_gfx_dynamic_mgpg	,	F_139
mec_hdr	,	V_365
table_offset	,	V_557
mdelay	,	F_75
ucode_version	,	V_298
gds_gfx_bo	,	V_638
source	,	V_706
CIK_RB_BITMAP_WIDTH_PER_SH	,	V_99
ARRAY_3D_TILED_XTHICK	,	V_53
gfx_v7_0_cp_enable	,	F_101
fw_size	,	V_296
"  GRBM_STATUS_SE0=0x%08X\n"	,	L_55
gfx_v7_0_hw_init	,	F_156
gfx_v7_0_eop_irq	,	F_170
CP_HQD_PQ_CONTROL__RPTR_BLOCK_SIZE_MASK	,	V_430
"  RLC_LB_PARAMS=0x%08X\n"	,	L_149
mmRLC_CGCG_CGLS_CTRL	,	V_505
mmRLC_DRIVER_CPDMA_STATUS	,	V_514
sh_mem_config	,	V_106
ADDR_SURF_TILE_SPLIT_128B	,	V_36
mmCP_SEM_INCOMPLETE_TIMER_CNTL	,	V_340
mmGC_USER_SHADER_ARRAY_CONFIG	,	V_570
mmCP_CPC_STATUS	,	V_661
mmCP_HQD_DEQUEUE_REQUEST	,	V_413
ETIMEDOUT	,	V_646
amdgpu_bo_pin	,	F_97
mmCP_HPD_EOP_BASE_ADDR_HI	,	V_396
name	,	V_627
mmRLC_PG_CNTL	,	V_548
ES_AND_GS_AUTO	,	V_204
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SOURCE_MASK	,	V_447
"  VGT_GS_VERTEX_REUSE=0x%08X\n"	,	L_97
"(%d) create RLC c bo failed\n"	,	L_39
WREG32	,	F_14
gpu_addr	,	V_251
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE3_EOP	,	V_705
mmHDP_ADDR_CONFIG	,	V_168
"  CP_CPC_STALLED_STAT1 = 0x%08x\n"	,	L_67
"  SDMA1_TILING_CONFIG=0x%08X\n"	,	L_78
AMDGPU_PG_SUPPORT_GFX_SMG	,	V_580
mmRLC_LB_PARAMS	,	V_509
clear_state_obj	,	V_462
mmRLC_JUMP_TABLE_RESTORE	,	V_590
mmGB_MACROTILE_MODE0	,	V_70
amdgpu_ring_write	,	F_38
gfx_v7_0_cp_resume	,	F_104
ptr	,	V_280
__BIG_ENDIAN	,	F_58
__le32	,	T_5
"(%d) reserve MQD bo failed\n"	,	L_25
me_fw	,	V_16
mmUVD_UDEC_DBW_ADDR_CONFIG	,	V_175
hdr	,	V_502
PACKET3_SET_UCONFIG_REG	,	V_222
next_rptr_gpu_addr	,	V_270
gfx_v7_0_rlc_resume	,	F_124
uint64_t	,	T_4
gfx_firmware_header_v1_0	,	V_291
AMDGPU_GEM_DOMAIN_GWS	,	V_639
gfx_v7_0_tiling_mode_table_init	,	F_8
"  CP_HPD_EOP_VMID=0x%08X\n"	,	L_122
"(%d) map HDP EOP bo failed\n"	,	L_29
RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD_MASK	,	V_596
CP_RB0_CNTL__RB_RPTR_WR_ENA_MASK	,	V_348
me_id	,	V_709
backend_enable_mask	,	V_100
mmSRBM_STATUS	,	V_683
PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE__SHIFT	,	V_192
gfx_v7_0_cp_compute_resume	,	F_100
gfx_v7_0_set_priv_inst_fault_state	,	F_168
ADDR_SURF_P16_32x32_16x16	,	V_71
CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK	,	V_432
PACKET3_PREAMBLE_CNTL	,	V_322
mmCP_MAX_CONTEXT	,	V_317
RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PD_ENABLE_MASK	,	V_552
RLC_GPM_STAT__GFX_POWER_STATUS_MASK	,	V_497
mc_arb_ramcfg	,	V_122
wptr	,	V_266
compute_ring	,	V_364
reg_list	,	V_467
mmCGTS_SM_CTRL_REG	,	V_535
mmSH_MEM_CONFIG	,	V_116
"  SCRATCH_ADDR=0x%08X\n"	,	L_117
mmCP_MEC_ME1_UCODE_ADDR	,	V_368
mmRLC_CGTT_MGCG_OVERRIDE	,	V_532
ce_hdr	,	V_293
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE2_EOP	,	V_700
PAGE_SIZE	,	V_383
mmCP_HPD_EOP_BASE_ADDR	,	V_395
"(%d) create MQD bo failed\n"	,	L_30
"  CB_HW_CONTROL=0x%08X\n"	,	L_90
rptr_offs	,	V_351
gfx_v7_0_get_csb_buffer	,	F_113
gfx_v7_0_enable_gfx_static_mgpg	,	F_138
flags	,	V_152
mec_int_cntl_reg	,	V_693
ARRAY_2D_TILED_THIN1	,	V_32
WRITE_DATA_DST_SEL	,	F_57
AMDGPU_CG_SUPPORT_GFX_CGCG	,	V_517
amdgpu_ring_test_ring	,	F_76
mmCP_HQD_VMID	,	V_450
ucode_array_offset_bytes	,	V_305
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_OFFSET_MASK	,	V_445
amdgpu_bo_kmap	,	F_98
"Illegal register access in command stream\n"	,	L_163
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE2_EOP	,	V_704
gfx_v7_0_priv_reg_irq	,	F_172
CHIP_HAWAII	,	V_8
RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK	,	V_525
ADDR_SURF_BANK_HEIGHT_1	,	V_62
gfx_v7_0_update_gfx_pg	,	F_141
jt_size	,	V_560
ADDR_SURF_BANK_HEIGHT_2	,	V_61
ADDR_SURF_BANK_HEIGHT_4	,	V_58
mmCP_HQD_PQ_CONTROL	,	V_428
ADDR_SURF_BANK_HEIGHT_8	,	V_68
"  CP_RB0_BASE_HI=0x%08X\n"	,	L_114
rb_bufsz	,	V_336
AMDGPU_DOORBELL_MEC_RING0	,	V_632
mmCP_STAT	,	V_652
CE_PARTITION_BASE	,	V_321
mmGRBM_CNTL	,	V_146
DATA_SEL	,	F_51
mmCP_HQD_PQ_BASE	,	V_425
"\n"	,	L_1
table_size	,	V_558
EVENT_INDEX	,	F_49
next_rptr	,	V_265
gws_gfx_bo	,	V_640
"  CP_DEVICE_ID=0x%08X\n"	,	L_104
GPU_HDP_FLUSH_DONE__CP0_MASK	,	V_233
section	,	V_327
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE1_EOP	,	V_699
gfx_v7_0_eop_irq_funcs	,	V_723
wptr_offs	,	V_358
CP_ME_TABLE_SIZE	,	V_473
mmCP_MEC_ME2_UCODE_DATA	,	V_374
RLC_PG_CNTL__STATIC_PER_CU_PG_ENABLE_MASK	,	V_581
MTYPE_NONCACHED	,	V_111
"(%d) reserve RLC cp table bo failed\n"	,	L_35
num_secondary_tile_mode_states	,	V_23
pd_addr	,	V_457
gfx_v7_0_enable_mgcg	,	F_128
"Illegal instruction in command stream\n"	,	L_164
CGTS_SM_CTRL_REG__LS_OVERRIDE_MASK	,	V_541
mec2_fw	,	V_19
mem_max_burst_length_bytes	,	V_151
CP_MEQ_THRESHOLDS__MEQ1_START__SHIFT	,	V_177
AMDGPU_PG_SUPPORT_RLC_SMU_HS	,	V_550
mmCP_RB0_CNTL	,	V_347
wb_gpu_addr	,	V_390
CP_INT_CNTL_RING0__CNTX_BUSY_INT_ENABLE_MASK	,	V_453
gfx_v7_0_ring_test_ib	,	F_60
gfx_v7_0_get_cu_active_bitmap	,	F_135
amdgpu_ucode_print_rlc_hdr	,	F_125
max_tile_pipes	,	V_130
clear_state_gpu_addr	,	V_478
rlc_feature_version	,	V_504
gb_addr_config	,	V_120
gfx_v7_0_gpu_init	,	F_28
sr_ptr	,	V_476
AMDGPU_CP_IRQ_GFX_EOP	,	V_629
LAST_COMPUTE_VMID	,	V_115
mmCP_ME_CNTL	,	V_284
amdgpu_ib_free	,	F_63
gfx_v7_0_rlc_reset	,	F_123
mmSDMA0_TILING_CONFIG	,	V_170
"  RLC_UCODE_CNTL=0x%08X\n"	,	L_151
WAIT_REG_MEM_ENGINE	,	F_46
rlc_fw	,	V_20
gfx_v7_0_priv_inst_irq	,	F_174
WR_CONFIRM	,	V_269
mmRLC_PG_ALWAYS_ON_CU_MASK	,	V_576
"  GB_ADDR_CONFIG=0x%08X\n"	,	L_74
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE1_EOP	,	V_703
addr	,	V_237
PACKET3_CONTEXT_CONTROL	,	V_324
mmRLC_PG_DELAY_2	,	V_595
"  CP_HQD_PQ_WPTR_POLL_ADDR=0x%08X\n"	,	L_134
"  SDMA0_TILING_CONFIG=0x%08X\n"	,	L_77
CP_RB0_CNTL__BUF_SWAP__SHIFT	,	V_346
GFX7_NUM_COMPUTE_RINGS	,	V_622
MACRO_TILE_ASPECT	,	F_17
mmSQ_CONFIG	,	V_184
"  RLC_LB_CNTR_MAX=0x%08X\n"	,	L_147
gfx_v7_0_ring_get_rptr_compute	,	F_80
mmRLC_GPM_UCODE_DATA	,	V_513
SAMPLE_SPLIT	,	F_13
mmCP_HQD_PQ_WPTR_POLL_ADDR	,	V_439
funcs	,	V_718
extent	,	V_328
"amdgpu: ib test failed (scratch(0x%04X)=0x%08X)\n"	,	L_23
cik_srbm_select	,	F_27
mmPA_SC_RASTER_CONFIG	,	V_105
mmCP_HQD_ACTIVE	,	V_412
CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK	,	V_531
num_compute_rings	,	V_363
upper_32_bits	,	F_50
CP_MEC_CNTL__MEC_ME1_HALT_MASK	,	V_361
"(%d) reserve RLC sr bo failed\n"	,	L_33
dev	,	V_14
ADDR_SURF_ROTATED_MICRO_TILING	,	V_54
RLC_GPM_STAT__GFX_CLOCK_STATUS_MASK	,	V_498
bitmap	,	V_730
GRBM_STATUS__IA_BUSY_MASK	,	V_675
ARRAY_SIZE	,	F_111
mmSCRATCH_UMSK	,	V_354
"(%d) pin MQD bo failed\n"	,	L_31
AMDGPU_PG_SUPPORT_GDS	,	V_554
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE0_EOP	,	V_702
"(%d) map RLC cp table bo failed\n"	,	L_44
mmRLC_PG_DELAY	,	V_594
mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI	,	V_444
gfx_v7_0_mec_init	,	F_95
mmCC_GC_SHADER_ARRAY_CONFIG	,	V_569
mmGC_USER_RB_BACKEND_DISABLE	,	V_92
static_thread_mgmt23	,	V_401
adev	,	V_2
mmCP_ME1_PIPE0_INT_CNTL	,	V_694
gfx_v7_0_cp_gfx_resume	,	F_73
gfx_v7_0_scratch_init	,	F_32
PACKET3_SWITCH_BUFFER	,	V_271
gfx_v7_0_ring_get_rptr_gfx	,	F_77
gfx_v7_0_get_rb_disabled	,	F_21
mmPA_SC_ENHANCE	,	V_211
WDOORBELL32	,	F_83
INT_SEL	,	F_52
gws_base	,	V_607
dimm10_addr_map	,	V_125
CGTS_SM_CTRL_REG__ON_MONITOR_ADD__SHIFT	,	V_544
mmCP_ENDIAN_SWAP	,	V_318
ALIGNMENT_MODE	,	V_180
amdgpu_interrupt_state	,	V_686
rptr_addr	,	V_338
ARRAY_PRT_TILED_THIN1	,	V_40
CP_HQD_PQ_CONTROL__KMD_QUEUE_MASK	,	V_436
gfx_v7_0_enable_cgcg	,	F_127
sel	,	V_252
gds_size	,	V_606
hpd	,	V_378
cp_mqd_control	,	V_420
RLC_SERDES_WR_CTRL__CGLS_ENABLE_MASK	,	V_522
mmCP_MEQ_THRESHOLDS	,	V_176
seq	,	V_238
order_base_2	,	F_74
doorbell_index	,	V_359
amd_powergating_state	,	V_716
pfp_feature_version	,	V_304
SDMA0_REGISTER_OFFSET	,	V_171
mmRLC_CNTL	,	V_491
gfx_v7_0_ring_emit_ib_gfx	,	F_56
ce_fw	,	V_17
mmCP_CPF_STATUS	,	V_658
GRBM_STATUS__PA_BUSY_MASK	,	V_665
AMDGPU_FENCE_OWNER_UNDEFINED	,	V_281
me_hdr	,	V_294
spectre_rlc_save_restore_register_list	,	V_468
"  UVD_UDEC_DBW_ADDR_CONFIG=0x%08X\n"	,	L_81
PACKET3_SET_UCONFIG_REG_START	,	V_223
mmRLC_MC_CNTL	,	V_510
"  CP_HQD_PQ_RPTR_REPORT_ADDR=0x%08X\n"	,	L_136
amdgpu_bo_unreserve	,	F_92
mec_fw	,	V_18
usepfp	,	V_227
VC_AND_TC	,	V_202
amdgpu_bo_reserve	,	F_88
AMDGPU_CG_SUPPORT_GFX_CGTS_LS	,	V_540
config	,	V_27
"  SH_MEM_APE1_BASE=0x%08X\n"	,	L_155
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_HIT_MASK	,	V_448
mmCP_CPF_BUSY_STAT	,	V_656
oa_size	,	V_610
BANK_WIDTH	,	F_15
AMDGPU_CG_SUPPORT_GFX_MGLS	,	V_528
gfx_v7_0_ring_emit_fence_compute	,	F_54
num_types	,	V_721
RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY_MASK	,	V_486
"  GRBM_STATUS2=0x%08X\n"	,	L_54
"(%d) reserve HPD EOP bo failed\n"	,	L_26
CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT	,	V_593
ADDR_SURF_8_BANK	,	V_64
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE3_EOP	,	V_701
kalindi_rlc_save_restore_register_list	,	V_470
"  RLC_LB_CNTL=0x%08X\n"	,	L_143
amdgpu_ucode_print_gfx_hdr	,	F_67
count	,	V_598
clear_state_size	,	V_477
"  PA_SC_ENHANCE=0x%08X\n"	,	L_100
"  CP_HQD_PQ_RPTR_REPORT_ADDR_HI=0x%08X\n"	,	L_137
CP_MEQ_THRESHOLDS__MEQ2_START__SHIFT	,	V_178
gfx_v7_0_cp_compute_fini	,	F_87
"  GRBM_STATUS_SE1=0x%08X\n"	,	L_56
"  CP_CPF_STATUS = 0x%08x\n"	,	L_65
GPU_HDP_FLUSH_DONE__CP2_MASK	,	V_230
PACKET3_SEM_SEL_SIGNAL	,	V_254
AMDGPU_GEM_DOMAIN_VRAM	,	V_474
DRM_ERROR	,	F_35
cs_data	,	V_326
CGTS_SM_CTRL_REG__SM_MODE__SHIFT	,	V_537
sh_num	,	V_77
cp_hqd_pq_control	,	V_427
ADDR_SURF_16_BANK	,	V_60
RLC_PG_CNTL__GFX_POWER_GATING_ENABLE_MASK	,	V_562
RLC_SERDES_WR_CTRL__MGCG_OVERRIDE_0_MASK	,	V_533
AMDGPU_IB_FLAG_PREAMBLE	,	V_267
MC_FUS_DRAM0_BANK_ADDR_MAPPING	,	V_155
"gfx"	,	L_49
mmPA_SC_LINE_STIPPLE_STATE	,	V_207
CP_PQ_WPTR_POLL_CNTL__EN_MASK	,	V_404
oa_gfx_bo	,	V_642
mmPA_SC_FIFO_SIZE	,	V_191
gfx_v7_0_ring_test_ring	,	F_33
RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PU_ENABLE_MASK	,	V_551
counter	,	V_729
gfx_v7_0_soft_reset	,	F_164
static_thread_mgmt01	,	V_400
WAIT_REG_MEM_MEM_SPACE	,	F_107
ci_cs_data	,	V_471
sc_prim_fifo_size_frontend	,	V_138
mmCP_DEVICE_ID	,	V_319
gate	,	V_714
mmCP_RB0_BASE	,	V_355
mmDMIF_ADDR_CALC	,	V_169
PACKET3_BASE_INDEX	,	F_72
"(%d) map RLC c bo failed\n"	,	L_41
fw_name	,	V_4
cp_hqd_pq_doorbell_control	,	V_406
CGTS_SM_CTRL_REG__OVERRIDE_MASK	,	V_539
rptr	,	V_357
RLC_SERDES_WR_CTRL__BPM_ADDR_MASK	,	V_520
AMDGPU_GWS_SHIFT	,	V_612
gfx_v7_0_suspend	,	F_158
PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE__SHIFT	,	V_193
gfx_v7_0_select_se_sh	,	F_19
"(%d) pin RLC c bo failed\n"	,	L_40
mmSH_MEM_APE1_LIMIT	,	V_118
vm_id	,	V_456
GRBM_GFX_INDEX__SH_INDEX__SHIFT	,	V_82
max_hw_contexts	,	V_137
gds_base	,	V_605
"  SH_MEM_CONFIG=0x%08X\n"	,	L_154
ib	,	V_259
id	,	V_278
"  RLC_LB_INIT_CU_MASK=0x%08X\n"	,	L_148
EOP_TCL1_ACTION_EN	,	V_244
BANK_HEIGHT	,	F_16
"invalid me %d\n"	,	L_161
gmc_v7_0_init_compute_vmid	,	F_26
PACKET3_EVENT_WRITE_EOP	,	V_243
gb_tile_moden	,	V_25
PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE__SHIFT	,	V_194
mmCP_CPC_BUSY_STAT	,	V_659
"amdgpu: ring %d test failed (scratch(0x%04X)=0x%08X)\n"	,	L_17
"  CP_HQD_VMID=0x%08X\n"	,	L_138
mmGRBM_STATUS_SE2	,	V_650
mmTA_CNTL_AUX	,	V_182
mmGRBM_STATUS_SE3	,	V_651
cp_table_obj	,	V_463
mmGRBM_STATUS_SE0	,	V_648
amdgpu_bo_kunmap	,	F_99
GRBM_STATUS__GUI_ACTIVE_MASK	,	V_645
mmGRBM_STATUS_SE1	,	V_649
"  CP_HQD_PQ_BASE_HI=0x%08X\n"	,	L_132
mmCC_RB_BACKEND_DISABLE	,	V_90
"  CP_HQD_PQ_BASE=0x%08X\n"	,	L_131
ARRAY_2D_TILED_XTHICK	,	V_52
max_gs_threads	,	V_136
mmCP_INT_CNTL_RING0	,	V_452
ring_size	,	V_344
PACKET3_MEM_SEMAPHORE	,	V_255
GRBM_GFX_INDEX__SE_BROADCAST_WRITES_MASK	,	V_81
cp_hqd_pq_wptr_poll_addr_hi	,	V_438
dimm01_addr_map	,	V_124
gfx_v7_0_setup_rb	,	F_23
num_mec	,	V_379
amdgpu_iv_entry	,	V_707
RLC_MAX_PG_CU__MAX_POWERED_UP_CU_MASK	,	V_578
gfx_v7_0_fini_pg	,	F_142
"  RLC_MC_CNTL=0x%08X\n"	,	L_150
ao_bitmap	,	V_731
"  CP_CPF_STALLED_STAT1 = 0x%08x\n"	,	L_64
mmDB_DEBUG	,	V_185
cp_hqd_pq_wptr	,	V_411
gfx_v7_0_mec_fini	,	F_94
"  PA_CL_ENHANCE=0x%08X\n"	,	L_99
CC_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK	,	V_91
GRBM_STATUS__DB_BUSY_MASK	,	V_671
reg_offset	,	V_24
"(%d) pin RLC cp_table bo failed\n"	,	L_43
gws_size	,	V_608
AMDGPU_IRQ_STATE_DISABLE	,	V_689
mmCP_HPD_EOP_CONTROL	,	V_398
length_dw	,	V_275
ADDR_SURF_TILE_SPLIT_2KB	,	V_30
gfx_v7_0_set_powergating_state	,	F_176
gfx_v7_0_ring_get_wptr_gfx	,	F_78
gfx_v7_0_update_cg	,	F_129
WAIT_REG_MEM_FUNCTION	,	F_45
"(%d) map RLC sr bo failed\n"	,	L_38
src_ptr	,	V_464
GRBM_STATUS__SX_BUSY_MASK	,	V_668
mmRLC_GPU_CLOCK_COUNT_LSB	,	V_602
cp_hqd_pq_wptr_poll_addr	,	V_437
"hawaii"	,	L_3
ARRAY_MODE	,	F_9
gfx_v7_0_ring_emit_vm_flush	,	F_108
MC_ARB_RAMCFG__NOOFCOLS__SHIFT	,	V_161
pdev	,	V_144
CGTS_SM_CTRL_REG__ON_MONITOR_ADD_MASK	,	V_542
u32	,	T_1
eop_gpu_addr	,	V_389
amdgpu_bo_create	,	F_96
me	,	V_229
amdgpu_wb_get	,	F_151
"  SQ_CONFIG=0x%08X\n"	,	L_86
gfx_v7_0_ring_is_lockup	,	F_177
gfx_v7_0_get_gpu_clock_counter	,	F_143
GB_ADDR_CONFIG__ROW_SIZE__SHIFT	,	V_166
PA_SC_ENHANCE__ENABLE_PA_SC_OUT_OF_ORDER_MASK	,	V_212
"  SPI_CONFIG_CNTL=0x%08X\n"	,	L_85
mmCP_STALLED_STAT1	,	V_653
gfx_v7_0_set_gds_init	,	F_148
mmCP_STALLED_STAT2	,	V_654
mmCP_STALLED_STAT3	,	V_655
num_pipe	,	V_380
gfx_v7_0_enable_gui_idle_interrupt	,	F_103
entry	,	V_708
PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_CLK_CNT__SHIFT	,	V_199
mmUVD_UDEC_ADDR_CONFIG	,	V_173
CP_HQD_PQ_CONTROL__PQ_VOLATILE_MASK	,	V_434
header	,	V_263
bo_offset	,	V_556
amdgpu_semaphore	,	V_248
mmGB_TILE_MODE0	,	V_56
mmUVD_UDEC_DB_ADDR_CONFIG	,	V_174
cp_hqd_vmid	,	V_449
CHIP_BONAIRE	,	V_7
mmCP_CE_UCODE_DATA	,	V_310
gfx_v7_0_rlc_fini	,	F_109
gfx_v7_0_hw_fini	,	F_157
mec	,	V_376
"  CP_HQD_DEQUEUE_REQUEST=0x%08X\n"	,	L_128
oa	,	V_619
mem	,	V_635
"  CP_RB0_RPTR_ADDR=0x%08X\n"	,	L_111
ADDR_SURF_DEPTH_MICRO_TILING	,	V_35
mmMC_FUS_DRAM1_BANK_ADDR_MAPPING	,	V_158
request_firmware	,	F_4
reg_base	,	V_215
max_me	,	V_555
mmGRBM_STATUS2	,	V_647
AMDGPU_OA_SHIFT	,	V_613
CHIP_MULLINS	,	V_11
"radeon/%s_rlc.bin"	,	L_12
amdgpu_gfx_scratch_free	,	F_37
mmDB_DEBUG3	,	V_187
"  SH_MEM_APE1_LIMIT=0x%08X\n"	,	L_156
ADDR_SURF_TILE_SPLIT_4KB	,	V_31
mmDB_DEBUG2	,	V_186
src	,	V_696
total_size	,	V_726
dev_warn	,	F_90
control	,	V_264
amdgpu_ucode_validate	,	F_5
srbm_mutex	,	V_113
u64	,	T_3
"  GRBM_STATUS=0x%08X\n"	,	L_53
me_feature_version	,	V_301
fence	,	V_282
amdgpu_fence_process	,	F_171
RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY_MASK	,	V_488
mmSH_MEM_BASES	,	V_119
mmRLC_CAPTURE_GPU_CLOCK_COUNT	,	V_601
cs_extent_def	,	V_315
VGT_CACHE_INVALIDATION__AUTO_INVLD_EN__SHIFT	,	V_205
gfx_v7_0_enable_lbpw	,	F_115
"  VGT_CACHE_INVALIDATION=0x%08X\n"	,	L_96
AMDGPU_MAX_COMPUTE_RINGS	,	V_631
"  SCRATCH_UMSK=0x%08X\n"	,	L_118
mmCP_MQD_BASE_ADDR	,	V_418
mec_int_cntl	,	V_692
srbm_soft_reset	,	V_664
RLC_SERDES_WR_CTRL__MGCG_OVERRIDE_1_MASK	,	V_547
AMDGPU_IRQ_STATE_ENABLE	,	V_691
jt_offset	,	V_559
mmRLC_SERDES_WR_CU_MASTER_MASK	,	V_518
CGTS_SM_CTRL_REG__SM_MODE_ENABLE_MASK	,	V_538
BONAIRE_GB_ADDR_CONFIG_GOLDEN	,	V_142
"  CP_CPC_BUSY_STAT = 0x%08x\n"	,	L_66
ADDR_SURF_THICK_MICRO_TILING	,	V_73
AMDGPU_GPU_PAGE_SIZE	,	V_345
"  CP_RB0_RPTR_ADDR_HI=0x%08X\n"	,	L_112
semaphore	,	V_249
PA_CL_ENHANCE__CLIP_VTX_REORDER_ENA_MASK	,	V_209
"radeon/%s_me.bin"	,	L_8
device	,	V_145
"(%d) reserve RLC c bo failed\n"	,	L_34
mmMC_FUS_DRAM0_BANK_ADDR_MAPPING	,	V_154
PACKET3_RELEASE_MEM	,	V_247
"  CP_HQD_PQ_DOORBELL_CONTROL=0x%08X\n"	,	L_126
mmCP_RB0_BASE_HI	,	V_356
dws	,	V_466
gfx_v7_0_cp_gfx_load_microcode	,	F_66
PACKET3_NOP	,	V_628
PACKET3_INDIRECT_BUFFER	,	V_274
cg_flags	,	V_516
ce_fw_version	,	V_299
"Failed to init rlc BOs!\n"	,	L_46
se	,	V_566
AMDGPU_GDS_SHIFT	,	V_611
sh	,	V_567
mmRLC_LB_CNTR_MAX	,	V_507
CP_ME_CNTL__PFP_HALT_MASK	,	V_286
"  CP_RB0_BASE=0x%08X\n"	,	L_113
CP_HQD_PQ_CONTROL__PRIV_STATE_MASK	,	V_435
u8	,	T_6
mmRLC_GPM_SCRATCH_DATA	,	V_586
"IH: CP EOP\n"	,	L_162
gfx_v7_0_init_microcode	,	F_1
AMDGPU_CG_SUPPORT_GFX_MGCG	,	V_527
uint32_t	,	T_2
PACKET3_WAIT_REG_MEM	,	V_234
reg_index	,	V_332
SECT_CONTEXT	,	V_329
mmRLC_SERDES_CU_MASTER_BUSY	,	V_485
chip_name	,	V_3
buf	,	V_391
ADDR_SURF_BANK_WIDTH_4	,	V_75
orig	,	V_492
ADDR_SURF_BANK_WIDTH_2	,	V_67
MC_ARB_RAMCFG__NOOFCOLS_MASK	,	V_160
sect	,	V_314
ADDR_SURF_BANK_WIDTH_1	,	V_57
mmPA_SC_RASTER_CONFIG_1	,	V_662
ring_id	,	V_711
hqd_gpu_addr	,	V_387
EOP_TC_ACTION_EN	,	V_245
amdgpu_ring_test_lockup	,	F_179
ARRAY_1D_TILED_THIN1	,	V_39
"  CP_HPD_EOP_BASE_ADDR=0x%08X\n"	,	L_120
mmGRBM_SOFT_RESET	,	V_499
mmRLC_LB_INIT_CU_MASK	,	V_508
mmCP_RB0_RPTR_ADDR	,	V_352
grbm_soft_reset	,	V_663
"mullins"	,	L_6
GRBM_STATUS__TA_BUSY_MASK	,	V_669
write64bit	,	V_239
"  DB_DEBUG3=0x%08X\n"	,	L_89
max_gprs	,	V_135
AMDGPU_IS_APU	,	V_153
ADDR_SURF_MACRO_ASPECT_2	,	V_63
ADDR_SURF_MACRO_ASPECT_1	,	V_65
ADDR_SURF_MACRO_ASPECT_4	,	V_59
bit_width	,	V_85
vm	,	V_276
mmCP_CPC_STALLED_STAT1	,	V_660
ADDR_SURF_TILE_SPLIT_1KB	,	V_29
ids	,	V_277
ADDR_SURF_TILE_SPLIT_64B	,	V_34
idx	,	V_221
gfx_ring	,	V_289
"  DMIF_ADDR_CALC=0x%08X\n"	,	L_76
mec2_feature_version	,	V_372
"  CP_HPD_EOP_CONTROL=0x%08X\n"	,	L_123
AMDGPU_CP_IRQ_LAST	,	V_722
NUM_BANKS	,	F_18
mmCP_HQD_PQ_RPTR_REPORT_ADDR	,	V_443
"  CP_PERFMON_CNTL=0x%08X\n"	,	L_94
RLC_PG_CNTL__GFX_POWER_GATING_SRC_MASK	,	V_588
printk	,	F_6
"  CP_HQD_PQ_WPTR_POLL_ADDR_HI=0x%08X\n"	,	L_135
wb	,	V_350
"  PA_SC_RASTER_CONFIG=0x%08X\n"	,	L_72
mqd_gpu_addr	,	V_388
DIMM0ADDRMAP	,	V_156
PACKET3_WRITE_DATA	,	V_268
amdgpu_bo_unpin	,	F_91
ce_feature_version	,	V_303
cpu_to_le32	,	F_112
PACKET3_PFP_SYNC_ME	,	V_257
"  GB_MACROTILE_MODE%d=0x%08X\n"	,	L_70
"  queue: %d\n"	,	L_124
mask	,	V_87
mmCP_MEC_ME1_UCODE_DATA	,	V_369
GRBM_SOFT_RESET__SOFT_RESET_GFX_MASK	,	V_678
amdgpu_ib_get	,	F_61
mmGPU_HDP_FLUSH_REQ	,	V_235
release_firmware	,	F_7
tile_mode_array	,	V_55
priv_inst_irq	,	V_625
AMDGPU_GEM_DOMAIN_GDS	,	V_637
sh_mem_cfg	,	V_127
"  PA_SC_FIFO_SIZE=0x%08X\n"	,	L_92
save_restore_gpu_addr	,	V_475
num_queue	,	V_381
ARRAY_LINEAR_ALIGNED	,	V_41
mmRLC_LB_CNTL	,	V_482
SDMA1_REGISTER_OFFSET	,	V_172
mmVGT_CACHE_INVALIDATION	,	V_201
gfx_v7_0_print_status	,	F_162
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_EN_MASK	,	V_408
gfx_v7_0_priv_inst_irq_funcs	,	V_725
dev_info	,	F_163
pipe_id	,	V_710
PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE__SHIFT	,	V_195
PACKET3_CLEAR_STATE	,	V_335
ARRAY_3D_TILED_THIN1	,	V_46
reg_count	,	V_331
mmCP_MEM_SLP_CNTL	,	V_530
enable	,	V_283
mmCP_PERFMON_CNTL	,	V_197
mmCP_RB_WPTR_POLL_CNTL	,	V_591
"  me: %d, pipe: %d\n"	,	L_119
VGT_CACHE_INVALIDATION__CACHE_INVALIDATION__SHIFT	,	V_203
mmCP_ME_RAM_DATA	,	V_312
gfx_v7_0_cp_load_microcode	,	F_102
ARRAY_PRT_TILED_THICK	,	V_51
CP_INT_CNTL_RING0__CNTX_EMPTY_INT_ENABLE_MASK	,	V_454
CP_HQD_PQ_CONTROL__ROQ_PQ_IB_FLIP_MASK	,	V_433
mmCP_ME_RAM_WADDR	,	V_311
gfx_v7_0_set_gfx_eop_interrupt_state	,	F_165
gfx_v7_0_early_init	,	F_145
cp_table_ptr	,	V_481
"  RLC_CGCG_CGLS_CTRL=0x%08X\n"	,	L_145
PACKET3_SEM_SEL_WAIT	,	V_253
mmCP_HQD_PQ_WPTR	,	V_415
gfx_v7_0_sw_fini	,	F_153
gds	,	V_634
eop_irq	,	V_623
RLC_CLEAR_STATE_DESCRIPTOR_OFFSET	,	V_585
mmRLC_SERDES_WR_CTRL	,	V_523
gfx_v7_0_enter_rlc_safe_mode	,	F_119
mqd	,	V_393
usec_timeout	,	V_224
"  RLC_DRIVER_CPDMA_STATUS=0x%08X\n"	,	L_152
"  VM %d:\n"	,	L_153
PIPE_CONFIG	,	F_10
out	,	V_15
mmCP_MQD_CONTROL	,	V_421
"  VGT_NUM_INSTANCES=0x%08X\n"	,	L_93
gfx_v7_0_wait_for_idle	,	F_161
cp_table_gpu_addr	,	V_480
REG_GET_FIELD	,	F_29
mmCP_MEC_ME2_UCODE_ADDR	,	V_373
max_rb_num_per_se	,	V_88
max_shader_engines	,	V_129
WRITE_DATA_ENGINE_SEL	,	F_106
GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT	,	V_93
GRBM_GFX_INDEX__INSTANCE_BROADCAST_WRITES_MASK	,	V_79
mmSPI_CONFIG_CNTL	,	V_183
PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_REZ_CNT__SHIFT	,	V_200
"  SH_MEM_BASES=0x%08X\n"	,	L_157
mmGB_ADDR_CONFIG	,	V_167
pfp_hdr	,	V_292
ADDR_SURF_P2	,	V_74
EINVAL	,	V_225
"  CP_ENDIAN_SWAP=0x%08X\n"	,	L_103
GDS_GWS_VMID0__SIZE__SHIFT	,	V_618
"ib test on ring %d succeeded in %u usecs\n"	,	L_22
GB_ADDR_CONFIG__ROW_SIZE_MASK	,	V_165
gfx	,	V_12
udelay	,	F_31
GRBM_STATUS__IA_BUSY_NO_DMA_MASK	,	V_676
queue	,	V_402
gfx_v7_0_rlc_stop	,	F_121
"  CP_SEM_INCOMPLETE_TIMER_CNTL=0x%08X\n"	,	L_106
data	,	V_78
le32_to_cpup	,	F_69
"  CP_RB0_CNTL=0x%08X\n"	,	L_109
"  CP_SEM_WAIT_TIMER=0x%08X\n"	,	L_105
RASTER_CONFIG_RB_MAP_3	,	V_101
grbm_idx_mutex	,	V_97
rb_addr	,	V_337
"  CP_MEC_CNTL=0x%08X\n"	,	L_115
AMDGPU_RING_TYPE_COMPUTE	,	V_228
GRBM_SOFT_RESET__SOFT_RESET_CP_MASK	,	V_677
RASTER_CONFIG_RB_MAP_0	,	V_103
mmVGT_GS_VERTEX_REUSE	,	V_206
RASTER_CONFIG_RB_MAP_2	,	V_104
lower_32_bits	,	F_53
"  CP_STAT = 0x%08x\n"	,	L_59
gfx_v7_0_ce_sync_me	,	F_105
RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY_MASK	,	V_489
SH_MEM_CONFIG__DEFAULT_MTYPE__SHIFT	,	V_112
REG_SET_FIELD	,	F_30
mec_feature_version	,	V_367
ao_cu_mask	,	V_574
mmCP_PFP_UCODE_ADDR	,	V_307
ADDR_SURF_TILE_SPLIT_512B	,	V_38
mmRLC_MEM_SLP_CNTL	,	V_545
mmGRBM_STATUS	,	V_644
AMDGPU_FENCE_FLAG_INT	,	V_242
CGTS_SM_CTRL_REG__SM_MODE_MASK	,	V_536
PACKET3_SET_BASE	,	V_320
hpd_eop_obj	,	V_377
"radeon/%s_ce.bin"	,	L_9
gfx_partition_size	,	V_636
CP_ME_CNTL__ME_HALT_MASK	,	V_285
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_323
"  SX_DEBUG_1=0x%08X\n"	,	L_83
gfx_v7_0_ring_funcs_compute	,	V_720
schedule_work	,	F_173
"GRBM_SOFT_RESET=0x%08X\n"	,	L_158
sc_hiz_tile_fifo_size	,	V_140
mmRLC_GPM_UCODE_ADDR	,	V_512
"  GB_TILE_MODE%d=0x%08X\n"	,	L_69
ADDR_SURF_4_BANK	,	V_66
PA_SC_RASTER_CONFIG__PKR_MAP__SHIFT	,	V_102
amdgpu_irq_src	,	V_695
gfx_v7_0_set_priv_reg_fault_state	,	F_167
ref_and_mask	,	V_226
mmSRBM_SOFT_RESET	,	V_685
ARRAY_1D_TILED_THICK	,	V_47
amdgpu_bo_unref	,	F_93
ready	,	V_290
SPI_CONFIG_CNTL_1__VTX_DONE_DELAY__SHIFT	,	V_190
rlc_firmware_header_v1_0	,	V_501
max_sh_per_se	,	V_132
oa_base	,	V_609
gfx_v7_0_ring_emit_gds_switch	,	F_144
gfx_v7_0_resume	,	F_159
amdgpu_device	,	V_1
mmCP_HQD_PQ_BASE_HI	,	V_426
SH_MEM_CONFIG	,	V_179
mem_base	,	V_615
gfx_v7_0_cp_compute_start	,	F_86
gfx_v7_0_get_cu_info	,	F_137
ucode_size_bytes	,	V_306
mec2_hdr	,	V_370
mqd_obj	,	V_375
KERN_ERR	,	V_21
"amdgpu: cp failed to get scratch reg (%d).\n"	,	L_14
SH_MEM_ALIGNMENT_MODE_UNALIGNED	,	V_109
gfx_v7_0_update_rlc	,	F_117
gfx_v7_0_set_ring_funcs	,	F_146
ARRAY_PRT_2D_TILED_THIN1	,	V_72
