
AirConditioning.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000af5  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000a56  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000049  00800100  00800100  00000aea  2**0
                  ALLOC
  3 .eeprom       0000000b  00810000  00810000  00000aea  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .comment      00000030  00000000  00000000  00000af5  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000b28  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000000e8  00000000  00000000  00000b68  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000011c2  00000000  00000000  00000c50  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000a7f  00000000  00000000  00001e12  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000a4b  00000000  00000000  00002891  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000294  00000000  00000000  000032dc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000701  00000000  00000000  00003570  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000931  00000000  00000000  00003c71  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000078  00000000  00000000  000045a2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	1d c0       	rjmp	.+58     	; 0x3c <__ctors_end>
   2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	a1 c3       	rjmp	.+1858   	; 0x74a <__vector_3>
   8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
   a:	e2 c3       	rjmp	.+1988   	; 0x7d0 <__vector_5>
   c:	27 c0       	rjmp	.+78     	; 0x5c <__bad_interrupt>
   e:	26 c0       	rjmp	.+76     	; 0x5c <__bad_interrupt>
  10:	6f c2       	rjmp	.+1246   	; 0x4f0 <__vector_8>
  12:	24 c0       	rjmp	.+72     	; 0x5c <__bad_interrupt>
  14:	77 c3       	rjmp	.+1774   	; 0x704 <__vector_10>
  16:	8d c3       	rjmp	.+1818   	; 0x732 <__vector_11>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	13 c4       	rjmp	.+2086   	; 0x842 <__vector_13>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>
  26:	1a c0       	rjmp	.+52     	; 0x5c <__bad_interrupt>
  28:	19 c0       	rjmp	.+50     	; 0x5c <__bad_interrupt>
  2a:	18 c0       	rjmp	.+48     	; 0x5c <__bad_interrupt>
  2c:	72 c1       	rjmp	.+740    	; 0x312 <__vector_22>
  2e:	16 c0       	rjmp	.+44     	; 0x5c <__bad_interrupt>
  30:	31 c2       	rjmp	.+1122   	; 0x494 <__vector_24>
  32:	14 c0       	rjmp	.+40     	; 0x5c <__bad_interrupt>
  34:	13 c0       	rjmp	.+38     	; 0x5c <__bad_interrupt>
  36:	12 c0       	rjmp	.+36     	; 0x5c <__bad_interrupt>
  38:	11 c0       	rjmp	.+34     	; 0x5c <__bad_interrupt>
  3a:	10 c0       	rjmp	.+32     	; 0x5c <__bad_interrupt>

0000003c <__ctors_end>:
  3c:	11 24       	eor	r1, r1
  3e:	1f be       	out	0x3f, r1	; 63
  40:	cf ef       	ldi	r28, 0xFF	; 255
  42:	d1 e0       	ldi	r29, 0x01	; 1
  44:	de bf       	out	0x3e, r29	; 62
  46:	cd bf       	out	0x3d, r28	; 61

00000048 <__do_clear_bss>:
  48:	21 e0       	ldi	r18, 0x01	; 1
  4a:	a0 e0       	ldi	r26, 0x00	; 0
  4c:	b1 e0       	ldi	r27, 0x01	; 1
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	a9 34       	cpi	r26, 0x49	; 73
  54:	b2 07       	cpc	r27, r18
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	50 d4       	rcall	.+2208   	; 0x8fa <main>
  5a:	fb c4       	rjmp	.+2550   	; 0xa52 <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <_Z14CalculateCRC16Pva>:

uint16_t CalculateCRC16(void *arr, int8_t count)
{
	uint8_t *ptr = (uint8_t*)arr;
	uint16_t CRC16 = 0xffff;
	while (--count >= 0)
  5e:	61 50       	subi	r22, 0x01	; 1
  60:	0a f1       	brmi	.+66     	; 0xa4 <_Z14CalculateCRC16Pva+0x46>
  62:	e8 2f       	mov	r30, r24
  64:	f9 2f       	mov	r31, r25
  66:	8f ef       	ldi	r24, 0xFF	; 255
  68:	9f ef       	ldi	r25, 0xFF	; 255
		CRC16 = _crc_xmodem_update(CRC16, *ptr++);
  6a:	21 91       	ld	r18, Z+
        "eor    %B0,%A0"         "\n\t" /* ret.hi is now ready. */
        "mov    %A0,%1"          "\n\t" /* ret.lo is now ready. */
        : "=d" (__ret), "=d" (__tmp1), "=d" (__tmp2)
        : "r" (__data), "0" (__crc)
        : "r0"
    );
  6c:	92 27       	eor	r25, r18
  6e:	09 2e       	mov	r0, r25
  70:	02 94       	swap	r0
  72:	20 2d       	mov	r18, r0
  74:	2f 70       	andi	r18, 0x0F	; 15
  76:	29 27       	eor	r18, r25
  78:	39 2f       	mov	r19, r25
  7a:	30 25       	eor	r19, r0
  7c:	33 0f       	add	r19, r19
  7e:	30 7e       	andi	r19, 0xE0	; 224
  80:	23 27       	eor	r18, r19
  82:	30 2d       	mov	r19, r0
  84:	39 27       	eor	r19, r25
  86:	30 7f       	andi	r19, 0xF0	; 240
  88:	36 95       	lsr	r19
  8a:	09 2e       	mov	r0, r25
  8c:	00 0c       	add	r0, r0
  8e:	33 1f       	adc	r19, r19
  90:	96 95       	lsr	r25
  92:	96 95       	lsr	r25
  94:	96 95       	lsr	r25
  96:	9f 71       	andi	r25, 0x1F	; 31
  98:	93 27       	eor	r25, r19
  9a:	98 27       	eor	r25, r24
  9c:	82 2f       	mov	r24, r18
  9e:	61 50       	subi	r22, 0x01	; 1

uint16_t CalculateCRC16(void *arr, int8_t count)
{
	uint8_t *ptr = (uint8_t*)arr;
	uint16_t CRC16 = 0xffff;
	while (--count >= 0)
  a0:	22 f7       	brpl	.-56     	; 0x6a <_Z14CalculateCRC16Pva+0xc>
  a2:	08 95       	ret
}

uint16_t CalculateCRC16(void *arr, int8_t count)
{
	uint8_t *ptr = (uint8_t*)arr;
	uint16_t CRC16 = 0xffff;
  a4:	8f ef       	ldi	r24, 0xFF	; 255
  a6:	9f ef       	ldi	r25, 0xFF	; 255
	while (--count >= 0)
		CRC16 = _crc_xmodem_update(CRC16, *ptr++);
	return CRC16;
}
  a8:	08 95       	ret

000000aa <_Z8FanLevelii>:

int16_t FanLevel(int16_t dT, int16_t dRH)
{
  aa:	cf 92       	push	r12
  ac:	df 92       	push	r13
  ae:	ef 92       	push	r14
  b0:	ff 92       	push	r15
  b2:	0f 93       	push	r16
  b4:	1f 93       	push	r17
  b6:	cf 93       	push	r28
  b8:	df 93       	push	r29
  ba:	8b 01       	movw	r16, r22
	int16_t A = (FanMax - FanMin) * dT / validConf.dDeltaT;
  bc:	09 2e       	mov	r0, r25
  be:	00 0c       	add	r0, r0
  c0:	aa 0b       	sbc	r26, r26
  c2:	bb 0b       	sbc	r27, r27
  c4:	88 0f       	add	r24, r24
  c6:	99 1f       	adc	r25, r25
  c8:	aa 1f       	adc	r26, r26
  ca:	bb 1f       	adc	r27, r27
  cc:	88 0f       	add	r24, r24
  ce:	99 1f       	adc	r25, r25
  d0:	aa 1f       	adc	r26, r26
  d2:	bb 1f       	adc	r27, r27
  d4:	ac 01       	movw	r20, r24
  d6:	bd 01       	movw	r22, r26
  d8:	44 0f       	add	r20, r20
  da:	55 1f       	adc	r21, r21
  dc:	66 1f       	adc	r22, r22
  de:	77 1f       	adc	r23, r23
  e0:	44 0f       	add	r20, r20
  e2:	55 1f       	adc	r21, r21
  e4:	66 1f       	adc	r22, r22
  e6:	77 1f       	adc	r23, r23
  e8:	84 0f       	add	r24, r20
  ea:	95 1f       	adc	r25, r21
  ec:	a6 1f       	adc	r26, r22
  ee:	b7 1f       	adc	r27, r23
  f0:	ac 01       	movw	r20, r24
  f2:	bd 01       	movw	r22, r26
  f4:	44 0f       	add	r20, r20
  f6:	55 1f       	adc	r21, r21
  f8:	66 1f       	adc	r22, r22
  fa:	77 1f       	adc	r23, r23
  fc:	44 0f       	add	r20, r20
  fe:	55 1f       	adc	r21, r21
 100:	66 1f       	adc	r22, r22
 102:	77 1f       	adc	r23, r23
 104:	6c 01       	movw	r12, r24
 106:	7d 01       	movw	r14, r26
 108:	c4 0e       	add	r12, r20
 10a:	d5 1e       	adc	r13, r21
 10c:	e6 1e       	adc	r14, r22
 10e:	f7 1e       	adc	r15, r23
 110:	c7 01       	movw	r24, r14
 112:	b6 01       	movw	r22, r12
 114:	cb e2       	ldi	r28, 0x2B	; 43
 116:	d1 e0       	ldi	r29, 0x01	; 1
 118:	2f 81       	ldd	r18, Y+7	; 0x07
 11a:	38 85       	ldd	r19, Y+8	; 0x08
 11c:	03 2e       	mov	r0, r19
 11e:	00 0c       	add	r0, r0
 120:	44 0b       	sbc	r20, r20
 122:	55 0b       	sbc	r21, r21
 124:	4b d4       	rcall	.+2198   	; 0x9bc <__divmodsi4>
 126:	69 01       	movw	r12, r18
 128:	7a 01       	movw	r14, r20
	int16_t B = (FanMax - FanMin) * dRH / validConf.dDeltaRH;
 12a:	a8 01       	movw	r20, r16
 12c:	11 0f       	add	r17, r17
 12e:	66 0b       	sbc	r22, r22
 130:	77 0b       	sbc	r23, r23
 132:	44 0f       	add	r20, r20
 134:	55 1f       	adc	r21, r21
 136:	66 1f       	adc	r22, r22
 138:	77 1f       	adc	r23, r23
 13a:	44 0f       	add	r20, r20
 13c:	55 1f       	adc	r21, r21
 13e:	66 1f       	adc	r22, r22
 140:	77 1f       	adc	r23, r23
 142:	db 01       	movw	r26, r22
 144:	ca 01       	movw	r24, r20
 146:	88 0f       	add	r24, r24
 148:	99 1f       	adc	r25, r25
 14a:	aa 1f       	adc	r26, r26
 14c:	bb 1f       	adc	r27, r27
 14e:	88 0f       	add	r24, r24
 150:	99 1f       	adc	r25, r25
 152:	aa 1f       	adc	r26, r26
 154:	bb 1f       	adc	r27, r27
 156:	48 0f       	add	r20, r24
 158:	59 1f       	adc	r21, r25
 15a:	6a 1f       	adc	r22, r26
 15c:	7b 1f       	adc	r23, r27
 15e:	db 01       	movw	r26, r22
 160:	ca 01       	movw	r24, r20
 162:	88 0f       	add	r24, r24
 164:	99 1f       	adc	r25, r25
 166:	aa 1f       	adc	r26, r26
 168:	bb 1f       	adc	r27, r27
 16a:	88 0f       	add	r24, r24
 16c:	99 1f       	adc	r25, r25
 16e:	aa 1f       	adc	r26, r26
 170:	bb 1f       	adc	r27, r27
 172:	8a 01       	movw	r16, r20
 174:	9b 01       	movw	r18, r22
 176:	08 0f       	add	r16, r24
 178:	19 1f       	adc	r17, r25
 17a:	2a 1f       	adc	r18, r26
 17c:	3b 1f       	adc	r19, r27
 17e:	c9 01       	movw	r24, r18
 180:	b8 01       	movw	r22, r16
 182:	2b 81       	ldd	r18, Y+3	; 0x03
 184:	3c 81       	ldd	r19, Y+4	; 0x04
 186:	03 2e       	mov	r0, r19
 188:	00 0c       	add	r0, r0
 18a:	44 0b       	sbc	r20, r20
 18c:	55 0b       	sbc	r21, r21
 18e:	16 d4       	rcall	.+2092   	; 0x9bc <__divmodsi4>
	if (B > A)
		A = B;
	return A + FanMin;	
 190:	c6 01       	movw	r24, r12
 192:	c2 16       	cp	r12, r18
 194:	d3 06       	cpc	r13, r19
 196:	0c f4       	brge	.+2      	; 0x19a <_Z8FanLevelii+0xf0>
 198:	c9 01       	movw	r24, r18
}
 19a:	83 96       	adiw	r24, 0x23	; 35
 19c:	df 91       	pop	r29
 19e:	cf 91       	pop	r28
 1a0:	1f 91       	pop	r17
 1a2:	0f 91       	pop	r16
 1a4:	ff 90       	pop	r15
 1a6:	ef 90       	pop	r14
 1a8:	df 90       	pop	r13
 1aa:	cf 90       	pop	r12
 1ac:	08 95       	ret

000001ae <_Z13FanRegulationv>:

void FanRegulation()
{
 1ae:	cf 92       	push	r12
 1b0:	df 92       	push	r13
 1b2:	ef 92       	push	r14
 1b4:	ff 92       	push	r15
 1b6:	0f 93       	push	r16
 1b8:	1f 93       	push	r17
 1ba:	cf 93       	push	r28
 1bc:	df 93       	push	r29
	//Upper bounds for regulation
	if (validConf.fanLevelOverride != 0xFF)
 1be:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <validConf>
 1c2:	8f 3f       	cpi	r24, 0xFF	; 255
 1c4:	09 f0       	breq	.+2      	; 0x1c8 <_Z13FanRegulationv+0x1a>
 1c6:	45 c0       	rjmp	.+138    	; 0x252 <__stack+0x53>
		return;
	int16_t dT = tmpStatus.insideT - tmpStatus.outsideT - validConf.minDeltaT;
 1c8:	ab e2       	ldi	r26, 0x2B	; 43
 1ca:	b1 e0       	ldi	r27, 0x01	; 1
 1cc:	15 96       	adiw	r26, 0x05	; 5
 1ce:	ed 90       	ld	r14, X+
 1d0:	fc 90       	ld	r15, X
 1d2:	16 97       	sbiw	r26, 0x06	; 6
 1d4:	ea e1       	ldi	r30, 0x1A	; 26
 1d6:	f1 e0       	ldi	r31, 0x01	; 1
 1d8:	03 85       	ldd	r16, Z+11	; 0x0b
 1da:	14 85       	ldd	r17, Z+12	; 0x0c
 1dc:	85 85       	ldd	r24, Z+13	; 0x0d
 1de:	96 85       	ldd	r25, Z+14	; 0x0e
 1e0:	08 1b       	sub	r16, r24
 1e2:	19 0b       	sbc	r17, r25
 1e4:	0e 19       	sub	r16, r14
 1e6:	1f 09       	sbc	r17, r15
	int16_t dRH = tmpStatus.insideRH - tmpStatus.outsideRH - validConf.minDeltaRH;
 1e8:	11 96       	adiw	r26, 0x01	; 1
 1ea:	cd 90       	ld	r12, X+
 1ec:	dc 90       	ld	r13, X
 1ee:	12 97       	sbiw	r26, 0x02	; 2
 1f0:	c7 81       	ldd	r28, Z+7	; 0x07
 1f2:	d0 85       	ldd	r29, Z+8	; 0x08
 1f4:	81 85       	ldd	r24, Z+9	; 0x09
 1f6:	92 85       	ldd	r25, Z+10	; 0x0a
 1f8:	c8 1b       	sub	r28, r24
 1fa:	d9 0b       	sbc	r29, r25
 1fc:	cc 19       	sub	r28, r12
 1fe:	dd 09       	sbc	r29, r13
	uint8_t A = FanLevel(dT, dRH);
 200:	be 01       	movw	r22, r28
 202:	c8 01       	movw	r24, r16
 204:	52 df       	rcall	.-348    	; 0xaa <_Z8FanLevelii>
	if (A > fanLvl) //At least one of upper bounds is above
 206:	90 91 42 01 	lds	r25, 0x0142	; 0x800142 <fanLvl>
 20a:	98 17       	cp	r25, r24
 20c:	30 f4       	brcc	.+12     	; 0x21a <__stack+0x1b>
		fanLvl = A > FanMax ? FanMax : A; //Increase level
 20e:	88 38       	cpi	r24, 0x88	; 136
 210:	08 f0       	brcs	.+2      	; 0x214 <__stack+0x15>
 212:	87 e8       	ldi	r24, 0x87	; 135
 214:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <fanLvl>
 218:	1c c0       	rjmp	.+56     	; 0x252 <__stack+0x53>
	else
	{
		//Lower bounds for regulation
		dT -= validConf.minDeltaT >> 3;
		dRH -= validConf.minDeltaRH >> 3;
		A = FanLevel(dT, dRH);
 21a:	d5 94       	asr	r13
 21c:	c7 94       	ror	r12
 21e:	d5 94       	asr	r13
 220:	c7 94       	ror	r12
 222:	d5 94       	asr	r13
 224:	c7 94       	ror	r12
 226:	be 01       	movw	r22, r28
 228:	6c 19       	sub	r22, r12
 22a:	7d 09       	sbc	r23, r13
 22c:	f5 94       	asr	r15
 22e:	e7 94       	ror	r14
 230:	f5 94       	asr	r15
 232:	e7 94       	ror	r14
 234:	f5 94       	asr	r15
 236:	e7 94       	ror	r14
 238:	c8 01       	movw	r24, r16
 23a:	8e 19       	sub	r24, r14
 23c:	9f 09       	sbc	r25, r15
 23e:	35 df       	rcall	.-406    	; 0xaa <_Z8FanLevelii>
		if (A < fanLvl) //Both lower bounds are below
 240:	90 91 42 01 	lds	r25, 0x0142	; 0x800142 <fanLvl>
 244:	89 17       	cp	r24, r25
 246:	28 f4       	brcc	.+10     	; 0x252 <__stack+0x53>
			fanLvl = A > FanMin ? A : 0; //Decrease level
 248:	84 32       	cpi	r24, 0x24	; 36
 24a:	08 f4       	brcc	.+2      	; 0x24e <__stack+0x4f>
 24c:	80 e0       	ldi	r24, 0x00	; 0
 24e:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <fanLvl>
	}
}
 252:	df 91       	pop	r29
 254:	cf 91       	pop	r28
 256:	1f 91       	pop	r17
 258:	0f 91       	pop	r16
 25a:	ff 90       	pop	r15
 25c:	ef 90       	pop	r14
 25e:	df 90       	pop	r13
 260:	cf 90       	pop	r12
 262:	08 95       	ret

00000264 <_Z6GetRPMv>:

uint16_t GetRPM()
{
 264:	cf 92       	push	r12
 266:	df 92       	push	r13
 268:	ef 92       	push	r14
 26a:	ff 92       	push	r15
	while (tachOvf--)
 26c:	80 91 47 01 	lds	r24, 0x0147	; 0x800147 <tachOvf>
 270:	9f ef       	ldi	r25, 0xFF	; 255
 272:	98 0f       	add	r25, r24
 274:	90 93 47 01 	sts	0x0147, r25	; 0x800147 <tachOvf>
 278:	88 23       	and	r24, r24
 27a:	e1 f0       	breq	.+56     	; 0x2b4 <_Z6GetRPMv+0x50>
 27c:	40 91 38 01 	lds	r20, 0x0138	; 0x800138 <tachSum>
 280:	50 91 39 01 	lds	r21, 0x0139	; 0x800139 <tachSum+0x1>
 284:	60 91 3a 01 	lds	r22, 0x013A	; 0x80013a <tachSum+0x2>
 288:	70 91 3b 01 	lds	r23, 0x013B	; 0x80013b <tachSum+0x3>
		tachSum += 0xffff;
 28c:	41 50       	subi	r20, 0x01	; 1
 28e:	51 09       	sbc	r21, r1
 290:	6f 4f       	sbci	r22, 0xFF	; 255
 292:	7f 4f       	sbci	r23, 0xFF	; 255
	}
}

uint16_t GetRPM()
{
	while (tachOvf--)
 294:	80 91 47 01 	lds	r24, 0x0147	; 0x800147 <tachOvf>
 298:	9f ef       	ldi	r25, 0xFF	; 255
 29a:	98 0f       	add	r25, r24
 29c:	90 93 47 01 	sts	0x0147, r25	; 0x800147 <tachOvf>
 2a0:	81 11       	cpse	r24, r1
 2a2:	f4 cf       	rjmp	.-24     	; 0x28c <_Z6GetRPMv+0x28>
 2a4:	40 93 38 01 	sts	0x0138, r20	; 0x800138 <tachSum>
 2a8:	50 93 39 01 	sts	0x0139, r21	; 0x800139 <tachSum+0x1>
 2ac:	60 93 3a 01 	sts	0x013A, r22	; 0x80013a <tachSum+0x2>
 2b0:	70 93 3b 01 	sts	0x013B, r23	; 0x80013b <tachSum+0x3>
		tachSum += 0xffff;
	tachSum -= tachPrev;
 2b4:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <tachPrev>
 2b8:	90 91 41 01 	lds	r25, 0x0141	; 0x800141 <tachPrev+0x1>
 2bc:	c0 90 38 01 	lds	r12, 0x0138	; 0x800138 <tachSum>
 2c0:	d0 90 39 01 	lds	r13, 0x0139	; 0x800139 <tachSum+0x1>
 2c4:	e0 90 3a 01 	lds	r14, 0x013A	; 0x80013a <tachSum+0x2>
 2c8:	f0 90 3b 01 	lds	r15, 0x013B	; 0x80013b <tachSum+0x3>
 2cc:	c8 1a       	sub	r12, r24
 2ce:	d9 0a       	sbc	r13, r25
 2d0:	e1 08       	sbc	r14, r1
 2d2:	f1 08       	sbc	r15, r1
 2d4:	c0 92 38 01 	sts	0x0138, r12	; 0x800138 <tachSum>
 2d8:	d0 92 39 01 	sts	0x0139, r13	; 0x800139 <tachSum+0x1>
 2dc:	e0 92 3a 01 	sts	0x013A, r14	; 0x80013a <tachSum+0x2>
 2e0:	f0 92 3b 01 	sts	0x013B, r15	; 0x80013b <tachSum+0x3>
	uint32_t temp = (F_CPU * 60 / 8) * (tachCnt - 1);
 2e4:	60 91 48 01 	lds	r22, 0x0148	; 0x800148 <tachCnt>
	return (uint16_t)(temp / tachSum);
 2e8:	70 e0       	ldi	r23, 0x00	; 0
 2ea:	61 50       	subi	r22, 0x01	; 1
 2ec:	71 09       	sbc	r23, r1
 2ee:	07 2e       	mov	r0, r23
 2f0:	00 0c       	add	r0, r0
 2f2:	88 0b       	sbc	r24, r24
 2f4:	99 0b       	sbc	r25, r25
 2f6:	20 e0       	ldi	r18, 0x00	; 0
 2f8:	30 ec       	ldi	r19, 0xC0	; 192
 2fa:	4b e4       	ldi	r20, 0x4B	; 75
 2fc:	53 e0       	ldi	r21, 0x03	; 3
 2fe:	0f d3       	rcall	.+1566   	; 0x91e <__mulsi3>
 300:	a7 01       	movw	r20, r14
 302:	96 01       	movw	r18, r12
 304:	39 d3       	rcall	.+1650   	; 0x978 <__udivmodsi4>
}
 306:	c9 01       	movw	r24, r18
 308:	ff 90       	pop	r15
 30a:	ef 90       	pop	r14
 30c:	df 90       	pop	r13
 30e:	cf 90       	pop	r12
 310:	08 95       	ret

00000312 <__vector_22>:

ISR (USART0_RX_vect)
{
 312:	1f 92       	push	r1
 314:	0f 92       	push	r0
 316:	0f b6       	in	r0, 0x3f	; 63
 318:	0f 92       	push	r0
 31a:	11 24       	eor	r1, r1
 31c:	2f 93       	push	r18
 31e:	3f 93       	push	r19
 320:	4f 93       	push	r20
 322:	5f 93       	push	r21
 324:	6f 93       	push	r22
 326:	7f 93       	push	r23
 328:	8f 93       	push	r24
 32a:	9f 93       	push	r25
 32c:	af 93       	push	r26
 32e:	bf 93       	push	r27
 330:	ef 93       	push	r30
 332:	ff 93       	push	r31
	static char uCnt;
	static uint8_t *rxBuf;
	uint8_t data = UDR0;
 334:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__EEPROM_REGION_LENGTH__+0x7f0080>
	if (UCSR0A & (1 << MPCM0)) //Address listening mode
 338:	90 91 86 00 	lds	r25, 0x0086	; 0x800086 <__EEPROM_REGION_LENGTH__+0x7f0086>
 33c:	90 ff       	sbrs	r25, 0
 33e:	54 c0       	rjmp	.+168    	; 0x3e8 <__vector_22+0xd6>
	{
		if (CmdLC <= data && data <= CmdUC)
 340:	9f ee       	ldi	r25, 0xEF	; 239
 342:	98 0f       	add	r25, r24
 344:	93 30       	cpi	r25, 0x03	; 3
 346:	08 f0       	brcs	.+2      	; 0x34a <__vector_22+0x38>
 348:	4c c0       	rjmp	.+152    	; 0x3e2 <__vector_22+0xd0>
		{
			UCSR0A = 0; //Clear MPCM bit
 34a:	10 92 86 00 	sts	0x0086, r1	; 0x800086 <__EEPROM_REGION_LENGTH__+0x7f0086>
			rxMode = data;
 34e:	80 93 45 01 	sts	0x0145, r24	; 0x800145 <rxMode>
			if (data == SetConfig)
 352:	83 31       	cpi	r24, 0x13	; 19
 354:	61 f4       	brne	.+24     	; 0x36e <__vector_22+0x5c>
			{
				uCnt = sizeof(sysConfig); //Bytes to receive
 356:	8b e0       	ldi	r24, 0x0B	; 11
 358:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <_ZZ11__vector_22E4uCnt>
				rxBuf = iobuf; //First byte address in structure
 35c:	84 e0       	ldi	r24, 0x04	; 4
 35e:	91 e0       	ldi	r25, 0x01	; 1
 360:	90 93 02 01 	sts	0x0102, r25	; 0x800102 <_ZZ11__vector_22E5rxBuf+0x1>
 364:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <_ZZ11__vector_22E5rxBuf>
				rxMark = 0;
 368:	10 92 44 01 	sts	0x0144, r1	; 0x800144 <rxMark>
 36c:	82 c0       	rjmp	.+260    	; 0x472 <__LOCK_REGION_LENGTH__+0x72>
sysConfig EEMEM eConf = { 0xFF, 100, 300, 40, 50, 0 };
uint8_t iobuf[MAX(sizeof(sysConfig), sizeof(sysStatus))];

void inline U0TXen()
{
	PORTA |= (1 << PORTA5);
 36e:	dd 9a       	sbi	0x1b, 5	; 27
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 370:	80 e6       	ldi	r24, 0x60	; 96
 372:	8a 95       	dec	r24
 374:	f1 f7       	brne	.-4      	; 0x372 <__vector_22+0x60>
				rxMark = 0;
			}
			else
			{
				U0TXen();
				if (rxMode == GetConfig)
 376:	80 91 45 01 	lds	r24, 0x0145	; 0x800145 <rxMode>
 37a:	82 31       	cpi	r24, 0x12	; 18
 37c:	51 f4       	brne	.+20     	; 0x392 <__vector_22+0x80>
				{
					txCnt = sizeof(sysConfig) - 1; //Because one byte will be send right after
 37e:	8a e0       	ldi	r24, 0x0A	; 10
 380:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <txCnt>
					txBuf = (uint8_t*)&validConf;
 384:	8b e2       	ldi	r24, 0x2B	; 43
 386:	91 e0       	ldi	r25, 0x01	; 1
 388:	90 93 37 01 	sts	0x0137, r25	; 0x800137 <txBuf+0x1>
 38c:	80 93 36 01 	sts	0x0136, r24	; 0x800136 <txBuf>
 390:	1a c0       	rjmp	.+52     	; 0x3c6 <__vector_22+0xb4>
				}
				else //Get status
				{
					txBuf = iobuf;
 392:	84 e0       	ldi	r24, 0x04	; 4
 394:	91 e0       	ldi	r25, 0x01	; 1
 396:	90 93 37 01 	sts	0x0137, r25	; 0x800137 <txBuf+0x1>
 39a:	80 93 36 01 	sts	0x0136, r24	; 0x800136 <txBuf>
					tmpStatus.CRC16 = CalculateCRC16(&tmpStatus, sizeof(sysStatus) - 2);
 39e:	6f e0       	ldi	r22, 0x0F	; 15
 3a0:	8a e1       	ldi	r24, 0x1A	; 26
 3a2:	91 e0       	ldi	r25, 0x01	; 1
 3a4:	5c de       	rcall	.-840    	; 0x5e <_Z14CalculateCRC16Pva>
 3a6:	90 93 2a 01 	sts	0x012A, r25	; 0x80012a <tmpStatus+0x10>
 3aa:	80 93 29 01 	sts	0x0129, r24	; 0x800129 <tmpStatus+0xf>
					memcpy(iobuf, &tmpStatus, sizeof(sysStatus));
 3ae:	81 e1       	ldi	r24, 0x11	; 17
 3b0:	ea e1       	ldi	r30, 0x1A	; 26
 3b2:	f1 e0       	ldi	r31, 0x01	; 1
 3b4:	a4 e0       	ldi	r26, 0x04	; 4
 3b6:	b1 e0       	ldi	r27, 0x01	; 1
 3b8:	01 90       	ld	r0, Z+
 3ba:	0d 92       	st	X+, r0
 3bc:	8a 95       	dec	r24
 3be:	e1 f7       	brne	.-8      	; 0x3b8 <__vector_22+0xa6>
					txCnt = sizeof(sysStatus) - 1;
 3c0:	80 e1       	ldi	r24, 0x10	; 16
 3c2:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <txCnt>
				}
				UDR0 = *txBuf++; //Send first byte
 3c6:	e0 91 36 01 	lds	r30, 0x0136	; 0x800136 <txBuf>
 3ca:	f0 91 37 01 	lds	r31, 0x0137	; 0x800137 <txBuf+0x1>
 3ce:	cf 01       	movw	r24, r30
 3d0:	01 96       	adiw	r24, 0x01	; 1
 3d2:	90 93 37 01 	sts	0x0137, r25	; 0x800137 <txBuf+0x1>
 3d6:	80 93 36 01 	sts	0x0136, r24	; 0x800136 <txBuf>
 3da:	80 81       	ld	r24, Z
 3dc:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__EEPROM_REGION_LENGTH__+0x7f0080>
 3e0:	48 c0       	rjmp	.+144    	; 0x472 <__LOCK_REGION_LENGTH__+0x72>
			}
		}
		else
			rxMode = 0;
 3e2:	10 92 45 01 	sts	0x0145, r1	; 0x800145 <rxMode>
 3e6:	45 c0       	rjmp	.+138    	; 0x472 <__LOCK_REGION_LENGTH__+0x72>
	}
	else if (rxMode == SetConfig)
 3e8:	90 91 45 01 	lds	r25, 0x0145	; 0x800145 <rxMode>
 3ec:	93 31       	cpi	r25, 0x13	; 19
 3ee:	09 f0       	breq	.+2      	; 0x3f2 <__vector_22+0xe0>
 3f0:	40 c0       	rjmp	.+128    	; 0x472 <__LOCK_REGION_LENGTH__+0x72>
	{
		*rxBuf++ = data;
 3f2:	e0 91 01 01 	lds	r30, 0x0101	; 0x800101 <_ZZ11__vector_22E5rxBuf>
 3f6:	f0 91 02 01 	lds	r31, 0x0102	; 0x800102 <_ZZ11__vector_22E5rxBuf+0x1>
 3fa:	9f 01       	movw	r18, r30
 3fc:	2f 5f       	subi	r18, 0xFF	; 255
 3fe:	3f 4f       	sbci	r19, 0xFF	; 255
 400:	30 93 02 01 	sts	0x0102, r19	; 0x800102 <_ZZ11__vector_22E5rxBuf+0x1>
 404:	20 93 01 01 	sts	0x0101, r18	; 0x800101 <_ZZ11__vector_22E5rxBuf>
 408:	80 83       	st	Z, r24
		if (!--uCnt) //Packet received
 40a:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <_ZZ11__vector_22E4uCnt>
 40e:	81 50       	subi	r24, 0x01	; 1
 410:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <_ZZ11__vector_22E4uCnt>
 414:	81 11       	cpse	r24, r1
 416:	2d c0       	rjmp	.+90     	; 0x472 <__LOCK_REGION_LENGTH__+0x72>
		{
			rxMode = 0;
 418:	10 92 45 01 	sts	0x0145, r1	; 0x800145 <rxMode>
			if (CalculateCRC16(iobuf, sizeof(sysConfig) - 2) == ((sysConfig*)iobuf)->CRC16) //CRC OK
 41c:	69 e0       	ldi	r22, 0x09	; 9
 41e:	84 e0       	ldi	r24, 0x04	; 4
 420:	91 e0       	ldi	r25, 0x01	; 1
 422:	1d de       	rcall	.-966    	; 0x5e <_Z14CalculateCRC16Pva>
 424:	20 91 0d 01 	lds	r18, 0x010D	; 0x80010d <iobuf+0x9>
 428:	30 91 0e 01 	lds	r19, 0x010E	; 0x80010e <iobuf+0xa>
 42c:	82 17       	cp	r24, r18
 42e:	93 07       	cpc	r25, r19
 430:	e9 f4       	brne	.+58     	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>
			{
				memcpy(&validConf, iobuf, sizeof(sysConfig));
 432:	8b e0       	ldi	r24, 0x0B	; 11
 434:	e4 e0       	ldi	r30, 0x04	; 4
 436:	f1 e0       	ldi	r31, 0x01	; 1
 438:	ab e2       	ldi	r26, 0x2B	; 43
 43a:	b1 e0       	ldi	r27, 0x01	; 1
 43c:	01 90       	ld	r0, Z+
 43e:	0d 92       	st	X+, r0
 440:	8a 95       	dec	r24
 442:	e1 f7       	brne	.-8      	; 0x43c <__LOCK_REGION_LENGTH__+0x3c>
				if (validConf.fanLevelOverride != 0xFF)
 444:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <validConf>
 448:	8f 3f       	cpi	r24, 0xFF	; 255
 44a:	81 f0       	breq	.+32     	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>
				{
					fanLvl = validConf.fanLevelOverride;
 44c:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <fanLvl>
					if (fanLvl < FanMin)
 450:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <fanLvl>
 454:	83 32       	cpi	r24, 0x23	; 35
 456:	18 f4       	brcc	.+6      	; 0x45e <__LOCK_REGION_LENGTH__+0x5e>
						fanLvl = 0;
 458:	10 92 42 01 	sts	0x0142, r1	; 0x800142 <fanLvl>
 45c:	07 c0       	rjmp	.+14     	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>
					else if (fanLvl > FanMax)
 45e:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <fanLvl>
 462:	88 38       	cpi	r24, 0x88	; 136
 464:	18 f0       	brcs	.+6      	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>
						fanLvl = FanMax;
 466:	87 e8       	ldi	r24, 0x87	; 135
 468:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <fanLvl>
				}
			}
			UCSR0A = (1 << MPCM0); //Set MPCM bit
 46c:	81 e0       	ldi	r24, 0x01	; 1
 46e:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__EEPROM_REGION_LENGTH__+0x7f0086>
		}
	}
}
 472:	ff 91       	pop	r31
 474:	ef 91       	pop	r30
 476:	bf 91       	pop	r27
 478:	af 91       	pop	r26
 47a:	9f 91       	pop	r25
 47c:	8f 91       	pop	r24
 47e:	7f 91       	pop	r23
 480:	6f 91       	pop	r22
 482:	5f 91       	pop	r21
 484:	4f 91       	pop	r20
 486:	3f 91       	pop	r19
 488:	2f 91       	pop	r18
 48a:	0f 90       	pop	r0
 48c:	0f be       	out	0x3f, r0	; 63
 48e:	0f 90       	pop	r0
 490:	1f 90       	pop	r1
 492:	18 95       	reti

00000494 <__vector_24>:

ISR (USART0_TX_vect) //Transmit to RS485
{
 494:	1f 92       	push	r1
 496:	0f 92       	push	r0
 498:	0f b6       	in	r0, 0x3f	; 63
 49a:	0f 92       	push	r0
 49c:	11 24       	eor	r1, r1
 49e:	8f 93       	push	r24
 4a0:	9f 93       	push	r25
 4a2:	ef 93       	push	r30
 4a4:	ff 93       	push	r31
	if (txCnt--)
 4a6:	80 91 46 01 	lds	r24, 0x0146	; 0x800146 <txCnt>
 4aa:	9f ef       	ldi	r25, 0xFF	; 255
 4ac:	98 0f       	add	r25, r24
 4ae:	90 93 46 01 	sts	0x0146, r25	; 0x800146 <txCnt>
 4b2:	88 23       	and	r24, r24
 4b4:	71 f0       	breq	.+28     	; 0x4d2 <__vector_24+0x3e>
		UDR0 = *txBuf++; //Send next character from the given buffer
 4b6:	e0 91 36 01 	lds	r30, 0x0136	; 0x800136 <txBuf>
 4ba:	f0 91 37 01 	lds	r31, 0x0137	; 0x800137 <txBuf+0x1>
 4be:	cf 01       	movw	r24, r30
 4c0:	01 96       	adiw	r24, 0x01	; 1
 4c2:	90 93 37 01 	sts	0x0137, r25	; 0x800137 <txBuf+0x1>
 4c6:	80 93 36 01 	sts	0x0136, r24	; 0x800136 <txBuf>
 4ca:	80 81       	ld	r24, Z
 4cc:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__EEPROM_REGION_LENGTH__+0x7f0080>
 4d0:	06 c0       	rjmp	.+12     	; 0x4de <__vector_24+0x4a>
	else
	{
		U0RXen();
 4d2:	dd 98       	cbi	0x1b, 5	; 27
		UCSR0A = (1 << MPCM0); //Set MPCM bit
 4d4:	81 e0       	ldi	r24, 0x01	; 1
 4d6:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__EEPROM_REGION_LENGTH__+0x7f0086>
		rxMode = 0;
 4da:	10 92 45 01 	sts	0x0145, r1	; 0x800145 <rxMode>
	}
}
 4de:	ff 91       	pop	r31
 4e0:	ef 91       	pop	r30
 4e2:	9f 91       	pop	r25
 4e4:	8f 91       	pop	r24
 4e6:	0f 90       	pop	r0
 4e8:	0f be       	out	0x3f, r0	; 63
 4ea:	0f 90       	pop	r0
 4ec:	1f 90       	pop	r1
 4ee:	18 95       	reti

000004f0 <__vector_8>:

ISR (TIMER1_OVF_vect) //Occurs every 71.1ms
{
 4f0:	1f 92       	push	r1
 4f2:	0f 92       	push	r0
 4f4:	0f b6       	in	r0, 0x3f	; 63
 4f6:	0f 92       	push	r0
 4f8:	11 24       	eor	r1, r1
 4fa:	1f 93       	push	r17
 4fc:	2f 93       	push	r18
 4fe:	3f 93       	push	r19
 500:	4f 93       	push	r20
 502:	5f 93       	push	r21
 504:	6f 93       	push	r22
 506:	7f 93       	push	r23
 508:	8f 93       	push	r24
 50a:	9f 93       	push	r25
 50c:	af 93       	push	r26
 50e:	bf 93       	push	r27
 510:	cf 93       	push	r28
 512:	df 93       	push	r29
 514:	ef 93       	push	r30
 516:	ff 93       	push	r31
	uint8_t lcycle = ((uint8_t)cycles++) & 0x3F; //Range 0-63
 518:	c0 91 3c 01 	lds	r28, 0x013C	; 0x80013c <cycles>
 51c:	d0 91 3d 01 	lds	r29, 0x013D	; 0x80013d <cycles+0x1>
 520:	ce 01       	movw	r24, r28
 522:	01 96       	adiw	r24, 0x01	; 1
 524:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <cycles+0x1>
 528:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <cycles>
 52c:	1c 2f       	mov	r17, r28
 52e:	1f 73       	andi	r17, 0x3F	; 63
	if (!cycles) //~77 minutes between updates
 530:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <cycles>
 534:	90 91 3d 01 	lds	r25, 0x013D	; 0x80013d <cycles+0x1>
 538:	89 2b       	or	r24, r25
 53a:	39 f4       	brne	.+14     	; 0x54a <__vector_8+0x5a>
		eeprom_update_block(&validConf, &eConf, sizeof(sysConfig));
 53c:	4b e0       	ldi	r20, 0x0B	; 11
 53e:	50 e0       	ldi	r21, 0x00	; 0
 540:	60 e0       	ldi	r22, 0x00	; 0
 542:	70 e0       	ldi	r23, 0x00	; 0
 544:	8b e2       	ldi	r24, 0x2B	; 43
 546:	91 e0       	ldi	r25, 0x01	; 1
 548:	64 d2       	rcall	.+1224   	; 0xa12 <eeprom_update_block>
	if (lcycle == 44 || lcycle == 52) //Send start signal to the sensor
 54a:	1c 32       	cpi	r17, 0x2C	; 44
 54c:	19 f0       	breq	.+6      	; 0x554 <__vector_8+0x64>
 54e:	14 33       	cpi	r17, 0x34	; 52
 550:	09 f0       	breq	.+2      	; 0x554 <__vector_8+0x64>
 552:	49 c0       	rjmp	.+146    	; 0x5e6 <__vector_8+0xf6>
	{
		uint8_t delayz = 0, j;
		for (j = 0; j < 4; j++)
			delayz += AM2302.arr[j];
 554:	e5 e1       	ldi	r30, 0x15	; 21
 556:	f1 e0       	ldi	r31, 0x01	; 1
 558:	90 81       	ld	r25, Z
 55a:	81 81       	ldd	r24, Z+1	; 0x01
 55c:	89 0f       	add	r24, r25
 55e:	92 81       	ldd	r25, Z+2	; 0x02
 560:	89 0f       	add	r24, r25
		if (delayz == AM2302.arr[4])
 562:	93 81       	ldd	r25, Z+3	; 0x03
 564:	89 0f       	add	r24, r25
 566:	94 81       	ldd	r25, Z+4	; 0x04
 568:	89 13       	cpse	r24, r25
 56a:	30 c0       	rjmp	.+96     	; 0x5cc <__vector_8+0xdc>
		{
			if (AM2302.frame.T < 0)
 56c:	80 91 17 01 	lds	r24, 0x0117	; 0x800117 <AM2302+0x2>
 570:	90 91 18 01 	lds	r25, 0x0118	; 0x800118 <AM2302+0x3>
 574:	99 23       	and	r25, r25
 576:	44 f4       	brge	.+16     	; 0x588 <__vector_8+0x98>
				AM2302.frame.T = ~(AM2302.frame.T & 0x7FFF) + 1;
 578:	9f 77       	andi	r25, 0x7F	; 127
 57a:	91 95       	neg	r25
 57c:	81 95       	neg	r24
 57e:	91 09       	sbc	r25, r1
 580:	90 93 18 01 	sts	0x0118, r25	; 0x800118 <AM2302+0x3>
 584:	80 93 17 01 	sts	0x0117, r24	; 0x800117 <AM2302+0x2>
			if (lcycle == 44)
 588:	1c 32       	cpi	r17, 0x2C	; 44
 58a:	81 f4       	brne	.+32     	; 0x5ac <__vector_8+0xbc>
			{
				tmpStatus.insideRH = AM2302.frame.RH;
 58c:	ea e1       	ldi	r30, 0x1A	; 26
 58e:	f1 e0       	ldi	r31, 0x01	; 1
 590:	a5 e1       	ldi	r26, 0x15	; 21
 592:	b1 e0       	ldi	r27, 0x01	; 1
 594:	8d 91       	ld	r24, X+
 596:	9c 91       	ld	r25, X
 598:	11 97       	sbiw	r26, 0x01	; 1
 59a:	90 87       	std	Z+8, r25	; 0x08
 59c:	87 83       	std	Z+7, r24	; 0x07
				tmpStatus.insideT = AM2302.frame.T;
 59e:	12 96       	adiw	r26, 0x02	; 2
 5a0:	8d 91       	ld	r24, X+
 5a2:	9c 91       	ld	r25, X
 5a4:	13 97       	sbiw	r26, 0x03	; 3
 5a6:	94 87       	std	Z+12, r25	; 0x0c
 5a8:	83 87       	std	Z+11, r24	; 0x0b
 5aa:	10 c0       	rjmp	.+32     	; 0x5cc <__vector_8+0xdc>
			}
			else
			{
				tmpStatus.outsideRH = AM2302.frame.RH;
 5ac:	ea e1       	ldi	r30, 0x1A	; 26
 5ae:	f1 e0       	ldi	r31, 0x01	; 1
 5b0:	a5 e1       	ldi	r26, 0x15	; 21
 5b2:	b1 e0       	ldi	r27, 0x01	; 1
 5b4:	8d 91       	ld	r24, X+
 5b6:	9c 91       	ld	r25, X
 5b8:	11 97       	sbiw	r26, 0x01	; 1
 5ba:	92 87       	std	Z+10, r25	; 0x0a
 5bc:	81 87       	std	Z+9, r24	; 0x09
				tmpStatus.outsideT = AM2302.frame.T;
 5be:	12 96       	adiw	r26, 0x02	; 2
 5c0:	8d 91       	ld	r24, X+
 5c2:	9c 91       	ld	r25, X
 5c4:	13 97       	sbiw	r26, 0x03	; 3
 5c6:	96 87       	std	Z+14, r25	; 0x0e
 5c8:	85 87       	std	Z+13, r24	; 0x0d
				FanRegulation();
 5ca:	f1 dd       	rcall	.-1054   	; 0x1ae <_Z13FanRegulationv>
			}
		}

		PORTB &= ~(1 << PORTB2);
 5cc:	c2 98       	cbi	0x18, 2	; 24
		DDRB |= (1 << DDB2); //Interface pulled low
 5ce:	ba 9a       	sbi	0x17, 2	; 23
		TCCR0B = (1 << CS02); //28.8kHz, 34.72µs tick
 5d0:	84 e0       	ldi	r24, 0x04	; 4
 5d2:	83 bf       	out	0x33, r24	; 51
		TCNT0 = 0;
 5d4:	12 be       	out	0x32, r1	; 50
		OCR0B = 48; //~1.666ms delay
 5d6:	90 e3       	ldi	r25, 0x30	; 48
 5d8:	9c bf       	out	0x3c, r25	; 60
		TIFR0 = (1 << TOV0) | (1 << OCF0B);
 5da:	95 e0       	ldi	r25, 0x05	; 5
 5dc:	98 bf       	out	0x38, r25	; 56
		TIMSK0 = (1 << OCIE0B); //Enable interrupt
 5de:	89 bf       	out	0x39, r24	; 57
		amCnt = -1; //Skip response signal
 5e0:	8f ef       	ldi	r24, 0xFF	; 255
 5e2:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <amCnt>
	}
	lcycle &= 0xF; //Range 0-15
 5e6:	8c 2f       	mov	r24, r28
 5e8:	8f 70       	andi	r24, 0x0F	; 15
	if (!lcycle)
 5ea:	89 f4       	brne	.+34     	; 0x60e <__vector_8+0x11e>
	{
		tmpStatus.rpmFront = tachCnt > 1 ? GetRPM() : 0;
 5ec:	80 91 48 01 	lds	r24, 0x0148	; 0x800148 <tachCnt>
 5f0:	82 30       	cpi	r24, 0x02	; 2
 5f2:	10 f0       	brcs	.+4      	; 0x5f8 <__vector_8+0x108>
 5f4:	37 de       	rcall	.-914    	; 0x264 <_Z6GetRPMv>
 5f6:	02 c0       	rjmp	.+4      	; 0x5fc <__vector_8+0x10c>
 5f8:	80 e0       	ldi	r24, 0x00	; 0
 5fa:	90 e0       	ldi	r25, 0x00	; 0
 5fc:	90 93 1c 01 	sts	0x011C, r25	; 0x80011c <tmpStatus+0x2>
 600:	80 93 1b 01 	sts	0x011B, r24	; 0x80011b <tmpStatus+0x1>
		SelChA();
 604:	de 9a       	sbi	0x1b, 6	; 27
		tachCnt = 0;
 606:	10 92 48 01 	sts	0x0148, r1	; 0x800148 <tachCnt>
		TIMSK1 |= (1 << ICIE1);
 60a:	7d 9a       	sbi	0x0f, 5	; 15
 60c:	25 c0       	rjmp	.+74     	; 0x658 <__vector_8+0x168>
	}
	else if (lcycle == 8)
 60e:	88 30       	cpi	r24, 0x08	; 8
 610:	19 f5       	brne	.+70     	; 0x658 <__vector_8+0x168>
	{
		tmpStatus.rpmRear = tachCnt > 1 ? GetRPM() : 0;
 612:	80 91 48 01 	lds	r24, 0x0148	; 0x800148 <tachCnt>
 616:	82 30       	cpi	r24, 0x02	; 2
 618:	10 f0       	brcs	.+4      	; 0x61e <__vector_8+0x12e>
 61a:	24 de       	rcall	.-952    	; 0x264 <_Z6GetRPMv>
 61c:	02 c0       	rjmp	.+4      	; 0x622 <__vector_8+0x132>
 61e:	80 e0       	ldi	r24, 0x00	; 0
 620:	90 e0       	ldi	r25, 0x00	; 0
 622:	ea e1       	ldi	r30, 0x1A	; 26
 624:	f1 e0       	ldi	r31, 0x01	; 1
 626:	94 83       	std	Z+4, r25	; 0x04
 628:	83 83       	std	Z+3, r24	; 0x03
		SelChB();
 62a:	de 98       	cbi	0x1b, 6	; 27
		tachCnt = 0;
 62c:	10 92 48 01 	sts	0x0148, r1	; 0x800148 <tachCnt>
		TIMSK1 |= (1 << ICIE1);
 630:	7d 9a       	sbi	0x0f, 5	; 15
		tmpStatus.currentDraw = (adcSum << 3) / Idiv_x1mA;
 632:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <adcSum>
 636:	90 91 3f 01 	lds	r25, 0x013F	; 0x80013f <adcSum+0x1>
 63a:	88 0f       	add	r24, r24
 63c:	99 1f       	adc	r25, r25
 63e:	88 0f       	add	r24, r24
 640:	99 1f       	adc	r25, r25
 642:	88 0f       	add	r24, r24
 644:	99 1f       	adc	r25, r25
 646:	61 e2       	ldi	r22, 0x21	; 33
 648:	70 e0       	ldi	r23, 0x00	; 0
 64a:	82 d1       	rcall	.+772    	; 0x950 <__udivmodhi4>
 64c:	76 83       	std	Z+6, r23	; 0x06
 64e:	65 83       	std	Z+5, r22	; 0x05
		adcSum = 0;
 650:	10 92 3f 01 	sts	0x013F, r1	; 0x80013f <adcSum+0x1>
 654:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <adcSum>
	}

	if (rxMode == SetConfig && 2 < ++rxMark) //We are currently receiving data packet
 658:	80 91 45 01 	lds	r24, 0x0145	; 0x800145 <rxMode>
 65c:	83 31       	cpi	r24, 0x13	; 19
 65e:	61 f4       	brne	.+24     	; 0x678 <__vector_8+0x188>
 660:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <rxMark>
 664:	8f 5f       	subi	r24, 0xFF	; 255
 666:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <rxMark>
 66a:	83 30       	cpi	r24, 0x03	; 3
 66c:	28 f0       	brcs	.+10     	; 0x678 <__vector_8+0x188>
	{
		UCSR0A = (1 << MPCM0);
 66e:	81 e0       	ldi	r24, 0x01	; 1
 670:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__EEPROM_REGION_LENGTH__+0x7f0086>
		rxMode = 0;
 674:	10 92 45 01 	sts	0x0145, r1	; 0x800145 <rxMode>
	}

	if (lcycle & 1)
 678:	c0 fd       	sbrc	r28, 0
		ADCSRA |= (1 << ADSC);
 67a:	2e 9a       	sbi	0x05, 6	; 5
	if ((lcycle & 3) == 3)
 67c:	c3 70       	andi	r28, 0x03	; 3
 67e:	c3 30       	cpi	r28, 0x03	; 3
 680:	69 f5       	brne	.+90     	; 0x6dc <__vector_8+0x1ec>
	{
		if (OCR2AL > fanLvl)
 682:	90 91 c4 00 	lds	r25, 0x00C4	; 0x8000c4 <__EEPROM_REGION_LENGTH__+0x7f00c4>
 686:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <fanLvl>
 68a:	89 17       	cp	r24, r25
 68c:	58 f4       	brcc	.+22     	; 0x6a4 <__vector_8+0x1b4>
		{
			OCR2AL--;
 68e:	e4 ec       	ldi	r30, 0xC4	; 196
 690:	f0 e0       	ldi	r31, 0x00	; 0
 692:	80 81       	ld	r24, Z
 694:	81 50       	subi	r24, 0x01	; 1
 696:	80 83       	st	Z, r24
			if (OCR2AL < FanMin)
 698:	80 81       	ld	r24, Z
 69a:	83 32       	cpi	r24, 0x23	; 35
 69c:	a0 f4       	brcc	.+40     	; 0x6c6 <__vector_8+0x1d6>
				OCR2AL = 0;
 69e:	10 92 c4 00 	sts	0x00C4, r1	; 0x8000c4 <__EEPROM_REGION_LENGTH__+0x7f00c4>
 6a2:	11 c0       	rjmp	.+34     	; 0x6c6 <__vector_8+0x1d6>
		}
		else if (OCR2AL < fanLvl)
 6a4:	90 91 c4 00 	lds	r25, 0x00C4	; 0x8000c4 <__EEPROM_REGION_LENGTH__+0x7f00c4>
 6a8:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <fanLvl>
 6ac:	98 17       	cp	r25, r24
 6ae:	58 f4       	brcc	.+22     	; 0x6c6 <__vector_8+0x1d6>
		{
			OCR2AL++;
 6b0:	e4 ec       	ldi	r30, 0xC4	; 196
 6b2:	f0 e0       	ldi	r31, 0x00	; 0
 6b4:	80 81       	ld	r24, Z
 6b6:	8f 5f       	subi	r24, 0xFF	; 255
 6b8:	80 83       	st	Z, r24
			if (OCR2AL < FanMin)
 6ba:	80 81       	ld	r24, Z
 6bc:	83 32       	cpi	r24, 0x23	; 35
 6be:	18 f4       	brcc	.+6      	; 0x6c6 <__vector_8+0x1d6>
				OCR2AL = FanMin;
 6c0:	83 e2       	ldi	r24, 0x23	; 35
 6c2:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__EEPROM_REGION_LENGTH__+0x7f00c4>
		}
		tmpStatus.fanLevel = OCR2AL;
 6c6:	e4 ec       	ldi	r30, 0xC4	; 196
 6c8:	f0 e0       	ldi	r31, 0x00	; 0
 6ca:	80 81       	ld	r24, Z
 6cc:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <tmpStatus>
		OCR2BL = ICR2L - OCR2AL;
 6d0:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__EEPROM_REGION_LENGTH__+0x7f00c0>
 6d4:	90 81       	ld	r25, Z
 6d6:	89 1b       	sub	r24, r25
 6d8:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__EEPROM_REGION_LENGTH__+0x7f00c2>
	}
}
 6dc:	ff 91       	pop	r31
 6de:	ef 91       	pop	r30
 6e0:	df 91       	pop	r29
 6e2:	cf 91       	pop	r28
 6e4:	bf 91       	pop	r27
 6e6:	af 91       	pop	r26
 6e8:	9f 91       	pop	r25
 6ea:	8f 91       	pop	r24
 6ec:	7f 91       	pop	r23
 6ee:	6f 91       	pop	r22
 6f0:	5f 91       	pop	r21
 6f2:	4f 91       	pop	r20
 6f4:	3f 91       	pop	r19
 6f6:	2f 91       	pop	r18
 6f8:	1f 91       	pop	r17
 6fa:	0f 90       	pop	r0
 6fc:	0f be       	out	0x3f, r0	; 63
 6fe:	0f 90       	pop	r0
 700:	1f 90       	pop	r1
 702:	18 95       	reti

00000704 <__vector_10>:

ISR	(TIMER0_COMPB_vect)
{
 704:	1f 92       	push	r1
 706:	0f 92       	push	r0
 708:	0f b6       	in	r0, 0x3f	; 63
 70a:	0f 92       	push	r0
 70c:	11 24       	eor	r1, r1
 70e:	8f 93       	push	r24
	DDRB &= ~(1 << DDB2); //Interface released
 710:	ba 98       	cbi	0x17, 2	; 23
	TCCR0B = (1 << CS01); //921.6kHz clock, 1 tick = 1.08µs
 712:	82 e0       	ldi	r24, 0x02	; 2
 714:	83 bf       	out	0x33, r24	; 51
	TCNT0 = 0;
 716:	12 be       	out	0x32, r1	; 50
	TIMSK0 = (1 << TOIE0); //Now enable overflow interrupt, timeout 278µs
 718:	81 e0       	ldi	r24, 0x01	; 1
 71a:	89 bf       	out	0x39, r24	; 57
	PCMSK1 = (1 << PCINT10); //PINB2 as pin change interrupt source
 71c:	84 e0       	ldi	r24, 0x04	; 4
 71e:	80 bd       	out	0x20, r24	; 32
	GIFR = (1 << PCIF1);
 720:	80 e2       	ldi	r24, 0x20	; 32
 722:	8a bf       	out	0x3a, r24	; 58
	GIMSK = (1 << PCIE1); //Enable pin change interrupt
 724:	8b bf       	out	0x3b, r24	; 59
}
 726:	8f 91       	pop	r24
 728:	0f 90       	pop	r0
 72a:	0f be       	out	0x3f, r0	; 63
 72c:	0f 90       	pop	r0
 72e:	1f 90       	pop	r1
 730:	18 95       	reti

00000732 <__vector_11>:

ISR (TIMER0_OVF_vect)
{
 732:	1f 92       	push	r1
 734:	0f 92       	push	r0
 736:	0f b6       	in	r0, 0x3f	; 63
 738:	0f 92       	push	r0
 73a:	11 24       	eor	r1, r1
	TIMSK0 = 0; //Disable overflow interrupt
 73c:	19 be       	out	0x39, r1	; 57
	GIMSK = 0; //Disable pin change interrupt
 73e:	1b be       	out	0x3b, r1	; 59
}
 740:	0f 90       	pop	r0
 742:	0f be       	out	0x3f, r0	; 63
 744:	0f 90       	pop	r0
 746:	1f 90       	pop	r1
 748:	18 95       	reti

0000074a <__vector_3>:

ISR (PCINT1_vect)
{
 74a:	1f 92       	push	r1
 74c:	0f 92       	push	r0
 74e:	0f b6       	in	r0, 0x3f	; 63
 750:	0f 92       	push	r0
 752:	11 24       	eor	r1, r1
 754:	8f 93       	push	r24
 756:	9f 93       	push	r25
 758:	ef 93       	push	r30
 75a:	ff 93       	push	r31
	static uint8_t temp;
	uint8_t delayz = TCNT0;
 75c:	92 b7       	in	r25, 0x32	; 50
	TCNT0 = 0; //Clear counter
 75e:	12 be       	out	0x32, r1	; 50
	if (PINB & (1 << PINB2))
 760:	b2 99       	sbic	0x16, 2	; 22
 762:	2d c0       	rjmp	.+90     	; 0x7be <__vector_3+0x74>
		return; //Skip rising edge interrupt
	if (amCnt++ < 0)
 764:	80 91 43 01 	lds	r24, 0x0143	; 0x800143 <amCnt>
 768:	8f 5f       	subi	r24, 0xFF	; 255
 76a:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <amCnt>
		return;
	if (amCnt < 40)
 76e:	80 91 43 01 	lds	r24, 0x0143	; 0x800143 <amCnt>
 772:	88 32       	cpi	r24, 0x28	; 40
 774:	f0 f4       	brcc	.+60     	; 0x7b2 <__vector_3+0x68>
	{
		temp <<= 1;
 776:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <_edata>
 77a:	88 0f       	add	r24, r24
		if (delayz > 46) //High level held more than 48µs - logic one received
 77c:	9f 32       	cpi	r25, 0x2F	; 47
 77e:	18 f4       	brcc	.+6      	; 0x786 <__vector_3+0x3c>
		return; //Skip rising edge interrupt
	if (amCnt++ < 0)
		return;
	if (amCnt < 40)
	{
		temp <<= 1;
 780:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <_edata>
 784:	03 c0       	rjmp	.+6      	; 0x78c <__vector_3+0x42>
		if (delayz > 46) //High level held more than 48µs - logic one received
			temp |= 1;
 786:	81 60       	ori	r24, 0x01	; 1
 788:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <_edata>
		if ((amCnt & 7) == 7)
 78c:	80 91 43 01 	lds	r24, 0x0143	; 0x800143 <amCnt>
 790:	87 70       	andi	r24, 0x07	; 7
 792:	87 30       	cpi	r24, 0x07	; 7
 794:	71 f4       	brne	.+28     	; 0x7b2 <__vector_3+0x68>
			AM2302.arr[amCnt >> 3] = temp;
 796:	e0 91 43 01 	lds	r30, 0x0143	; 0x800143 <amCnt>
 79a:	f0 e0       	ldi	r31, 0x00	; 0
 79c:	f5 95       	asr	r31
 79e:	e7 95       	ror	r30
 7a0:	f5 95       	asr	r31
 7a2:	e7 95       	ror	r30
 7a4:	f5 95       	asr	r31
 7a6:	e7 95       	ror	r30
 7a8:	eb 5e       	subi	r30, 0xEB	; 235
 7aa:	fe 4f       	sbci	r31, 0xFE	; 254
 7ac:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <_edata>
 7b0:	80 83       	st	Z, r24
	}
	if (amCnt == 39)
 7b2:	80 91 43 01 	lds	r24, 0x0143	; 0x800143 <amCnt>
 7b6:	87 32       	cpi	r24, 0x27	; 39
 7b8:	11 f4       	brne	.+4      	; 0x7be <__vector_3+0x74>
	{
		TIMSK0 = 0; //Disable overflow interrupt
 7ba:	19 be       	out	0x39, r1	; 57
		GIMSK = 0; //Disable pin change interrupt
 7bc:	1b be       	out	0x3b, r1	; 59
	}
}
 7be:	ff 91       	pop	r31
 7c0:	ef 91       	pop	r30
 7c2:	9f 91       	pop	r25
 7c4:	8f 91       	pop	r24
 7c6:	0f 90       	pop	r0
 7c8:	0f be       	out	0x3f, r0	; 63
 7ca:	0f 90       	pop	r0
 7cc:	1f 90       	pop	r1
 7ce:	18 95       	reti

000007d0 <__vector_5>:

ISR (TIMER1_CAPT_vect)
{
 7d0:	1f 92       	push	r1
 7d2:	0f 92       	push	r0
 7d4:	0f b6       	in	r0, 0x3f	; 63
 7d6:	0f 92       	push	r0
 7d8:	11 24       	eor	r1, r1
 7da:	8f 93       	push	r24
 7dc:	9f 93       	push	r25
 7de:	af 93       	push	r26
 7e0:	bf 93       	push	r27
	if (!tachCnt++)
 7e2:	80 91 48 01 	lds	r24, 0x0148	; 0x800148 <tachCnt>
 7e6:	91 e0       	ldi	r25, 0x01	; 1
 7e8:	98 0f       	add	r25, r24
 7ea:	90 93 48 01 	sts	0x0148, r25	; 0x800148 <tachCnt>
 7ee:	81 11       	cpse	r24, r1
 7f0:	07 c0       	rjmp	.+14     	; 0x800 <__vector_5+0x30>
		tachPrev = ICR1;
 7f2:	84 b5       	in	r24, 0x24	; 36
 7f4:	95 b5       	in	r25, 0x25	; 37
 7f6:	90 93 41 01 	sts	0x0141, r25	; 0x800141 <tachPrev+0x1>
 7fa:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <tachPrev>
 7fe:	0c c0       	rjmp	.+24     	; 0x818 <__vector_5+0x48>
	else
		tachSum = ICR1;
 800:	84 b5       	in	r24, 0x24	; 36
 802:	95 b5       	in	r25, 0x25	; 37
 804:	a0 e0       	ldi	r26, 0x00	; 0
 806:	b0 e0       	ldi	r27, 0x00	; 0
 808:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <tachSum>
 80c:	90 93 39 01 	sts	0x0139, r25	; 0x800139 <tachSum+0x1>
 810:	a0 93 3a 01 	sts	0x013A, r26	; 0x80013a <tachSum+0x2>
 814:	b0 93 3b 01 	sts	0x013B, r27	; 0x80013b <tachSum+0x3>
	if (tachCnt > 7) //8 points is enough
 818:	80 91 48 01 	lds	r24, 0x0148	; 0x800148 <tachCnt>
 81c:	88 30       	cpi	r24, 0x08	; 8
 81e:	08 f0       	brcs	.+2      	; 0x822 <__vector_5+0x52>
		TIMSK1 &= ~(1 << ICIE1);
 820:	7d 98       	cbi	0x0f, 5	; 15
	tachOvf = (char)cycles & 7;
 822:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <cycles>
 826:	90 91 3d 01 	lds	r25, 0x013D	; 0x80013d <cycles+0x1>
 82a:	87 70       	andi	r24, 0x07	; 7
 82c:	80 93 47 01 	sts	0x0147, r24	; 0x800147 <tachOvf>
}
 830:	bf 91       	pop	r27
 832:	af 91       	pop	r26
 834:	9f 91       	pop	r25
 836:	8f 91       	pop	r24
 838:	0f 90       	pop	r0
 83a:	0f be       	out	0x3f, r0	; 63
 83c:	0f 90       	pop	r0
 83e:	1f 90       	pop	r1
 840:	18 95       	reti

00000842 <__vector_13>:

ISR (ADC_vect)
{
 842:	1f 92       	push	r1
 844:	0f 92       	push	r0
 846:	0f b6       	in	r0, 0x3f	; 63
 848:	0f 92       	push	r0
 84a:	11 24       	eor	r1, r1
 84c:	2f 93       	push	r18
 84e:	3f 93       	push	r19
 850:	8f 93       	push	r24
 852:	9f 93       	push	r25
	adcSum += ADC;
 854:	26 b1       	in	r18, 0x06	; 6
 856:	37 b1       	in	r19, 0x07	; 7
 858:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <adcSum>
 85c:	90 91 3f 01 	lds	r25, 0x013F	; 0x80013f <adcSum+0x1>
 860:	82 0f       	add	r24, r18
 862:	93 1f       	adc	r25, r19
 864:	90 93 3f 01 	sts	0x013F, r25	; 0x80013f <adcSum+0x1>
 868:	80 93 3e 01 	sts	0x013E, r24	; 0x80013e <adcSum>
}
 86c:	9f 91       	pop	r25
 86e:	8f 91       	pop	r24
 870:	3f 91       	pop	r19
 872:	2f 91       	pop	r18
 874:	0f 90       	pop	r0
 876:	0f be       	out	0x3f, r0	; 63
 878:	0f 90       	pop	r0
 87a:	1f 90       	pop	r1
 87c:	18 95       	reti

0000087e <_Z7mcuInitv>:


void inline mcuInit()
{
	cli();
 87e:	f8 94       	cli
	//Port A outputs: U0TX, PWMA, PWMB, U0EN, SEL
	DDRA = (1 << DDA1) | (1 << DDA3) | (1 << DDA4) | (1 << DDA5) | (1 << DDA6);
 880:	8a e7       	ldi	r24, 0x7A	; 122
 882:	8a bb       	out	0x1a, r24	; 26
	//USART 0: 76.8kbps, frame bits: start / 9 data / 2 stop, multi-processor communication
	UBRR0 = 5; //Actual maximum transfer rate: 6400Bps
 884:	85 e0       	ldi	r24, 0x05	; 5
 886:	90 e0       	ldi	r25, 0x00	; 0
 888:	90 93 82 00 	sts	0x0082, r25	; 0x800082 <__EEPROM_REGION_LENGTH__+0x7f0082>
 88c:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__EEPROM_REGION_LENGTH__+0x7f0081>
	UCSR0B = (1 << RXCIE0) | (1 << TXCIE0) | (1 << RXEN0) | (1 << TXEN0) | (1 << UCSZ02);
 890:	8c ed       	ldi	r24, 0xDC	; 220
 892:	80 93 85 00 	sts	0x0085, r24	; 0x800085 <__EEPROM_REGION_LENGTH__+0x7f0085>
	UCSR0C = (1 << USBS0) | (1 << UCSZ01) | (1 << UCSZ00);
 896:	8e e0       	ldi	r24, 0x0E	; 14
 898:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__EEPROM_REGION_LENGTH__+0x7f0084>
	UCSR0A = (1 << MPCM0);
 89c:	81 e0       	ldi	r24, 0x01	; 1
 89e:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__EEPROM_REGION_LENGTH__+0x7f0086>
	//Timer 1: 921.6kHz clock, input capture on leading edge, noise filtering, OVF interrupt
	TCCR1B = (1 << ICNC1) | (1 << ICES1) | (1 << CS11);
 8a2:	92 ec       	ldi	r25, 0xC2	; 194
 8a4:	9e bd       	out	0x2e, r25	; 46
	TIMSK1 = (1 << TOIE1);
 8a6:	8f b9       	out	0x0f, r24	; 15
	//Timer 2: 7.3728MHz clock, phase and frequency correct PWM, top in ICR2
	ICR2 = PWM_max; //25kHz PWM frequency
 8a8:	23 e9       	ldi	r18, 0x93	; 147
 8aa:	30 e0       	ldi	r19, 0x00	; 0
 8ac:	30 93 c1 00 	sts	0x00C1, r19	; 0x8000c1 <__EEPROM_REGION_LENGTH__+0x7f00c1>
 8b0:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__EEPROM_REGION_LENGTH__+0x7f00c0>
	OCR2A = 0; //Non-inverting output: off
 8b4:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__EEPROM_REGION_LENGTH__+0x7f00c5>
 8b8:	10 92 c4 00 	sts	0x00C4, r1	; 0x8000c4 <__EEPROM_REGION_LENGTH__+0x7f00c4>
	OCR2B = PWM_max; //Inverting output: off
 8bc:	30 93 c3 00 	sts	0x00C3, r19	; 0x8000c3 <__EEPROM_REGION_LENGTH__+0x7f00c3>
 8c0:	20 93 c2 00 	sts	0x00C2, r18	; 0x8000c2 <__EEPROM_REGION_LENGTH__+0x7f00c2>
	TCCR2A = (1 << COM2A1) | (1 << COM2B1) | (1 << COM2B0);
 8c4:	90 eb       	ldi	r25, 0xB0	; 176
 8c6:	90 93 ca 00 	sts	0x00CA, r25	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
	TCCR2B = (1 << WGM23) | (1 << CS20);
 8ca:	91 e1       	ldi	r25, 0x11	; 17
 8cc:	90 93 c9 00 	sts	0x00C9, r25	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
	TOCPMSA0 |= (1 << TOCC2S1) | (1 << TOCC3S1); //OC2A non-inverting (TOCC3), OC2B inverting (TOCC2)
 8d0:	e7 e6       	ldi	r30, 0x67	; 103
 8d2:	f0 e0       	ldi	r31, 0x00	; 0
 8d4:	90 81       	ld	r25, Z
 8d6:	90 6a       	ori	r25, 0xA0	; 160
 8d8:	90 83       	st	Z, r25
	TOCPMCOE |= (1 << TOCC2OE) | (1 << TOCC3OE);
 8da:	e6 e6       	ldi	r30, 0x66	; 102
 8dc:	f0 e0       	ldi	r31, 0x00	; 0
 8de:	90 81       	ld	r25, Z
 8e0:	9c 60       	ori	r25, 0x0C	; 12
 8e2:	90 83       	st	Z, r25
	//ADC: 1.1V reference, 230.4kHz clock, ADC0 input, interrupt
	ADMUXB = (1 << REFS0);
 8e4:	90 e2       	ldi	r25, 0x20	; 32
 8e6:	98 b9       	out	0x08, r25	; 8
	ADCSRA = (1 << ADEN) | (1 << ADIE) | (1 << ADPS2) | (1 << ADPS0);
 8e8:	9d e8       	ldi	r25, 0x8D	; 141
 8ea:	95 b9       	out	0x05, r25	; 5
	DIDR0 = (1 << ADC0D);
 8ec:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__EEPROM_REGION_LENGTH__+0x7f0060>
	//Power reduction: I²C, USART1 and SPI are not used in this project
	PRR = (1 << PRTWI) | (1 << PRUSART1) | (1 << PRSPI);
 8f0:	80 ed       	ldi	r24, 0xD0	; 208
 8f2:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__EEPROM_REGION_LENGTH__+0x7f0070>
	sei();
 8f6:	78 94       	sei
 8f8:	08 95       	ret

000008fa <main>:
}

int main(void)
{
	mcuInit();
 8fa:	c1 df       	rcall	.-126    	; 0x87e <_Z7mcuInitv>

	eeprom_read_block(&validConf, &eConf, sizeof(sysConfig));
 8fc:	4b e0       	ldi	r20, 0x0B	; 11
 8fe:	50 e0       	ldi	r21, 0x00	; 0
 900:	60 e0       	ldi	r22, 0x00	; 0
 902:	70 e0       	ldi	r23, 0x00	; 0
 904:	8b e2       	ldi	r24, 0x2B	; 43
 906:	91 e0       	ldi	r25, 0x01	; 1
 908:	75 d0       	rcall	.+234    	; 0x9f4 <eeprom_read_block>
	validConf.fanLevelOverride = 0xFF; //No override at startup
 90a:	cb e2       	ldi	r28, 0x2B	; 43
 90c:	d1 e0       	ldi	r29, 0x01	; 1
 90e:	8f ef       	ldi	r24, 0xFF	; 255
 910:	88 83       	st	Y, r24
	validConf.CRC16 = CalculateCRC16(&validConf, sizeof(sysConfig) - 2);
 912:	69 e0       	ldi	r22, 0x09	; 9
 914:	ce 01       	movw	r24, r28
 916:	a3 db       	rcall	.-2234   	; 0x5e <_Z14CalculateCRC16Pva>
 918:	9a 87       	std	Y+10, r25	; 0x0a
 91a:	89 87       	std	Y+9, r24	; 0x09
 91c:	ff cf       	rjmp	.-2      	; 0x91c <main+0x22>

0000091e <__mulsi3>:
 91e:	ee 27       	eor	r30, r30
 920:	ff 27       	eor	r31, r31

00000922 <__mulsi3_helper>:
 922:	aa 27       	eor	r26, r26
 924:	bb 27       	eor	r27, r27
 926:	08 c0       	rjmp	.+16     	; 0x938 <__mulsi3_helper+0x16>
 928:	a2 0f       	add	r26, r18
 92a:	b3 1f       	adc	r27, r19
 92c:	e4 1f       	adc	r30, r20
 92e:	f5 1f       	adc	r31, r21
 930:	22 0f       	add	r18, r18
 932:	33 1f       	adc	r19, r19
 934:	44 1f       	adc	r20, r20
 936:	55 1f       	adc	r21, r21
 938:	96 95       	lsr	r25
 93a:	87 95       	ror	r24
 93c:	77 95       	ror	r23
 93e:	67 95       	ror	r22
 940:	98 f3       	brcs	.-26     	; 0x928 <__mulsi3_helper+0x6>
 942:	70 40       	sbci	r23, 0x00	; 0
 944:	a9 f7       	brne	.-22     	; 0x930 <__mulsi3_helper+0xe>
 946:	00 97       	sbiw	r24, 0x00	; 0
 948:	99 f7       	brne	.-26     	; 0x930 <__mulsi3_helper+0xe>
 94a:	bd 01       	movw	r22, r26
 94c:	cf 01       	movw	r24, r30
 94e:	08 95       	ret

00000950 <__udivmodhi4>:
 950:	aa 1b       	sub	r26, r26
 952:	bb 1b       	sub	r27, r27
 954:	51 e1       	ldi	r21, 0x11	; 17
 956:	07 c0       	rjmp	.+14     	; 0x966 <__udivmodhi4_ep>

00000958 <__udivmodhi4_loop>:
 958:	aa 1f       	adc	r26, r26
 95a:	bb 1f       	adc	r27, r27
 95c:	a6 17       	cp	r26, r22
 95e:	b7 07       	cpc	r27, r23
 960:	10 f0       	brcs	.+4      	; 0x966 <__udivmodhi4_ep>
 962:	a6 1b       	sub	r26, r22
 964:	b7 0b       	sbc	r27, r23

00000966 <__udivmodhi4_ep>:
 966:	88 1f       	adc	r24, r24
 968:	99 1f       	adc	r25, r25
 96a:	5a 95       	dec	r21
 96c:	a9 f7       	brne	.-22     	; 0x958 <__udivmodhi4_loop>
 96e:	80 95       	com	r24
 970:	90 95       	com	r25
 972:	bc 01       	movw	r22, r24
 974:	cd 01       	movw	r24, r26
 976:	08 95       	ret

00000978 <__udivmodsi4>:
 978:	a1 e2       	ldi	r26, 0x21	; 33
 97a:	1a 2e       	mov	r1, r26
 97c:	aa 1b       	sub	r26, r26
 97e:	bb 1b       	sub	r27, r27
 980:	fd 01       	movw	r30, r26
 982:	0d c0       	rjmp	.+26     	; 0x99e <__udivmodsi4_ep>

00000984 <__udivmodsi4_loop>:
 984:	aa 1f       	adc	r26, r26
 986:	bb 1f       	adc	r27, r27
 988:	ee 1f       	adc	r30, r30
 98a:	ff 1f       	adc	r31, r31
 98c:	a2 17       	cp	r26, r18
 98e:	b3 07       	cpc	r27, r19
 990:	e4 07       	cpc	r30, r20
 992:	f5 07       	cpc	r31, r21
 994:	20 f0       	brcs	.+8      	; 0x99e <__udivmodsi4_ep>
 996:	a2 1b       	sub	r26, r18
 998:	b3 0b       	sbc	r27, r19
 99a:	e4 0b       	sbc	r30, r20
 99c:	f5 0b       	sbc	r31, r21

0000099e <__udivmodsi4_ep>:
 99e:	66 1f       	adc	r22, r22
 9a0:	77 1f       	adc	r23, r23
 9a2:	88 1f       	adc	r24, r24
 9a4:	99 1f       	adc	r25, r25
 9a6:	1a 94       	dec	r1
 9a8:	69 f7       	brne	.-38     	; 0x984 <__udivmodsi4_loop>
 9aa:	60 95       	com	r22
 9ac:	70 95       	com	r23
 9ae:	80 95       	com	r24
 9b0:	90 95       	com	r25
 9b2:	9b 01       	movw	r18, r22
 9b4:	ac 01       	movw	r20, r24
 9b6:	bd 01       	movw	r22, r26
 9b8:	cf 01       	movw	r24, r30
 9ba:	08 95       	ret

000009bc <__divmodsi4>:
 9bc:	05 2e       	mov	r0, r21
 9be:	97 fb       	bst	r25, 7
 9c0:	16 f4       	brtc	.+4      	; 0x9c6 <__divmodsi4+0xa>
 9c2:	00 94       	com	r0
 9c4:	0f d0       	rcall	.+30     	; 0x9e4 <__negsi2>
 9c6:	57 fd       	sbrc	r21, 7
 9c8:	05 d0       	rcall	.+10     	; 0x9d4 <__divmodsi4_neg2>
 9ca:	d6 df       	rcall	.-84     	; 0x978 <__udivmodsi4>
 9cc:	07 fc       	sbrc	r0, 7
 9ce:	02 d0       	rcall	.+4      	; 0x9d4 <__divmodsi4_neg2>
 9d0:	46 f4       	brtc	.+16     	; 0x9e2 <__divmodsi4_exit>
 9d2:	08 c0       	rjmp	.+16     	; 0x9e4 <__negsi2>

000009d4 <__divmodsi4_neg2>:
 9d4:	50 95       	com	r21
 9d6:	40 95       	com	r20
 9d8:	30 95       	com	r19
 9da:	21 95       	neg	r18
 9dc:	3f 4f       	sbci	r19, 0xFF	; 255
 9de:	4f 4f       	sbci	r20, 0xFF	; 255
 9e0:	5f 4f       	sbci	r21, 0xFF	; 255

000009e2 <__divmodsi4_exit>:
 9e2:	08 95       	ret

000009e4 <__negsi2>:
 9e4:	90 95       	com	r25
 9e6:	80 95       	com	r24
 9e8:	70 95       	com	r23
 9ea:	61 95       	neg	r22
 9ec:	7f 4f       	sbci	r23, 0xFF	; 255
 9ee:	8f 4f       	sbci	r24, 0xFF	; 255
 9f0:	9f 4f       	sbci	r25, 0xFF	; 255
 9f2:	08 95       	ret

000009f4 <eeprom_read_block>:
 9f4:	dc 01       	movw	r26, r24
 9f6:	86 2f       	mov	r24, r22

000009f8 <eeprom_read_blraw>:
 9f8:	e8 2f       	mov	r30, r24
 9fa:	e1 99       	sbic	0x1c, 1	; 28
 9fc:	fe cf       	rjmp	.-4      	; 0x9fa <eeprom_read_blraw+0x2>
 9fe:	1f ba       	out	0x1f, r1	; 31
 a00:	05 c0       	rjmp	.+10     	; 0xa0c <eeprom_read_blraw+0x14>
 a02:	ee bb       	out	0x1e, r30	; 30
 a04:	e0 9a       	sbi	0x1c, 0	; 28
 a06:	e3 95       	inc	r30
 a08:	0d b2       	in	r0, 0x1d	; 29
 a0a:	0d 92       	st	X+, r0
 a0c:	41 50       	subi	r20, 0x01	; 1
 a0e:	c8 f7       	brcc	.-14     	; 0xa02 <eeprom_read_blraw+0xa>
 a10:	08 95       	ret

00000a12 <eeprom_update_block>:
 a12:	dc 01       	movw	r26, r24
 a14:	a4 0f       	add	r26, r20
 a16:	b5 1f       	adc	r27, r21
 a18:	41 50       	subi	r20, 0x01	; 1
 a1a:	50 40       	sbci	r21, 0x00	; 0
 a1c:	38 f0       	brcs	.+14     	; 0xa2c <eeprom_update_block+0x1a>
 a1e:	86 2f       	mov	r24, r22
 a20:	84 0f       	add	r24, r20
 a22:	2e 91       	ld	r18, -X
 a24:	05 d0       	rcall	.+10     	; 0xa30 <eeprom_update_r18>
 a26:	41 50       	subi	r20, 0x01	; 1
 a28:	50 40       	sbci	r21, 0x00	; 0
 a2a:	d8 f7       	brcc	.-10     	; 0xa22 <eeprom_update_block+0x10>
 a2c:	08 95       	ret

00000a2e <eeprom_update_byte>:
 a2e:	26 2f       	mov	r18, r22

00000a30 <eeprom_update_r18>:
 a30:	e1 99       	sbic	0x1c, 1	; 28
 a32:	fe cf       	rjmp	.-4      	; 0xa30 <eeprom_update_r18>
 a34:	1f ba       	out	0x1f, r1	; 31
 a36:	8e bb       	out	0x1e, r24	; 30
 a38:	e0 9a       	sbi	0x1c, 0	; 28
 a3a:	81 50       	subi	r24, 0x01	; 1
 a3c:	0d b2       	in	r0, 0x1d	; 29
 a3e:	02 16       	cp	r0, r18
 a40:	39 f0       	breq	.+14     	; 0xa50 <eeprom_update_r18+0x20>
 a42:	1c ba       	out	0x1c, r1	; 28
 a44:	2d bb       	out	0x1d, r18	; 29
 a46:	0f b6       	in	r0, 0x3f	; 63
 a48:	f8 94       	cli
 a4a:	e2 9a       	sbi	0x1c, 2	; 28
 a4c:	e1 9a       	sbi	0x1c, 1	; 28
 a4e:	0f be       	out	0x3f, r0	; 63
 a50:	08 95       	ret

00000a52 <_exit>:
 a52:	f8 94       	cli

00000a54 <__stop_program>:
 a54:	ff cf       	rjmp	.-2      	; 0xa54 <__stop_program>
