###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov  6 22:37:32 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Setup Check with Pin axi_master/\pktctrl1_fifo/r_ptr_reg[5] /
CLK 
Endpoint:   axi_master/\pktctrl1_fifo/r_ptr_reg[5] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_rs/cur_state_reg[1] /Q                (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.202
- Setup                         0.101
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.851
- Arrival Time                  4.938
= Slack Time                   -1.087
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.087 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.903 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.660 | 
     | FECTS_clks_clk___L3_I6                 | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |   -0.379 | 
     | FECTS_clks_clk___L4_I33                | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.259 |   0.967 |   -0.120 | 
     | FECTS_clks_clk___L5_I170               | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.243 |   1.210 |    0.123 | 
     | \tx_rs/cur_state_reg[1]                | CLK ^ -> Q v | DFFSR   | 0.060 | 0.307 |   1.517 |    0.430 | 
     | FE_PSC130_n3481                        | A v -> Y v   | BUFX4   | 0.088 | 0.145 |   1.662 |    0.576 | 
     | U2360                                  | A v -> Y ^   | NAND2X1 | 0.132 | 0.125 |   1.788 |    0.701 | 
     | U2361                                  | B ^ -> Y v   | NOR2X1  | 0.137 | 0.145 |   1.932 |    0.845 | 
     | U2362                                  | A v -> Y ^   | INVX2   | 0.077 | 0.084 |   2.017 |    0.930 | 
     | U2363                                  | B ^ -> Y v   | NOR2X1  | 0.131 | 0.096 |   2.113 |    1.026 | 
     | U2364                                  | B v -> Y ^   | AOI21X1 | 0.316 | 0.266 |   2.379 |    1.293 | 
     | U2496                                  | B ^ -> Y v   | NOR2X1  | 0.164 | 0.192 |   2.571 |    1.484 | 
     | FE_OFCC29_n2154                        | A v -> Y v   | BUFX4   | 0.535 | 0.430 |   3.001 |    1.914 | 
     | FE_OFCC30_n2154                        | A v -> Y v   | BUFX4   | 0.614 | 0.585 |   3.586 |    2.499 | 
     | axi_master/U961                        | C v -> Y ^   | OAI21X1 | 0.279 | 0.556 |   4.142 |    3.055 | 
     | axi_master/U2421                       | B ^ -> Y v   | NAND2X1 | 0.181 | 0.184 |   4.326 |    3.239 | 
     | axi_master/U2425                       | B v -> Y ^   | NAND2X1 | 0.209 | 0.218 |   4.544 |    3.457 | 
     | axi_master/U2432                       | B ^ -> Y v   | NOR2X1  | 0.149 | 0.172 |   4.716 |    3.630 | 
     | axi_master/U2435                       | B v -> Y ^   | NAND2X1 | 0.104 | 0.120 |   4.837 |    3.750 | 
     | axi_master/U2436                       | A ^ -> Y ^   | XNOR2X1 | 0.067 | 0.101 |   4.937 |    3.851 | 
     | axi_master/\pktctrl1_fifo/r_ptr_reg[5] | D ^          | DFFSR   | 0.067 | 0.000 |   4.938 |    3.851 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.087 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.271 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.514 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |    1.768 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.271 |   0.952 |    2.039 | 
     | FECTS_clks_clk___L5_I137               | A ^ -> Y ^   | CLKBUF1 | 0.168 | 0.246 |   1.198 |    2.285 | 
     | axi_master/\pktctrl1_fifo/r_ptr_reg[5] | CLK ^        | DFFSR   | 0.168 | 0.004 |   1.201 |    2.288 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \QOS_selector/qos/srv_cnt1_d_reg[6] /CLK 
Endpoint:   \QOS_selector/qos/srv_cnt1_d_reg[6] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_rs/cur_state_reg[1] /Q             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.171
- Setup                         0.101
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.819
- Arrival Time                  4.829
= Slack Time                   -1.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.009 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.825 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.583 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |   -0.302 | 
     | FECTS_clks_clk___L4_I33             | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.259 |   0.967 |   -0.043 | 
     | FECTS_clks_clk___L5_I170            | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.243 |   1.210 |    0.201 | 
     | \tx_rs/cur_state_reg[1]             | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.511 |    0.501 | 
     | FE_PSC130_n3481                     | A ^ -> Y ^   | BUFX4   | 0.095 | 0.142 |   1.653 |    0.643 | 
     | FE_PSC96_n3481                      | A ^ -> Y ^   | BUFX2   | 0.067 | 0.123 |   1.776 |    0.767 | 
     | U1996                               | B ^ -> Y v   | NOR2X1  | 0.217 | 0.167 |   1.943 |    0.933 | 
     | U1922                               | A v -> Y ^   | NAND2X1 | 0.094 | 0.127 |   2.070 |    1.060 | 
     | U1916                               | C ^ -> Y v   | AOI21X1 | 0.220 | 0.204 |   2.274 |    1.264 | 
     | U1762                               | C v -> Y ^   | OAI21X1 | 0.183 | 0.201 |   2.475 |    1.465 | 
     | U1761                               | C ^ -> Y v   | AOI21X1 | 0.098 | 0.112 |   2.587 |    1.577 | 
     | U1868                               | C v -> Y ^   | OAI21X1 | 0.143 | 0.130 |   2.716 |    1.707 | 
     | U1764                               | B ^ -> Y v   | NAND2X1 | 0.090 | 0.087 |   2.803 |    1.794 | 
     | U1932                               | B v -> Y ^   | NAND2X1 | 0.266 | 0.219 |   3.023 |    2.013 | 
     | U1931                               | S ^ -> Y ^   | MUX2X1  | 0.249 | 0.270 |   3.293 |    2.283 | 
     | U2177                               | A ^ -> YS v  | FAX1    | 0.086 | 0.262 |   3.554 |    2.545 | 
     | U2053                               | A v -> Y v   | OR2X2   | 0.077 | 0.142 |   3.697 |    2.687 | 
     | U1929                               | B v -> Y ^   | NAND2X1 | 0.111 | 0.105 |   3.802 |    2.793 | 
     | U1804                               | A ^ -> Y ^   | OR2X1   | 0.047 | 0.097 |   3.899 |    2.890 | 
     | U1964                               | B ^ -> Y v   | NAND2X1 | 0.052 | 0.049 |   3.949 |    2.939 | 
     | U1978                               | C v -> Y ^   | NAND3X1 | 1.062 | 0.761 |   4.710 |    3.701 | 
     | U1852                               | A ^ -> Y ^   | AND2X1  | 0.070 | 0.119 |   4.829 |    3.819 | 
     | \QOS_selector/qos/srv_cnt1_d_reg[6] | D ^          | DFFSR   | 0.070 | 0.000 |   4.829 |    3.819 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.009 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.194 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.436 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.717 | 
     | FECTS_clks_clk___L4_I30             | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.217 |   0.924 |    1.934 | 
     | FECTS_clks_clk___L5_I156            | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.241 |   1.165 |    2.175 | 
     | \QOS_selector/qos/srv_cnt1_d_reg[6] | CLK ^        | DFFSR   | 0.164 | 0.005 |   1.171 |    2.180 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data48_d_reg[41] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data48_d_reg[41] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.206
- Setup                         0.125
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.831
- Arrival Time                  4.838
= Slack Time                   -1.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.007 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.823 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.580 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.326 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.058 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.194 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.494 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7       | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.618 | 
     | axi_master/U192                         | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.726 | 
     | axi_master/U17                          | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.849 | 
     | axi_master/U436                         | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.887 | 
     | axi_master/U435                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    0.987 | 
     | axi_master/U434                         | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.091 | 
     | axi_master/U412                         | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.266 | 
     | axi_master/FE_PSC86_n32                 | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.469 | 
     | axi_master/U400                         | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.785 | 
     | axi_master/U445                         | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.281 | 
     | \tx_crc/crcpkt1 /U471                   | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.444 | 
     | \tx_crc/crcpkt1 /U80                    | A ^ -> Y v   | NOR2X1  | 0.085 | 0.100 |   3.552 |    2.544 | 
     | \tx_crc/crcpkt1 /U217                   | A v -> Y ^   | NAND2X1 | 0.138 | 0.108 |   3.659 |    2.652 | 
     | \tx_crc/crcpkt1 /FE_PSC131_n79          | A ^ -> Y ^   | BUFX4   | 0.066 | 0.138 |   3.798 |    2.791 | 
     | \tx_crc/crcpkt1 /U446                   | A ^ -> Y ^   | OR2X2   | 0.059 | 0.110 |   3.908 |    2.901 | 
     | \tx_crc/crcpkt1 /FE_PSC188_n2878        | A ^ -> Y ^   | BUFX4   | 0.200 | 0.197 |   4.105 |    3.098 | 
     | \tx_crc/crcpkt1 /FE_OFCC57_n2878        | A ^ -> Y ^   | BUFX4   | 0.559 | 0.500 |   4.605 |    3.598 | 
     | \tx_crc/crcpkt1 /U333                   | A ^ -> Y v   | INVX8   | 0.111 | 0.109 |   4.714 |    3.707 | 
     | \tx_crc/crcpkt1 /U3822                  | S v -> Y v   | MUX2X1  | 0.186 | 0.124 |   4.838 |    3.831 | 
     | \tx_crc/crcpkt1 /\data48_d_reg[41]      | D v          | DFFSR   | 0.186 | 0.000 |   4.838 |    3.831 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.007 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.191 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.430 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |    1.697 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^   | CLKBUF1 | 0.183 | 0.262 |   0.952 |    1.959 | 
     | FECTS_clks_clk___L5_I35            | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.248 |   1.200 |    2.207 | 
     | \tx_crc/crcpkt1 /\data48_d_reg[41] | CLK ^        | DFFSR   | 0.158 | 0.006 |   1.206 |    2.213 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data32_d_reg[19] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data32_d_reg[19] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.256
- Setup                         0.123
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.883
- Arrival Time                  4.886
= Slack Time                   -1.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.003 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.819 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.576 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.322 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.054 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.198 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.498 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7       | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.622 | 
     | axi_master/U192                         | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.730 | 
     | axi_master/U17                          | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.853 | 
     | axi_master/U436                         | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.891 | 
     | axi_master/U435                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    0.991 | 
     | axi_master/U434                         | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.096 | 
     | axi_master/U412                         | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.271 | 
     | axi_master/FE_PSC86_n32                 | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.473 | 
     | axi_master/U400                         | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.789 | 
     | axi_master/U445                         | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.285 | 
     | \tx_crc/crcpkt1 /U471                   | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.448 | 
     | \tx_crc/crcpkt1 /U80                    | A ^ -> Y v   | NOR2X1  | 0.085 | 0.100 |   3.552 |    2.549 | 
     | \tx_crc/crcpkt1 /U217                   | A v -> Y ^   | NAND2X1 | 0.138 | 0.108 |   3.659 |    2.657 | 
     | \tx_crc/crcpkt1 /FE_PSC131_n79          | A ^ -> Y ^   | BUFX4   | 0.066 | 0.138 |   3.798 |    2.795 | 
     | \tx_crc/crcpkt1 /FE_PSC185_n79          | A ^ -> Y ^   | BUFX2   | 0.048 | 0.097 |   3.895 |    2.892 | 
     | \tx_crc/crcpkt1 /U384                   | C ^ -> Y v   | NOR3X1  | 0.210 | 0.170 |   4.064 |    3.061 | 
     | \tx_crc/crcpkt1 /U1351                  | A v -> Y ^   | INVX8   | 0.312 | 0.196 |   4.261 |    3.258 | 
     | \tx_crc/crcpkt1 /FE_PSC164_n2836        | A ^ -> Y ^   | BUFX4   | 0.310 | 0.435 |   4.696 |    3.693 | 
     | \tx_crc/crcpkt1 /U319                   | S ^ -> Y v   | MUX2X1  | 0.177 | 0.190 |   4.886 |    3.883 | 
     | \tx_crc/crcpkt1 /\data32_d_reg[19]      | D v          | DFFSR   | 0.177 | 0.000 |   4.886 |    3.883 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.003 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.187 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.430 | 
     | FECTS_clks_clk___L3_I6             | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.711 | 
     | FECTS_clks_clk___L4_I31            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.288 |   0.996 |    1.999 | 
     | FECTS_clks_clk___L5_I164           | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.254 |   1.250 |    2.253 | 
     | \tx_crc/crcpkt1 /\data32_d_reg[19] | CLK ^        | DFFSR   | 0.155 | 0.007 |   1.256 |    2.259 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[61] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[61] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.166
- Setup                         0.132
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.784
- Arrival Time                  4.786
= Slack Time                   -1.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.002 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.818 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.575 | 
     | FECTS_clks_clk___L3_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.321 | 
     | FECTS_clks_clk___L4_I29                    | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.053 | 
     | FECTS_clks_clk___L5_I154                   | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.199 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.498 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7          | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.623 | 
     | axi_master/U192                            | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.731 | 
     | axi_master/U17                             | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.854 | 
     | axi_master/U436                            | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.892 | 
     | axi_master/U435                            | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    0.992 | 
     | axi_master/U434                            | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.096 | 
     | axi_master/U412                            | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.271 | 
     | axi_master/FE_PSC86_n32                    | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.473 | 
     | axi_master/U400                            | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.790 | 
     | axi_master/U445                            | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.286 | 
     | \tx_crc/crcpkt1 /U471                      | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.449 | 
     | \tx_crc/crcpkt1 /U470                      | A ^ -> Y v   | NOR2X1  | 0.076 | 0.085 |   3.536 |    2.534 | 
     | \tx_crc/crcpkt1 /U459                      | A v -> Y ^   | NAND2X1 | 0.232 | 0.184 |   3.721 |    2.718 | 
     | \tx_crc/crcpkt1 /U1341                     | B ^ -> Y v   | OAI21X1 | 0.220 | 0.213 |   3.934 |    2.931 | 
     | \tx_crc/crcpkt1 /FE_OFCC51_n2500           | A v -> Y v   | BUFX4   | 0.393 | 0.385 |   4.319 |    3.317 | 
     | \tx_crc/crcpkt1 /FE_PSC162_FE_OFCN51_n2500 | A v -> Y v   | BUFX4   | 0.141 | 0.320 |   4.639 |    3.637 | 
     | \tx_crc/crcpkt1 /U3790                     | S v -> Y v   | MUX2X1  | 0.221 | 0.147 |   4.786 |    3.784 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[61]         | D v          | DFFSR   | 0.221 | 0.000 |   4.786 |    3.784 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.002 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.186 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.429 | 
     | FECTS_clks_clk___L3_I6             | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.710 | 
     | FECTS_clks_clk___L4_I30            | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.217 |   0.924 |    1.927 | 
     | FECTS_clks_clk___L5_I158           | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.237 |   1.161 |    2.164 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[61] | CLK ^        | DFFSR   | 0.155 | 0.005 |   1.166 |    2.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \tx_crc/crcpkt0 /\crcin48_d_reg[29] /CLK 
Endpoint:   \tx_crc/crcpkt0 /\crcin48_d_reg[29] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_crc/crcpkt0 /load16_d_reg/Q        (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.176
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.816
- Arrival Time                  4.816
= Slack Time                   -1.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.000 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.816 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.573 | 
     | FECTS_clks_clk___L3_I4              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.271 |   0.698 |   -0.303 | 
     | FECTS_clks_clk___L4_I23             | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.263 |   0.961 |   -0.039 | 
     | FECTS_clks_clk___L5_I122            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.264 |   1.224 |    0.224 | 
     | \tx_crc/crcpkt0 /load16_d_reg       | CLK ^ -> Q ^ | DFFSR   | 0.135 | 0.341 |   1.566 |    0.565 | 
     | \tx_crc/crcpkt0 /U482               | A ^ -> Y v   | NOR2X1  | 0.093 | 0.109 |   1.675 |    0.674 | 
     | \tx_crc/crcpkt0 /U516               | B v -> Y ^   | NAND2X1 | 0.113 | 0.110 |   1.784 |    0.784 | 
     | \tx_crc/crcpkt0 /U517               | B ^ -> Y v   | NOR2X1  | 0.088 | 0.091 |   1.875 |    0.875 | 
     | \tx_crc/crcpkt0 /U674               | B v -> Y ^   | NAND2X1 | 0.572 | 0.435 |   2.310 |    1.310 | 
     | \tx_crc/crcpkt0 /U675               | A ^ -> Y v   | INVX4   | 0.300 | 0.292 |   2.602 |    1.601 | 
     | \tx_crc/crcpkt0 /U688               | B v -> Y ^   | NOR2X1  | 0.119 | 0.114 |   2.716 |    1.715 | 
     | \tx_crc/crcpkt0 /U689               | C ^ -> Y v   | NAND3X1 | 0.718 | 0.498 |   3.214 |    2.213 | 
     | \tx_crc/crcpkt0 /U223               | A v -> Y ^   | INVX8   | 0.244 | 0.293 |   3.507 |    2.507 | 
     | \tx_crc/crcpkt0 /U167               | B ^ -> Y v   | AOI21X1 | 0.113 | 0.147 |   3.654 |    2.654 | 
     | \tx_crc/crcpkt0 /U166               | A v -> Y ^   | NAND2X1 | 0.122 | 0.132 |   3.786 |    2.786 | 
     | \tx_crc/crcpkt0 /U164               | A ^ -> Y v   | NOR2X1  | 0.071 | 0.084 |   3.870 |    2.869 | 
     | \tx_crc/crcpkt0 /U1986              | C v -> Y ^   | OAI21X1 | 0.157 | 0.108 |   3.977 |    2.977 | 
     | \tx_crc/crcpkt0 /U2008              | A ^ -> Y v   | NOR2X1  | 0.083 | 0.099 |   4.077 |    3.076 | 
     | \tx_crc/crcpkt0 /U2009              | C v -> Y ^   | OAI21X1 | 0.355 | 0.263 |   4.340 |    3.339 | 
     | \tx_crc/crcpkt0 /U234               | A ^ -> Y v   | INVX4   | 0.336 | 0.247 |   4.587 |    3.586 | 
     | \tx_crc/crcpkt0 /U3335              | A v -> Y ^   | OAI21X1 | 0.117 | 0.229 |   4.816 |    3.816 | 
     | \tx_crc/crcpkt0 /\crcin48_d_reg[29] | D ^          | DFFSR   | 0.117 | 0.000 |   4.816 |    3.816 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.000 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.185 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.427 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.708 | 
     | FECTS_clks_clk___L4_I35             | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.214 |   0.922 |    1.922 | 
     | FECTS_clks_clk___L5_I181            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.247 |   1.169 |    2.169 | 
     | \tx_crc/crcpkt0 /\crcin48_d_reg[29] | CLK ^        | DFFSR   | 0.160 | 0.008 |   1.177 |    2.177 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[60] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[60] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.166
- Setup                         0.130
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.786
- Arrival Time                  4.785
= Slack Time                   -0.999
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.999 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.815 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.572 | 
     | FECTS_clks_clk___L3_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.318 | 
     | FECTS_clks_clk___L4_I29                    | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.050 | 
     | FECTS_clks_clk___L5_I154                   | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.202 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.502 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7          | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.626 | 
     | axi_master/U192                            | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.734 | 
     | axi_master/U17                             | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.857 | 
     | axi_master/U436                            | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.895 | 
     | axi_master/U435                            | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    0.995 | 
     | axi_master/U434                            | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.099 | 
     | axi_master/U412                            | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.274 | 
     | axi_master/FE_PSC86_n32                    | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.477 | 
     | axi_master/U400                            | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.793 | 
     | axi_master/U445                            | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.289 | 
     | \tx_crc/crcpkt1 /U471                      | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.452 | 
     | \tx_crc/crcpkt1 /U470                      | A ^ -> Y v   | NOR2X1  | 0.076 | 0.085 |   3.536 |    2.537 | 
     | \tx_crc/crcpkt1 /U459                      | A v -> Y ^   | NAND2X1 | 0.232 | 0.184 |   3.721 |    2.722 | 
     | \tx_crc/crcpkt1 /U1341                     | B ^ -> Y v   | OAI21X1 | 0.220 | 0.213 |   3.934 |    2.935 | 
     | \tx_crc/crcpkt1 /FE_OFCC51_n2500           | A v -> Y v   | BUFX4   | 0.393 | 0.385 |   4.319 |    3.320 | 
     | \tx_crc/crcpkt1 /FE_PSC162_FE_OFCN51_n2500 | A v -> Y v   | BUFX4   | 0.141 | 0.320 |   4.639 |    3.640 | 
     | \tx_crc/crcpkt1 /U3289                     | S v -> Y v   | MUX2X1  | 0.211 | 0.146 |   4.785 |    3.786 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[60]         | D v          | DFFSR   | 0.211 | 0.000 |   4.785 |    3.786 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.999 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.183 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.426 | 
     | FECTS_clks_clk___L3_I6             | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.707 | 
     | FECTS_clks_clk___L4_I30            | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.217 |   0.924 |    1.924 | 
     | FECTS_clks_clk___L5_I158           | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.237 |   1.161 |    2.161 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[60] | CLK ^        | DFFSR   | 0.155 | 0.004 |   1.166 |    2.165 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\crcin32_d_reg[10] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\crcin32_d_reg[10] /D     (^) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.215
- Setup                         0.108
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.858
- Arrival Time                  4.856
= Slack Time                   -0.998
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.998 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.814 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.571 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.317 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.049 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.203 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.503 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7       | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.627 | 
     | axi_master/U192                         | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.735 | 
     | axi_master/U17                          | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.858 | 
     | axi_master/U436                         | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.896 | 
     | axi_master/U435                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    0.996 | 
     | axi_master/U434                         | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.100 | 
     | axi_master/U412                         | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.275 | 
     | axi_master/FE_PSC86_n32                 | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.478 | 
     | axi_master/U400                         | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.794 | 
     | axi_master/U445                         | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.290 | 
     | \tx_crc/crcpkt1 /U471                   | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.453 | 
     | \tx_crc/crcpkt1 /U80                    | A ^ -> Y v   | NOR2X1  | 0.085 | 0.100 |   3.552 |    2.553 | 
     | \tx_crc/crcpkt1 /U217                   | A v -> Y ^   | NAND2X1 | 0.138 | 0.108 |   3.659 |    2.661 | 
     | \tx_crc/crcpkt1 /FE_PSC131_n79          | A ^ -> Y ^   | BUFX4   | 0.066 | 0.138 |   3.798 |    2.800 | 
     | \tx_crc/crcpkt1 /FE_PSC185_n79          | A ^ -> Y ^   | BUFX2   | 0.048 | 0.097 |   3.895 |    2.896 | 
     | \tx_crc/crcpkt1 /U384                   | C ^ -> Y v   | NOR3X1  | 0.210 | 0.170 |   4.064 |    3.066 | 
     | \tx_crc/crcpkt1 /U1351                  | A v -> Y ^   | INVX8   | 0.312 | 0.196 |   4.261 |    3.263 | 
     | \tx_crc/crcpkt1 /FE_PSC164_n2836        | A ^ -> Y ^   | BUFX4   | 0.310 | 0.435 |   4.696 |    3.698 | 
     | \tx_crc/crcpkt1 /U3989                  | B ^ -> Y v   | NAND2X1 | 0.087 | 0.092 |   4.788 |    3.790 | 
     | \tx_crc/crcpkt1 /U3990                  | C v -> Y ^   | OAI21X1 | 0.102 | 0.068 |   4.856 |    3.858 | 
     | \tx_crc/crcpkt1 /\crcin32_d_reg[10]     | D ^          | DFFSR   | 0.102 | 0.000 |   4.856 |    3.858 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.998 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.182 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.425 | 
     | FECTS_clks_clk___L3_I7              | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.261 |   0.688 |    1.686 | 
     | FECTS_clks_clk___L4_I37             | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.276 |   0.964 |    1.962 | 
     | FECTS_clks_clk___L5_I191            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.240 |   1.204 |    2.202 | 
     | \tx_crc/crcpkt1 /\crcin32_d_reg[10] | CLK ^        | DFFSR   | 0.156 | 0.012 |   1.215 |    2.214 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[44] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[44] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.166
- Setup                         0.129
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.787
- Arrival Time                  4.784
= Slack Time                   -0.997
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.997 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.813 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.570 | 
     | FECTS_clks_clk___L3_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.316 | 
     | FECTS_clks_clk___L4_I29                    | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.048 | 
     | FECTS_clks_clk___L5_I154                   | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.204 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.504 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7          | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.628 | 
     | axi_master/U192                            | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.736 | 
     | axi_master/U17                             | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.859 | 
     | axi_master/U436                            | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.897 | 
     | axi_master/U435                            | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    0.997 | 
     | axi_master/U434                            | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.102 | 
     | axi_master/U412                            | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.277 | 
     | axi_master/FE_PSC86_n32                    | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.479 | 
     | axi_master/U400                            | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.795 | 
     | axi_master/U445                            | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.291 | 
     | \tx_crc/crcpkt1 /U471                      | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.454 | 
     | \tx_crc/crcpkt1 /U470                      | A ^ -> Y v   | NOR2X1  | 0.076 | 0.085 |   3.536 |    2.540 | 
     | \tx_crc/crcpkt1 /U459                      | A v -> Y ^   | NAND2X1 | 0.232 | 0.184 |   3.721 |    2.724 | 
     | \tx_crc/crcpkt1 /U1341                     | B ^ -> Y v   | OAI21X1 | 0.220 | 0.213 |   3.934 |    2.937 | 
     | \tx_crc/crcpkt1 /FE_OFCC51_n2500           | A v -> Y v   | BUFX4   | 0.393 | 0.385 |   4.319 |    3.322 | 
     | \tx_crc/crcpkt1 /FE_PSC162_FE_OFCN51_n2500 | A v -> Y v   | BUFX4   | 0.141 | 0.320 |   4.639 |    3.642 | 
     | \tx_crc/crcpkt1 /U3800                     | S v -> Y v   | MUX2X1  | 0.206 | 0.144 |   4.783 |    3.786 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[44]         | D v          | DFFSR   | 0.206 | 0.000 |   4.784 |    3.787 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.997 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.181 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.424 | 
     | FECTS_clks_clk___L3_I6             | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.705 | 
     | FECTS_clks_clk___L4_I30            | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.217 |   0.924 |    1.921 | 
     | FECTS_clks_clk___L5_I158           | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.237 |   1.161 |    2.158 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[44] | CLK ^        | DFFSR   | 0.155 | 0.004 |   1.166 |    2.163 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\crcin8_d_reg[28] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\crcin8_d_reg[28] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.170
- Setup                         0.226
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.694
- Arrival Time                  4.691
= Slack Time                   -0.997
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.997 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.184 |   0.184 |   -0.813 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.243 |   0.427 |   -0.570 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^   | CLKBUF1  | 0.201 | 0.254 |   0.681 |   -0.316 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^   | CLKBUF1  | 0.178 | 0.268 |   0.949 |   -0.048 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^   | CLKBUF1  | 0.184 | 0.252 |   1.201 |    0.204 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR    | 0.072 | 0.300 |   1.501 |    0.504 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7       | A ^ -> Y ^   | BUFX4    | 0.067 | 0.124 |   1.625 |    0.628 | 
     | axi_master/U192                         | B ^ -> Y ^   | OR2X1    | 0.054 | 0.108 |   1.733 |    0.736 | 
     | axi_master/U17                          | B ^ -> Y ^   | OR2X2    | 0.063 | 0.123 |   1.856 |    0.859 | 
     | axi_master/U436                         | A ^ -> Y v   | INVX2    | 0.034 | 0.038 |   1.894 |    0.897 | 
     | axi_master/U435                         | B v -> Y ^   | NAND2X1  | 0.126 | 0.100 |   1.994 |    0.997 | 
     | axi_master/U434                         | A ^ -> Y v   | NOR2X1   | 0.088 | 0.104 |   2.099 |    1.102 | 
     | axi_master/U412                         | B v -> Y v   | OR2X2    | 0.109 | 0.175 |   2.273 |    1.277 | 
     | axi_master/FE_PSC86_n32                 | A v -> Y v   | BUFX4    | 0.151 | 0.202 |   2.476 |    1.479 | 
     | axi_master/FE_PSC102_n32                | A v -> Y v   | BUFX2    | 0.156 | 0.258 |   2.734 |    1.737 | 
     | axi_master/U524                         | S v -> Y ^   | MUX2X1   | 0.572 | 0.480 |   3.214 |    2.218 | 
     | \tx_crc/crcpkt1 /U583                   | B ^ -> Y v   | NOR2X1   | 0.166 | 0.187 |   3.401 |    2.404 | 
     | \tx_crc/crcpkt1 /U429                   | C v -> Y ^   | NAND3X1  | 0.097 | 0.110 |   3.511 |    2.514 | 
     | \tx_crc/crcpkt1 /FE_PSC176_n274         | A ^ -> Y ^   | BUFX4    | 0.084 | 0.141 |   3.652 |    2.656 | 
     | \tx_crc/crcpkt1 /U428                   | A ^ -> Y v   | NAND2X1  | 0.062 | 0.065 |   3.718 |    2.721 | 
     | \tx_crc/crcpkt1 /U393                   | A v -> Y ^   | NOR2X1   | 0.097 | 0.099 |   3.816 |    2.820 | 
     | \tx_crc/crcpkt1 /U579                   | A ^ -> Y v   | NAND2X1  | 0.064 | 0.056 |   3.873 |    2.876 | 
     | \tx_crc/crcpkt1 /FE_PSC154_n1285        | A v -> Y v   | BUFX4    | 0.558 | 0.423 |   4.296 |    3.299 | 
     | \tx_crc/crcpkt1 /U3982                  | B v -> Y ^   | NAND2X1  | 0.139 | 0.343 |   4.639 |    3.642 | 
     | \tx_crc/crcpkt1 /U3983                  | C ^ -> Y v   | OAI21X1  | 0.127 | 0.052 |   4.691 |    3.694 | 
     | \tx_crc/crcpkt1 /\crcin8_d_reg[28]      | D v          | DFFPOSX1 | 0.127 | 0.000 |   4.691 |    3.694 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |          |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.997 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.184 |   0.184 |    1.181 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.243 |   0.427 |    1.424 | 
     | FECTS_clks_clk___L3_I6             | A ^ -> Y ^   | CLKBUF1  | 0.220 | 0.281 |   0.708 |    1.705 | 
     | FECTS_clks_clk___L4_I30            | A ^ -> Y ^   | CLKBUF1  | 0.121 | 0.217 |   0.925 |    1.921 | 
     | FECTS_clks_clk___L5_I158           | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.237 |   1.162 |    2.158 | 
     | \tx_crc/crcpkt1 /\crcin8_d_reg[28] | CLK ^        | DFFPOSX1 | 0.155 | 0.009 |   1.171 |    2.167 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \tx_crc/crcpkt0 /\crcin56_d_reg[29] /CLK 
Endpoint:   \tx_crc/crcpkt0 /\crcin56_d_reg[29] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_crc/crcpkt0 /load16_d_reg/Q        (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.173
- Setup                         0.110
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.813
- Arrival Time                  4.810
= Slack Time                   -0.997
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.997 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.813 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.570 | 
     | FECTS_clks_clk___L3_I4              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.271 |   0.698 |   -0.299 | 
     | FECTS_clks_clk___L4_I23             | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.263 |   0.961 |   -0.036 | 
     | FECTS_clks_clk___L5_I122            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.264 |   1.224 |    0.228 | 
     | \tx_crc/crcpkt0 /load16_d_reg       | CLK ^ -> Q ^ | DFFSR   | 0.135 | 0.341 |   1.566 |    0.569 | 
     | \tx_crc/crcpkt0 /U482               | A ^ -> Y v   | NOR2X1  | 0.093 | 0.109 |   1.675 |    0.678 | 
     | \tx_crc/crcpkt0 /U516               | B v -> Y ^   | NAND2X1 | 0.113 | 0.110 |   1.784 |    0.788 | 
     | \tx_crc/crcpkt0 /U517               | B ^ -> Y v   | NOR2X1  | 0.088 | 0.091 |   1.875 |    0.878 | 
     | \tx_crc/crcpkt0 /U674               | B v -> Y ^   | NAND2X1 | 0.572 | 0.435 |   2.310 |    1.313 | 
     | \tx_crc/crcpkt0 /U675               | A ^ -> Y v   | INVX4   | 0.300 | 0.292 |   2.602 |    1.605 | 
     | \tx_crc/crcpkt0 /U688               | B v -> Y ^   | NOR2X1  | 0.119 | 0.114 |   2.716 |    1.719 | 
     | \tx_crc/crcpkt0 /U689               | C ^ -> Y v   | NAND3X1 | 0.718 | 0.498 |   3.214 |    2.217 | 
     | \tx_crc/crcpkt0 /U223               | A v -> Y ^   | INVX8   | 0.244 | 0.293 |   3.507 |    2.510 | 
     | \tx_crc/crcpkt0 /U167               | B ^ -> Y v   | AOI21X1 | 0.113 | 0.147 |   3.654 |    2.657 | 
     | \tx_crc/crcpkt0 /U166               | A v -> Y ^   | NAND2X1 | 0.122 | 0.132 |   3.786 |    2.789 | 
     | \tx_crc/crcpkt0 /U164               | A ^ -> Y v   | NOR2X1  | 0.071 | 0.084 |   3.870 |    2.873 | 
     | \tx_crc/crcpkt0 /U1986              | C v -> Y ^   | OAI21X1 | 0.157 | 0.108 |   3.977 |    2.981 | 
     | \tx_crc/crcpkt0 /U2008              | A ^ -> Y v   | NOR2X1  | 0.083 | 0.099 |   4.077 |    3.080 | 
     | \tx_crc/crcpkt0 /U2009              | C v -> Y ^   | OAI21X1 | 0.355 | 0.263 |   4.340 |    3.343 | 
     | \tx_crc/crcpkt0 /U234               | A ^ -> Y v   | INVX4   | 0.336 | 0.247 |   4.587 |    3.590 | 
     | \tx_crc/crcpkt0 /U3547              | A v -> Y ^   | OAI21X1 | 0.110 | 0.223 |   4.810 |    3.813 | 
     | \tx_crc/crcpkt0 /\crcin56_d_reg[29] | D ^          | DFFSR   | 0.110 | 0.000 |   4.810 |    3.813 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.997 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.181 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.424 | 
     | FECTS_clks_clk___L3_I5              | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |    1.678 | 
     | FECTS_clks_clk___L4_I27             | A ^ -> Y ^   | CLKBUF1 | 0.183 | 0.251 |   0.932 |    1.929 | 
     | FECTS_clks_clk___L5_I141            | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.233 |   1.165 |    2.162 | 
     | \tx_crc/crcpkt0 /\crcin56_d_reg[29] | CLK ^        | DFFSR   | 0.167 | 0.008 |   1.173 |    2.170 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \QOS_selector/qos/srv_cnt1_d_reg[2] /CLK 
Endpoint:   \QOS_selector/qos/srv_cnt1_d_reg[2] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_rs/cur_state_reg[1] /Q             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.160
- Setup                         0.102
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.808
- Arrival Time                  4.805
= Slack Time                   -0.996
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.996 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.812 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.569 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |   -0.288 | 
     | FECTS_clks_clk___L4_I33             | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.259 |   0.967 |   -0.029 | 
     | FECTS_clks_clk___L5_I170            | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.243 |   1.210 |    0.214 | 
     | \tx_rs/cur_state_reg[1]             | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.511 |    0.514 | 
     | FE_PSC130_n3481                     | A ^ -> Y ^   | BUFX4   | 0.095 | 0.142 |   1.653 |    0.657 | 
     | FE_PSC96_n3481                      | A ^ -> Y ^   | BUFX2   | 0.067 | 0.123 |   1.776 |    0.780 | 
     | U1996                               | B ^ -> Y v   | NOR2X1  | 0.217 | 0.167 |   1.943 |    0.946 | 
     | U1922                               | A v -> Y ^   | NAND2X1 | 0.094 | 0.127 |   2.070 |    1.073 | 
     | U1916                               | C ^ -> Y v   | AOI21X1 | 0.220 | 0.204 |   2.274 |    1.278 | 
     | U1762                               | C v -> Y ^   | OAI21X1 | 0.183 | 0.201 |   2.475 |    1.479 | 
     | U1761                               | C ^ -> Y v   | AOI21X1 | 0.098 | 0.112 |   2.587 |    1.591 | 
     | U1868                               | C v -> Y ^   | OAI21X1 | 0.143 | 0.130 |   2.716 |    1.720 | 
     | U1764                               | B ^ -> Y v   | NAND2X1 | 0.090 | 0.087 |   2.803 |    1.807 | 
     | U1932                               | B v -> Y ^   | NAND2X1 | 0.266 | 0.219 |   3.023 |    2.027 | 
     | U1931                               | S ^ -> Y ^   | MUX2X1  | 0.249 | 0.270 |   3.293 |    2.296 | 
     | U2177                               | A ^ -> YS v  | FAX1    | 0.086 | 0.262 |   3.554 |    2.558 | 
     | U2053                               | A v -> Y v   | OR2X2   | 0.077 | 0.142 |   3.697 |    2.701 | 
     | U1929                               | B v -> Y ^   | NAND2X1 | 0.111 | 0.105 |   3.802 |    2.806 | 
     | U1804                               | A ^ -> Y ^   | OR2X1   | 0.047 | 0.097 |   3.899 |    2.903 | 
     | U1964                               | B ^ -> Y v   | NAND2X1 | 0.052 | 0.049 |   3.949 |    2.952 | 
     | U1978                               | C v -> Y ^   | NAND3X1 | 1.062 | 0.761 |   4.710 |    3.714 | 
     | U2240                               | B ^ -> Y ^   | AND2X1  | 0.077 | 0.094 |   4.804 |    3.808 | 
     | \QOS_selector/qos/srv_cnt1_d_reg[2] | D ^          | DFFSR   | 0.077 | 0.000 |   4.805 |    3.808 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.996 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.180 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.423 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.704 | 
     | FECTS_clks_clk___L4_I30             | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.217 |   0.924 |    1.921 | 
     | FECTS_clks_clk___L5_I157            | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.233 |   1.158 |    2.154 | 
     | \QOS_selector/qos/srv_cnt1_d_reg[2] | CLK ^        | DFFSR   | 0.152 | 0.003 |   1.161 |    2.157 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[62] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[62] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.166
- Setup                         0.127
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.789
- Arrival Time                  4.783
= Slack Time                   -0.994
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.994 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.810 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.567 | 
     | FECTS_clks_clk___L3_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.313 | 
     | FECTS_clks_clk___L4_I29                    | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.045 | 
     | FECTS_clks_clk___L5_I154                   | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.207 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.507 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7          | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.631 | 
     | axi_master/U192                            | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.739 | 
     | axi_master/U17                             | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.862 | 
     | axi_master/U436                            | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.900 | 
     | axi_master/U435                            | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    1.000 | 
     | axi_master/U434                            | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.105 | 
     | axi_master/U412                            | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.280 | 
     | axi_master/FE_PSC86_n32                    | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.482 | 
     | axi_master/U400                            | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.798 | 
     | axi_master/U445                            | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.294 | 
     | \tx_crc/crcpkt1 /U471                      | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.458 | 
     | \tx_crc/crcpkt1 /U470                      | A ^ -> Y v   | NOR2X1  | 0.076 | 0.085 |   3.536 |    2.543 | 
     | \tx_crc/crcpkt1 /U459                      | A v -> Y ^   | NAND2X1 | 0.232 | 0.184 |   3.721 |    2.727 | 
     | \tx_crc/crcpkt1 /U1341                     | B ^ -> Y v   | OAI21X1 | 0.220 | 0.213 |   3.934 |    2.940 | 
     | \tx_crc/crcpkt1 /FE_OFCC51_n2500           | A v -> Y v   | BUFX4   | 0.393 | 0.385 |   4.319 |    3.325 | 
     | \tx_crc/crcpkt1 /FE_PSC162_FE_OFCN51_n2500 | A v -> Y v   | BUFX4   | 0.141 | 0.320 |   4.639 |    3.645 | 
     | \tx_crc/crcpkt1 /U3052                     | S v -> Y v   | MUX2X1  | 0.198 | 0.143 |   4.782 |    3.789 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[62]         | D v          | DFFSR   | 0.198 | 0.000 |   4.783 |    3.789 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.994 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.178 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.421 | 
     | FECTS_clks_clk___L3_I6             | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.702 | 
     | FECTS_clks_clk___L4_I30            | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.217 |   0.924 |    1.918 | 
     | FECTS_clks_clk___L5_I158           | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.237 |   1.161 |    2.155 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[62] | CLK ^        | DFFSR   | 0.155 | 0.005 |   1.166 |    2.160 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data48_d_reg[7] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data48_d_reg[7] /D       (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.206
- Setup                         0.109
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.846
- Arrival Time                  4.840
= Slack Time                   -0.994
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.994 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.809 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.567 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.313 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.045 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.207 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.507 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7       | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.631 | 
     | axi_master/U192                         | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.739 | 
     | axi_master/U17                          | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.862 | 
     | axi_master/U436                         | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.900 | 
     | axi_master/U435                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    1.001 | 
     | axi_master/U434                         | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.105 | 
     | axi_master/U412                         | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.280 | 
     | axi_master/FE_PSC86_n32                 | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.482 | 
     | axi_master/U400                         | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.798 | 
     | axi_master/U445                         | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.294 | 
     | \tx_crc/crcpkt1 /U471                   | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.458 | 
     | \tx_crc/crcpkt1 /U80                    | A ^ -> Y v   | NOR2X1  | 0.085 | 0.100 |   3.552 |    2.558 | 
     | \tx_crc/crcpkt1 /U217                   | A v -> Y ^   | NAND2X1 | 0.138 | 0.108 |   3.659 |    2.666 | 
     | \tx_crc/crcpkt1 /FE_PSC131_n79          | A ^ -> Y ^   | BUFX4   | 0.066 | 0.138 |   3.798 |    2.804 | 
     | \tx_crc/crcpkt1 /U446                   | A ^ -> Y ^   | OR2X2   | 0.059 | 0.110 |   3.908 |    2.914 | 
     | \tx_crc/crcpkt1 /FE_PSC188_n2878        | A ^ -> Y ^   | BUFX4   | 0.200 | 0.197 |   4.105 |    3.112 | 
     | \tx_crc/crcpkt1 /FE_OFCC57_n2878        | A ^ -> Y ^   | BUFX4   | 0.559 | 0.500 |   4.605 |    3.611 | 
     | \tx_crc/crcpkt1 /U333                   | A ^ -> Y v   | INVX8   | 0.111 | 0.109 |   4.714 |    3.720 | 
     | \tx_crc/crcpkt1 /U3476                  | S v -> Y v   | MUX2X1  | 0.111 | 0.125 |   4.839 |    3.846 | 
     | \tx_crc/crcpkt1 /\data48_d_reg[7]       | D v          | DFFSR   | 0.111 | 0.000 |   4.840 |    3.846 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.994 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.178 | 
     | FECTS_clks_clk___L2_I0            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.417 | 
     | FECTS_clks_clk___L3_I1            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |    1.684 | 
     | FECTS_clks_clk___L4_I6            | A ^ -> Y ^   | CLKBUF1 | 0.183 | 0.262 |   0.952 |    1.945 | 
     | FECTS_clks_clk___L5_I35           | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.248 |   1.199 |    2.193 | 
     | \tx_crc/crcpkt1 /\data48_d_reg[7] | CLK ^        | DFFSR   | 0.158 | 0.006 |   1.206 |    2.199 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data32_d_reg[29] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data32_d_reg[29] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.219
- Setup                         0.132
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.836
- Arrival Time                  4.829
= Slack Time                   -0.993
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.993 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.809 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.566 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.312 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.044 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.208 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.508 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7       | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.632 | 
     | axi_master/U192                         | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.740 | 
     | axi_master/U17                          | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.863 | 
     | axi_master/U436                         | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.901 | 
     | axi_master/U435                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    1.001 | 
     | axi_master/U434                         | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.106 | 
     | axi_master/U412                         | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.281 | 
     | axi_master/FE_PSC86_n32                 | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.483 | 
     | axi_master/U400                         | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.799 | 
     | axi_master/U445                         | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.295 | 
     | \tx_crc/crcpkt1 /U471                   | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.458 | 
     | \tx_crc/crcpkt1 /U80                    | A ^ -> Y v   | NOR2X1  | 0.085 | 0.100 |   3.552 |    2.559 | 
     | \tx_crc/crcpkt1 /U217                   | A v -> Y ^   | NAND2X1 | 0.138 | 0.108 |   3.659 |    2.667 | 
     | \tx_crc/crcpkt1 /FE_PSC131_n79          | A ^ -> Y ^   | BUFX4   | 0.066 | 0.138 |   3.798 |    2.805 | 
     | \tx_crc/crcpkt1 /FE_PSC185_n79          | A ^ -> Y ^   | BUFX2   | 0.048 | 0.097 |   3.895 |    2.902 | 
     | \tx_crc/crcpkt1 /U384                   | C ^ -> Y v   | NOR3X1  | 0.210 | 0.170 |   4.064 |    3.071 | 
     | \tx_crc/crcpkt1 /U1351                  | A v -> Y ^   | INVX8   | 0.312 | 0.196 |   4.261 |    3.268 | 
     | \tx_crc/crcpkt1 /U317                   | A ^ -> Y v   | INVX8   | 0.299 | 0.368 |   4.628 |    3.635 | 
     | \tx_crc/crcpkt1 /U3768                  | S v -> Y v   | MUX2X1  | 0.219 | 0.201 |   4.829 |    3.836 | 
     | \tx_crc/crcpkt1 /\data32_d_reg[29]      | D v          | DFFSR   | 0.219 | 0.000 |   4.829 |    3.836 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.993 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.177 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.420 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.261 |   0.688 |    1.681 | 
     | FECTS_clks_clk___L4_I37            | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.276 |   0.964 |    1.957 | 
     | FECTS_clks_clk___L5_I192           | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.246 |   1.210 |    2.203 | 
     | \tx_crc/crcpkt1 /\data32_d_reg[29] | CLK ^        | DFFSR   | 0.166 | 0.009 |   1.219 |    2.211 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \QOS_selector/qos/srv_cnt2_d_reg[2] /CLK 
Endpoint:   \QOS_selector/qos/srv_cnt2_d_reg[2] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_rs/cur_state_reg[1] /Q             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.160
- Setup                         0.102
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.808
- Arrival Time                  4.801
= Slack Time                   -0.993
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.993 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.809 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.566 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |   -0.285 | 
     | FECTS_clks_clk___L4_I33             | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.259 |   0.967 |   -0.026 | 
     | FECTS_clks_clk___L5_I170            | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.243 |   1.210 |    0.218 | 
     | \tx_rs/cur_state_reg[1]             | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.511 |    0.518 | 
     | FE_PSC130_n3481                     | A ^ -> Y ^   | BUFX4   | 0.095 | 0.142 |   1.653 |    0.660 | 
     | FE_PSC96_n3481                      | A ^ -> Y ^   | BUFX2   | 0.067 | 0.123 |   1.776 |    0.783 | 
     | U1996                               | B ^ -> Y v   | NOR2X1  | 0.217 | 0.167 |   1.943 |    0.950 | 
     | U1922                               | A v -> Y ^   | NAND2X1 | 0.094 | 0.127 |   2.070 |    1.077 | 
     | U1916                               | C ^ -> Y v   | AOI21X1 | 0.220 | 0.204 |   2.274 |    1.281 | 
     | U1762                               | C v -> Y ^   | OAI21X1 | 0.183 | 0.201 |   2.475 |    1.482 | 
     | U1761                               | C ^ -> Y v   | AOI21X1 | 0.098 | 0.112 |   2.587 |    1.594 | 
     | U1868                               | C v -> Y ^   | OAI21X1 | 0.143 | 0.130 |   2.716 |    1.724 | 
     | U1764                               | B ^ -> Y v   | NAND2X1 | 0.090 | 0.087 |   2.803 |    1.811 | 
     | U1932                               | B v -> Y ^   | NAND2X1 | 0.266 | 0.219 |   3.023 |    2.030 | 
     | U1931                               | S ^ -> Y ^   | MUX2X1  | 0.249 | 0.270 |   3.293 |    2.300 | 
     | U2177                               | A ^ -> YS v  | FAX1    | 0.086 | 0.262 |   3.554 |    2.562 | 
     | U2053                               | A v -> Y v   | OR2X2   | 0.077 | 0.142 |   3.697 |    2.704 | 
     | U1929                               | B v -> Y ^   | NAND2X1 | 0.111 | 0.105 |   3.802 |    2.809 | 
     | U1804                               | A ^ -> Y ^   | OR2X1   | 0.047 | 0.097 |   3.899 |    2.906 | 
     | U1964                               | B ^ -> Y v   | NAND2X1 | 0.052 | 0.049 |   3.949 |    2.956 | 
     | U1978                               | C v -> Y ^   | NAND3X1 | 1.062 | 0.761 |   4.710 |    3.717 | 
     | U2236                               | B ^ -> Y ^   | AND2X1  | 0.078 | 0.090 |   4.801 |    3.808 | 
     | \QOS_selector/qos/srv_cnt2_d_reg[2] | D ^          | DFFSR   | 0.078 | 0.000 |   4.801 |    3.808 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.993 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.177 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.420 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.701 | 
     | FECTS_clks_clk___L4_I30             | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.217 |   0.924 |    1.917 | 
     | FECTS_clks_clk___L5_I157            | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.233 |   1.158 |    2.151 | 
     | \QOS_selector/qos/srv_cnt2_d_reg[2] | CLK ^        | DFFSR   | 0.152 | 0.002 |   1.160 |    2.153 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[50] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[50] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.166
- Setup                         0.124
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.792
- Arrival Time                  4.785
= Slack Time                   -0.992
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.992 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.808 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.565 | 
     | FECTS_clks_clk___L3_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.312 | 
     | FECTS_clks_clk___L4_I29                    | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.044 | 
     | FECTS_clks_clk___L5_I154                   | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.209 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.508 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7          | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.633 | 
     | axi_master/U192                            | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.741 | 
     | axi_master/U17                             | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.863 | 
     | axi_master/U436                            | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.902 | 
     | axi_master/U435                            | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    1.002 | 
     | axi_master/U434                            | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.106 | 
     | axi_master/U412                            | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.281 | 
     | axi_master/FE_PSC86_n32                    | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.483 | 
     | axi_master/U400                            | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.800 | 
     | axi_master/U445                            | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.296 | 
     | \tx_crc/crcpkt1 /U471                      | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.459 | 
     | \tx_crc/crcpkt1 /U470                      | A ^ -> Y v   | NOR2X1  | 0.076 | 0.085 |   3.536 |    2.544 | 
     | \tx_crc/crcpkt1 /U459                      | A v -> Y ^   | NAND2X1 | 0.232 | 0.184 |   3.721 |    2.728 | 
     | \tx_crc/crcpkt1 /U1341                     | B ^ -> Y v   | OAI21X1 | 0.220 | 0.213 |   3.934 |    2.941 | 
     | \tx_crc/crcpkt1 /FE_OFCC51_n2500           | A v -> Y v   | BUFX4   | 0.393 | 0.385 |   4.319 |    3.326 | 
     | \tx_crc/crcpkt1 /FE_PSC162_FE_OFCN51_n2500 | A v -> Y v   | BUFX4   | 0.141 | 0.320 |   4.639 |    3.647 | 
     | \tx_crc/crcpkt1 /U3293                     | S v -> Y v   | MUX2X1  | 0.182 | 0.145 |   4.784 |    3.792 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[50]         | D v          | DFFSR   | 0.182 | 0.000 |   4.785 |    3.792 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.992 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.177 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.419 | 
     | FECTS_clks_clk___L3_I6             | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.700 | 
     | FECTS_clks_clk___L4_I30            | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.217 |   0.924 |    1.917 | 
     | FECTS_clks_clk___L5_I158           | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.237 |   1.161 |    2.154 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[50] | CLK ^        | DFFSR   | 0.155 | 0.005 |   1.166 |    2.159 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \tx_crc/crcpkt0 /\crcin40_d_reg[15] /CLK 
Endpoint:   \tx_crc/crcpkt0 /\crcin40_d_reg[15] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_crc/crcpkt0 /load48_d_reg/Q        (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.188
- Setup                         0.113
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.825
- Arrival Time                  4.815
= Slack Time                   -0.990
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.990 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.806 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.563 | 
     | FECTS_clks_clk___L3_I4              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.271 |   0.698 |   -0.292 | 
     | FECTS_clks_clk___L4_I20             | A ^ -> Y ^   | CLKBUF1 | 0.206 | 0.266 |   0.964 |   -0.026 | 
     | FECTS_clks_clk___L5_I107            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.257 |   1.221 |    0.231 | 
     | \tx_crc/crcpkt0 /load48_d_reg       | CLK ^ -> Q v | DFFSR   | 0.184 | 0.390 |   1.611 |    0.621 | 
     | \tx_crc/crcpkt0 /U479               | B v -> Y v   | OR2X2   | 0.080 | 0.166 |   1.777 |    0.788 | 
     | \tx_crc/crcpkt0 /U480               | A v -> Y ^   | INVX4   | 0.055 | 0.061 |   1.838 |    0.849 | 
     | \tx_crc/crcpkt0 /U481               | C ^ -> Y v   | NAND3X1 | 0.126 | 0.099 |   1.938 |    0.948 | 
     | \tx_crc/crcpkt0 /U60                | A v -> Y v   | OR2X1   | 0.476 | 0.450 |   2.388 |    1.398 | 
     | \tx_crc/crcpkt0 /U685               | A v -> Y ^   | NAND2X1 | 0.136 | 0.193 |   2.581 |    1.591 | 
     | \tx_crc/crcpkt0 /U686               | B ^ -> Y v   | NOR2X1  | 0.077 | 0.078 |   2.659 |    1.669 | 
     | \tx_crc/crcpkt0 /U689               | A v -> Y ^   | NAND3X1 | 1.021 | 0.765 |   3.424 |    2.434 | 
     | \tx_crc/crcpkt0 /U223               | A ^ -> Y v   | INVX8   | 0.279 | 0.245 |   3.669 |    2.679 | 
     | \tx_crc/crcpkt0 /U3208              | D v -> Y ^   | AOI22X1 | 0.122 | 0.167 |   3.836 |    2.846 | 
     | \tx_crc/crcpkt0 /U3209              | C ^ -> Y v   | OAI21X1 | 0.130 | 0.065 |   3.900 |    2.911 | 
     | \tx_crc/crcpkt0 /U3210              | C v -> Y ^   | AOI21X1 | 0.178 | 0.129 |   4.029 |    3.039 | 
     | \tx_crc/crcpkt0 /U3211              | C ^ -> Y v   | OAI21X1 | 0.161 | 0.100 |   4.129 |    3.139 | 
     | \tx_crc/crcpkt0 /U3212              | C v -> Y ^   | AOI21X1 | 0.082 | 0.083 |   4.212 |    3.222 | 
     | \tx_crc/crcpkt0 /U3213              | B ^ -> Y v   | NAND2X1 | 0.188 | 0.164 |   4.376 |    3.387 | 
     | \tx_crc/crcpkt0 /U222               | A v -> Y ^   | INVX4   | 0.343 | 0.223 |   4.599 |    3.609 | 
     | \tx_crc/crcpkt0 /U3699              | A ^ -> Y v   | OAI22X1 | 0.129 | 0.215 |   4.814 |    3.825 | 
     | \tx_crc/crcpkt0 /\crcin40_d_reg[15] | D v          | DFFSR   | 0.129 | 0.000 |   4.815 |    3.825 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.990 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.174 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.417 | 
     | FECTS_clks_clk___L3_I4              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.271 |   0.698 |    1.688 | 
     | FECTS_clks_clk___L4_I22             | A ^ -> Y ^   | CLKBUF1 | 0.193 | 0.246 |   0.943 |    1.933 | 
     | FECTS_clks_clk___L5_I119            | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.240 |   1.184 |    2.173 | 
     | \tx_crc/crcpkt0 /\crcin40_d_reg[15] | CLK ^        | DFFSR   | 0.148 | 0.004 |   1.188 |    2.177 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \QOS_selector/qos/srv_cnt1_d_reg[1] /CLK 
Endpoint:   \QOS_selector/qos/srv_cnt1_d_reg[1] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_rs/cur_state_reg[1] /Q             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.162
- Setup                         0.102
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.810
- Arrival Time                  4.799
= Slack Time                   -0.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.989 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.805 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.562 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |   -0.281 | 
     | FECTS_clks_clk___L4_I33             | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.259 |   0.967 |   -0.022 | 
     | FECTS_clks_clk___L5_I170            | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.243 |   1.210 |    0.221 | 
     | \tx_rs/cur_state_reg[1]             | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.511 |    0.522 | 
     | FE_PSC130_n3481                     | A ^ -> Y ^   | BUFX4   | 0.095 | 0.142 |   1.653 |    0.664 | 
     | FE_PSC96_n3481                      | A ^ -> Y ^   | BUFX2   | 0.067 | 0.123 |   1.776 |    0.787 | 
     | U1996                               | B ^ -> Y v   | NOR2X1  | 0.217 | 0.167 |   1.943 |    0.954 | 
     | U1922                               | A v -> Y ^   | NAND2X1 | 0.094 | 0.127 |   2.070 |    1.081 | 
     | U1916                               | C ^ -> Y v   | AOI21X1 | 0.220 | 0.204 |   2.274 |    1.285 | 
     | U1762                               | C v -> Y ^   | OAI21X1 | 0.183 | 0.201 |   2.475 |    1.486 | 
     | U1761                               | C ^ -> Y v   | AOI21X1 | 0.098 | 0.112 |   2.587 |    1.598 | 
     | U1868                               | C v -> Y ^   | OAI21X1 | 0.143 | 0.130 |   2.716 |    1.728 | 
     | U1764                               | B ^ -> Y v   | NAND2X1 | 0.090 | 0.087 |   2.803 |    1.815 | 
     | U1932                               | B v -> Y ^   | NAND2X1 | 0.266 | 0.219 |   3.023 |    2.034 | 
     | U1931                               | S ^ -> Y ^   | MUX2X1  | 0.249 | 0.270 |   3.293 |    2.304 | 
     | U2177                               | A ^ -> YS v  | FAX1    | 0.086 | 0.262 |   3.554 |    2.565 | 
     | U2053                               | A v -> Y v   | OR2X2   | 0.077 | 0.142 |   3.697 |    2.708 | 
     | U1929                               | B v -> Y ^   | NAND2X1 | 0.111 | 0.105 |   3.802 |    2.813 | 
     | U1804                               | A ^ -> Y ^   | OR2X1   | 0.047 | 0.097 |   3.899 |    2.910 | 
     | U1964                               | B ^ -> Y v   | NAND2X1 | 0.052 | 0.049 |   3.949 |    2.960 | 
     | U1978                               | C v -> Y ^   | NAND3X1 | 1.062 | 0.761 |   4.710 |    3.721 | 
     | U2060                               | B ^ -> Y ^   | AND2X1  | 0.076 | 0.089 |   4.799 |    3.810 | 
     | \QOS_selector/qos/srv_cnt1_d_reg[1] | D ^          | DFFSR   | 0.076 | 0.000 |   4.799 |    3.810 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.989 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.173 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.416 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.697 | 
     | FECTS_clks_clk___L4_I30             | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.217 |   0.924 |    1.913 | 
     | FECTS_clks_clk___L5_I157            | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.233 |   1.158 |    2.147 | 
     | \QOS_selector/qos/srv_cnt1_d_reg[1] | CLK ^        | DFFSR   | 0.152 | 0.004 |   1.162 |    2.151 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data32_d_reg[11] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data32_d_reg[11] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.207
- Setup                         0.118
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.839
- Arrival Time                  4.828
= Slack Time                   -0.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.989 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.805 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.562 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.308 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.040 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.212 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.512 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7       | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.636 | 
     | axi_master/U192                         | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.744 | 
     | axi_master/U17                          | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.867 | 
     | axi_master/U436                         | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.905 | 
     | axi_master/U435                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    1.005 | 
     | axi_master/U434                         | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.110 | 
     | axi_master/U412                         | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.285 | 
     | axi_master/FE_PSC86_n32                 | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.487 | 
     | axi_master/U400                         | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.803 | 
     | axi_master/U445                         | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.299 | 
     | \tx_crc/crcpkt1 /U471                   | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.462 | 
     | \tx_crc/crcpkt1 /U80                    | A ^ -> Y v   | NOR2X1  | 0.085 | 0.100 |   3.552 |    2.563 | 
     | \tx_crc/crcpkt1 /U217                   | A v -> Y ^   | NAND2X1 | 0.138 | 0.108 |   3.659 |    2.671 | 
     | \tx_crc/crcpkt1 /FE_PSC131_n79          | A ^ -> Y ^   | BUFX4   | 0.066 | 0.138 |   3.798 |    2.809 | 
     | \tx_crc/crcpkt1 /FE_PSC185_n79          | A ^ -> Y ^   | BUFX2   | 0.048 | 0.097 |   3.895 |    2.906 | 
     | \tx_crc/crcpkt1 /U384                   | C ^ -> Y v   | NOR3X1  | 0.210 | 0.170 |   4.064 |    3.076 | 
     | \tx_crc/crcpkt1 /U1351                  | A v -> Y ^   | INVX8   | 0.312 | 0.196 |   4.261 |    3.272 | 
     | \tx_crc/crcpkt1 /U317                   | A ^ -> Y v   | INVX8   | 0.299 | 0.368 |   4.628 |    3.639 | 
     | \tx_crc/crcpkt1 /U3764                  | S v -> Y v   | MUX2X1  | 0.152 | 0.199 |   4.828 |    3.839 | 
     | \tx_crc/crcpkt1 /\data32_d_reg[11]      | D v          | DFFSR   | 0.152 | 0.000 |   4.828 |    3.839 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.989 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.173 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.416 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.261 |   0.688 |    1.677 | 
     | FECTS_clks_clk___L4_I37            | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.276 |   0.964 |    1.953 | 
     | FECTS_clks_clk___L5_I191           | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.240 |   1.204 |    2.193 | 
     | \tx_crc/crcpkt1 /\data32_d_reg[11] | CLK ^        | DFFSR   | 0.154 | 0.003 |   1.207 |    2.196 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \QOS_selector/qos/srv_cnt1_d_reg[4] /CLK 
Endpoint:   \QOS_selector/qos/srv_cnt1_d_reg[4] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_rs/cur_state_reg[1] /Q             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.169
- Setup                         0.102
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.817
- Arrival Time                  4.805
= Slack Time                   -0.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.989 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.804 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.562 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |   -0.281 | 
     | FECTS_clks_clk___L4_I33             | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.259 |   0.967 |   -0.022 | 
     | FECTS_clks_clk___L5_I170            | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.243 |   1.210 |    0.222 | 
     | \tx_rs/cur_state_reg[1]             | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.511 |    0.522 | 
     | FE_PSC130_n3481                     | A ^ -> Y ^   | BUFX4   | 0.095 | 0.142 |   1.653 |    0.664 | 
     | FE_PSC96_n3481                      | A ^ -> Y ^   | BUFX2   | 0.067 | 0.123 |   1.776 |    0.787 | 
     | U1996                               | B ^ -> Y v   | NOR2X1  | 0.217 | 0.167 |   1.943 |    0.954 | 
     | U1922                               | A v -> Y ^   | NAND2X1 | 0.094 | 0.127 |   2.070 |    1.081 | 
     | U1916                               | C ^ -> Y v   | AOI21X1 | 0.220 | 0.204 |   2.274 |    1.285 | 
     | U1762                               | C v -> Y ^   | OAI21X1 | 0.183 | 0.201 |   2.475 |    1.486 | 
     | U1761                               | C ^ -> Y v   | AOI21X1 | 0.098 | 0.112 |   2.587 |    1.598 | 
     | U1868                               | C v -> Y ^   | OAI21X1 | 0.143 | 0.130 |   2.716 |    1.728 | 
     | U1764                               | B ^ -> Y v   | NAND2X1 | 0.090 | 0.087 |   2.803 |    1.815 | 
     | U1932                               | B v -> Y ^   | NAND2X1 | 0.266 | 0.219 |   3.023 |    2.034 | 
     | U1931                               | S ^ -> Y ^   | MUX2X1  | 0.249 | 0.270 |   3.293 |    2.304 | 
     | U2177                               | A ^ -> YS v  | FAX1    | 0.086 | 0.262 |   3.554 |    2.566 | 
     | U2053                               | A v -> Y v   | OR2X2   | 0.077 | 0.142 |   3.697 |    2.708 | 
     | U1929                               | B v -> Y ^   | NAND2X1 | 0.111 | 0.105 |   3.802 |    2.814 | 
     | U1804                               | A ^ -> Y ^   | OR2X1   | 0.047 | 0.097 |   3.899 |    2.911 | 
     | U1964                               | B ^ -> Y v   | NAND2X1 | 0.052 | 0.049 |   3.949 |    2.960 | 
     | U1978                               | C v -> Y ^   | NAND3X1 | 1.062 | 0.761 |   4.710 |    3.722 | 
     | U1853                               | B ^ -> Y ^   | AND2X1  | 0.076 | 0.095 |   4.805 |    3.817 | 
     | \QOS_selector/qos/srv_cnt1_d_reg[4] | D ^          | DFFSR   | 0.076 | 0.000 |   4.805 |    3.817 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.989 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.173 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.415 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.696 | 
     | FECTS_clks_clk___L4_I30             | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.217 |   0.924 |    1.913 | 
     | FECTS_clks_clk___L5_I156            | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.241 |   1.165 |    2.154 | 
     | \QOS_selector/qos/srv_cnt1_d_reg[4] | CLK ^        | DFFSR   | 0.164 | 0.004 |   1.169 |    2.158 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data48_d_reg[33] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data48_d_reg[33] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.249
- Setup                         0.113
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.886
- Arrival Time                  4.873
= Slack Time                   -0.987
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.987 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.803 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.560 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.306 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.038 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.214 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.513 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7       | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.638 | 
     | axi_master/U192                         | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.746 | 
     | axi_master/U17                          | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.869 | 
     | axi_master/U436                         | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.907 | 
     | axi_master/U435                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    1.007 | 
     | axi_master/U434                         | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.111 | 
     | axi_master/U412                         | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.286 | 
     | axi_master/FE_PSC86_n32                 | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.488 | 
     | axi_master/U400                         | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.805 | 
     | axi_master/U445                         | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.301 | 
     | \tx_crc/crcpkt1 /U471                   | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.464 | 
     | \tx_crc/crcpkt1 /U80                    | A ^ -> Y v   | NOR2X1  | 0.085 | 0.100 |   3.552 |    2.564 | 
     | \tx_crc/crcpkt1 /U217                   | A v -> Y ^   | NAND2X1 | 0.138 | 0.108 |   3.659 |    2.672 | 
     | \tx_crc/crcpkt1 /FE_PSC131_n79          | A ^ -> Y ^   | BUFX4   | 0.066 | 0.138 |   3.798 |    2.810 | 
     | \tx_crc/crcpkt1 /U446                   | A ^ -> Y ^   | OR2X2   | 0.059 | 0.110 |   3.908 |    2.921 | 
     | \tx_crc/crcpkt1 /FE_PSC188_n2878        | A ^ -> Y ^   | BUFX4   | 0.200 | 0.197 |   4.105 |    3.118 | 
     | \tx_crc/crcpkt1 /FE_OFCC57_n2878        | A ^ -> Y ^   | BUFX4   | 0.559 | 0.500 |   4.605 |    3.618 | 
     | \tx_crc/crcpkt1 /U337                   | B ^ -> Y ^   | OR2X1   | 0.084 | 0.220 |   4.825 |    3.837 | 
     | \tx_crc/crcpkt1 /U467                   | C ^ -> Y v   | OAI21X1 | 0.124 | 0.048 |   4.873 |    3.885 | 
     | \tx_crc/crcpkt1 /\data48_d_reg[33]      | D v          | DFFSR   | 0.124 | 0.000 |   4.873 |    3.886 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.987 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.171 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.414 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.261 |   0.688 |    1.675 | 
     | FECTS_clks_clk___L4_I36            | A ^ -> Y ^   | CLKBUF1 | 0.210 | 0.287 |   0.975 |    1.963 | 
     | FECTS_clks_clk___L5_I187           | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.265 |   1.240 |    2.227 | 
     | \tx_crc/crcpkt1 /\data48_d_reg[33] | CLK ^        | DFFSR   | 0.182 | 0.009 |   1.249 |    2.236 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data32_d_reg[3] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data32_d_reg[3] /D       (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.207
- Setup                         0.113
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.844
- Arrival Time                  4.830
= Slack Time                   -0.986
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.986 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.802 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.560 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.306 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.038 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.215 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.514 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7       | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.638 | 
     | axi_master/U192                         | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.746 | 
     | axi_master/U17                          | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.869 | 
     | axi_master/U436                         | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.908 | 
     | axi_master/U435                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    1.008 | 
     | axi_master/U434                         | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.112 | 
     | axi_master/U412                         | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.287 | 
     | axi_master/FE_PSC86_n32                 | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.489 | 
     | axi_master/U400                         | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.806 | 
     | axi_master/U445                         | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.302 | 
     | \tx_crc/crcpkt1 /U471                   | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.465 | 
     | \tx_crc/crcpkt1 /U80                    | A ^ -> Y v   | NOR2X1  | 0.085 | 0.100 |   3.552 |    2.565 | 
     | \tx_crc/crcpkt1 /U217                   | A v -> Y ^   | NAND2X1 | 0.138 | 0.108 |   3.659 |    2.673 | 
     | \tx_crc/crcpkt1 /FE_PSC131_n79          | A ^ -> Y ^   | BUFX4   | 0.066 | 0.138 |   3.798 |    2.811 | 
     | \tx_crc/crcpkt1 /FE_PSC185_n79          | A ^ -> Y ^   | BUFX2   | 0.048 | 0.097 |   3.895 |    2.908 | 
     | \tx_crc/crcpkt1 /U384                   | C ^ -> Y v   | NOR3X1  | 0.210 | 0.170 |   4.064 |    3.078 | 
     | \tx_crc/crcpkt1 /U1351                  | A v -> Y ^   | INVX8   | 0.312 | 0.196 |   4.261 |    3.274 | 
     | \tx_crc/crcpkt1 /U317                   | A ^ -> Y v   | INVX8   | 0.299 | 0.368 |   4.628 |    3.642 | 
     | \tx_crc/crcpkt1 /U3297                  | S v -> Y v   | MUX2X1  | 0.129 | 0.202 |   4.830 |    3.844 | 
     | \tx_crc/crcpkt1 /\data32_d_reg[3]       | D v          | DFFSR   | 0.129 | 0.000 |   4.830 |    3.844 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.986 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.171 | 
     | FECTS_clks_clk___L2_I1            | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.413 | 
     | FECTS_clks_clk___L3_I7            | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.261 |   0.688 |    1.674 | 
     | FECTS_clks_clk___L4_I37           | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.276 |   0.964 |    1.950 | 
     | FECTS_clks_clk___L5_I191          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.240 |   1.204 |    2.190 | 
     | \tx_crc/crcpkt1 /\data32_d_reg[3] | CLK ^        | DFFSR   | 0.155 | 0.003 |   1.207 |    2.193 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \QOS_selector/qos/srv_cnt1_d_reg[5] /CLK 
Endpoint:   \QOS_selector/qos/srv_cnt1_d_reg[5] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_rs/cur_state_reg[1] /Q             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.169
- Setup                         0.102
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.817
- Arrival Time                  4.803
= Slack Time                   -0.986
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.986 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.802 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.559 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |   -0.278 | 
     | FECTS_clks_clk___L4_I33             | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.259 |   0.967 |   -0.019 | 
     | FECTS_clks_clk___L5_I170            | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.243 |   1.210 |    0.224 | 
     | \tx_rs/cur_state_reg[1]             | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.511 |    0.524 | 
     | FE_PSC130_n3481                     | A ^ -> Y ^   | BUFX4   | 0.095 | 0.142 |   1.653 |    0.667 | 
     | FE_PSC96_n3481                      | A ^ -> Y ^   | BUFX2   | 0.067 | 0.123 |   1.776 |    0.790 | 
     | U1996                               | B ^ -> Y v   | NOR2X1  | 0.217 | 0.167 |   1.943 |    0.956 | 
     | U1922                               | A v -> Y ^   | NAND2X1 | 0.094 | 0.127 |   2.070 |    1.083 | 
     | U1916                               | C ^ -> Y v   | AOI21X1 | 0.220 | 0.204 |   2.274 |    1.288 | 
     | U1762                               | C v -> Y ^   | OAI21X1 | 0.183 | 0.201 |   2.475 |    1.489 | 
     | U1761                               | C ^ -> Y v   | AOI21X1 | 0.098 | 0.112 |   2.587 |    1.601 | 
     | U1868                               | C v -> Y ^   | OAI21X1 | 0.143 | 0.130 |   2.716 |    1.730 | 
     | U1764                               | B ^ -> Y v   | NAND2X1 | 0.090 | 0.087 |   2.803 |    1.817 | 
     | U1932                               | B v -> Y ^   | NAND2X1 | 0.266 | 0.219 |   3.023 |    2.037 | 
     | U1931                               | S ^ -> Y ^   | MUX2X1  | 0.249 | 0.270 |   3.293 |    2.306 | 
     | U2177                               | A ^ -> YS v  | FAX1    | 0.086 | 0.262 |   3.554 |    2.568 | 
     | U2053                               | A v -> Y v   | OR2X2   | 0.077 | 0.142 |   3.697 |    2.711 | 
     | U1929                               | B v -> Y ^   | NAND2X1 | 0.111 | 0.105 |   3.802 |    2.816 | 
     | U1804                               | A ^ -> Y ^   | OR2X1   | 0.047 | 0.097 |   3.899 |    2.913 | 
     | U1964                               | B ^ -> Y v   | NAND2X1 | 0.052 | 0.049 |   3.949 |    2.962 | 
     | U1978                               | C v -> Y ^   | NAND3X1 | 1.062 | 0.761 |   4.710 |    3.724 | 
     | U2243                               | B ^ -> Y ^   | AND2X1  | 0.075 | 0.093 |   4.803 |    3.816 | 
     | \QOS_selector/qos/srv_cnt1_d_reg[5] | D ^          | DFFSR   | 0.075 | 0.000 |   4.803 |    3.817 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.986 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.170 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.413 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.694 | 
     | FECTS_clks_clk___L4_I30             | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.217 |   0.924 |    1.911 | 
     | FECTS_clks_clk___L5_I156            | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.241 |   1.165 |    2.152 | 
     | \QOS_selector/qos/srv_cnt1_d_reg[5] | CLK ^        | DFFSR   | 0.164 | 0.003 |   1.169 |    2.155 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \QOS_selector/qos/srv_cnt1_d_reg[0] /CLK 
Endpoint:   \QOS_selector/qos/srv_cnt1_d_reg[0] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_rs/cur_state_reg[1] /Q             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.160
- Setup                         0.101
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.809
- Arrival Time                  4.795
= Slack Time                   -0.986
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.986 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.802 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.559 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |   -0.278 | 
     | FECTS_clks_clk___L4_I33             | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.259 |   0.967 |   -0.019 | 
     | FECTS_clks_clk___L5_I170            | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.243 |   1.210 |    0.224 | 
     | \tx_rs/cur_state_reg[1]             | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.511 |    0.525 | 
     | FE_PSC130_n3481                     | A ^ -> Y ^   | BUFX4   | 0.095 | 0.142 |   1.653 |    0.667 | 
     | FE_PSC96_n3481                      | A ^ -> Y ^   | BUFX2   | 0.067 | 0.123 |   1.776 |    0.790 | 
     | U1996                               | B ^ -> Y v   | NOR2X1  | 0.217 | 0.167 |   1.943 |    0.957 | 
     | U1922                               | A v -> Y ^   | NAND2X1 | 0.094 | 0.127 |   2.070 |    1.084 | 
     | U1916                               | C ^ -> Y v   | AOI21X1 | 0.220 | 0.204 |   2.274 |    1.288 | 
     | U1762                               | C v -> Y ^   | OAI21X1 | 0.183 | 0.201 |   2.475 |    1.489 | 
     | U1761                               | C ^ -> Y v   | AOI21X1 | 0.098 | 0.112 |   2.587 |    1.601 | 
     | U1868                               | C v -> Y ^   | OAI21X1 | 0.143 | 0.130 |   2.716 |    1.731 | 
     | U1764                               | B ^ -> Y v   | NAND2X1 | 0.090 | 0.087 |   2.803 |    1.818 | 
     | U1932                               | B v -> Y ^   | NAND2X1 | 0.266 | 0.219 |   3.023 |    2.037 | 
     | U1931                               | S ^ -> Y ^   | MUX2X1  | 0.249 | 0.270 |   3.293 |    2.307 | 
     | U2177                               | A ^ -> YS v  | FAX1    | 0.086 | 0.262 |   3.554 |    2.568 | 
     | U2053                               | A v -> Y v   | OR2X2   | 0.077 | 0.142 |   3.697 |    2.711 | 
     | U1929                               | B v -> Y ^   | NAND2X1 | 0.111 | 0.105 |   3.802 |    2.816 | 
     | U1804                               | A ^ -> Y ^   | OR2X1   | 0.047 | 0.097 |   3.899 |    2.913 | 
     | U1964                               | B ^ -> Y v   | NAND2X1 | 0.052 | 0.049 |   3.949 |    2.963 | 
     | U1978                               | C v -> Y ^   | NAND3X1 | 1.062 | 0.761 |   4.710 |    3.724 | 
     | U1854                               | B ^ -> Y ^   | AND2X1  | 0.071 | 0.085 |   4.795 |    3.809 | 
     | \QOS_selector/qos/srv_cnt1_d_reg[0] | D ^          | DFFSR   | 0.071 | 0.000 |   4.795 |    3.809 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.986 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.170 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.413 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.694 | 
     | FECTS_clks_clk___L4_I30             | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.217 |   0.924 |    1.910 | 
     | FECTS_clks_clk___L5_I157            | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.233 |   1.158 |    2.144 | 
     | \QOS_selector/qos/srv_cnt1_d_reg[0] | CLK ^        | DFFSR   | 0.152 | 0.002 |   1.160 |    2.146 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data32_d_reg[10] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data32_d_reg[10] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.215
- Setup                         0.124
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.842
- Arrival Time                  4.827
= Slack Time                   -0.986
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.986 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.802 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.559 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.305 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.037 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.215 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.515 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7       | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.639 | 
     | axi_master/U192                         | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.747 | 
     | axi_master/U17                          | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.870 | 
     | axi_master/U436                         | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.908 | 
     | axi_master/U435                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    1.008 | 
     | axi_master/U434                         | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.113 | 
     | axi_master/U412                         | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.288 | 
     | axi_master/FE_PSC86_n32                 | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.490 | 
     | axi_master/U400                         | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.806 | 
     | axi_master/U445                         | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.302 | 
     | \tx_crc/crcpkt1 /U471                   | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.465 | 
     | \tx_crc/crcpkt1 /U80                    | A ^ -> Y v   | NOR2X1  | 0.085 | 0.100 |   3.552 |    2.566 | 
     | \tx_crc/crcpkt1 /U217                   | A v -> Y ^   | NAND2X1 | 0.138 | 0.108 |   3.659 |    2.674 | 
     | \tx_crc/crcpkt1 /FE_PSC131_n79          | A ^ -> Y ^   | BUFX4   | 0.066 | 0.138 |   3.798 |    2.812 | 
     | \tx_crc/crcpkt1 /FE_PSC185_n79          | A ^ -> Y ^   | BUFX2   | 0.048 | 0.097 |   3.895 |    2.909 | 
     | \tx_crc/crcpkt1 /U384                   | C ^ -> Y v   | NOR3X1  | 0.210 | 0.170 |   4.064 |    3.079 | 
     | \tx_crc/crcpkt1 /U1351                  | A v -> Y ^   | INVX8   | 0.312 | 0.196 |   4.261 |    3.275 | 
     | \tx_crc/crcpkt1 /U317                   | A ^ -> Y v   | INVX8   | 0.299 | 0.368 |   4.628 |    3.642 | 
     | \tx_crc/crcpkt1 /U1945                  | S v -> Y v   | MUX2X1  | 0.181 | 0.199 |   4.827 |    3.841 | 
     | \tx_crc/crcpkt1 /\data32_d_reg[10]      | D v          | DFFSR   | 0.181 | 0.000 |   4.827 |    3.842 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.986 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.170 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.413 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.261 |   0.688 |    1.674 | 
     | FECTS_clks_clk___L4_I37            | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.276 |   0.964 |    1.950 | 
     | FECTS_clks_clk___L5_I191           | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.240 |   1.204 |    2.190 | 
     | \tx_crc/crcpkt1 /\data32_d_reg[10] | CLK ^        | DFFSR   | 0.156 | 0.011 |   1.215 |    2.201 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\crcin48_d_reg[6] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\crcin48_d_reg[6] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.249
- Setup                         0.107
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.892
- Arrival Time                  4.878
= Slack Time                   -0.985
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.985 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.801 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.558 | 
     | FECTS_clks_clk___L3_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.304 | 
     | FECTS_clks_clk___L4_I29                    | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.036 | 
     | FECTS_clks_clk___L5_I154                   | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.216 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.516 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7          | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.640 | 
     | axi_master/U192                            | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.748 | 
     | axi_master/U17                             | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.871 | 
     | axi_master/U436                            | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.909 | 
     | axi_master/U435                            | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    1.009 | 
     | axi_master/U434                            | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.113 | 
     | axi_master/U412                            | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.288 | 
     | axi_master/FE_PSC86_n32                    | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.491 | 
     | axi_master/U400                            | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.807 | 
     | axi_master/U445                            | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.303 | 
     | \tx_crc/crcpkt1 /U471                      | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.466 | 
     | \tx_crc/crcpkt1 /U80                       | A ^ -> Y v   | NOR2X1  | 0.085 | 0.100 |   3.552 |    2.566 | 
     | \tx_crc/crcpkt1 /U217                      | A v -> Y ^   | NAND2X1 | 0.138 | 0.108 |   3.659 |    2.674 | 
     | \tx_crc/crcpkt1 /FE_PSC131_n79             | A ^ -> Y ^   | BUFX4   | 0.066 | 0.138 |   3.798 |    2.813 | 
     | \tx_crc/crcpkt1 /U446                      | A ^ -> Y ^   | OR2X2   | 0.059 | 0.110 |   3.908 |    2.923 | 
     | \tx_crc/crcpkt1 /FE_PSC188_n2878           | A ^ -> Y ^   | BUFX4   | 0.200 | 0.197 |   4.105 |    3.120 | 
     | \tx_crc/crcpkt1 /FE_OFCC57_n2878           | A ^ -> Y ^   | BUFX4   | 0.559 | 0.500 |   4.605 |    3.620 | 
     | \tx_crc/crcpkt1 /FE_PSC180_FE_OFCN57_n2878 | A ^ -> Y ^   | BUFX2   | 0.084 | 0.219 |   4.824 |    3.839 | 
     | \tx_crc/crcpkt1 /U3697                     | B ^ -> Y v   | OAI21X1 | 0.092 | 0.054 |   4.877 |    3.892 | 
     | \tx_crc/crcpkt1 /\crcin48_d_reg[6]         | D v          | DFFSR   | 0.092 | 0.000 |   4.878 |    3.892 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.985 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.169 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.412 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.261 |   0.688 |    1.673 | 
     | FECTS_clks_clk___L4_I36            | A ^ -> Y ^   | CLKBUF1 | 0.210 | 0.287 |   0.975 |    1.960 | 
     | FECTS_clks_clk___L5_I187           | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.265 |   1.240 |    2.225 | 
     | \tx_crc/crcpkt1 /\crcin48_d_reg[6] | CLK ^        | DFFSR   | 0.183 | 0.009 |   1.249 |    2.234 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_crc/crcpkt0 /\crcin8_d_reg[29] /CLK 
Endpoint:   \tx_crc/crcpkt0 /\crcin8_d_reg[29] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_crc/crcpkt0 /load16_d_reg/Q       (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.211
- Setup                         0.216
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.745
- Arrival Time                  4.730
= Slack Time                   -0.985
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |          |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.985 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.184 |   0.184 |   -0.801 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.243 |   0.427 |   -0.558 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.271 |   0.698 |   -0.287 | 
     | FECTS_clks_clk___L4_I23            | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.263 |   0.961 |   -0.024 | 
     | FECTS_clks_clk___L5_I122           | A ^ -> Y ^   | CLKBUF1  | 0.178 | 0.264 |   1.224 |    0.240 | 
     | \tx_crc/crcpkt0 /load16_d_reg      | CLK ^ -> Q ^ | DFFSR    | 0.135 | 0.341 |   1.566 |    0.581 | 
     | \tx_crc/crcpkt0 /U482              | A ^ -> Y v   | NOR2X1   | 0.093 | 0.109 |   1.675 |    0.690 | 
     | \tx_crc/crcpkt0 /U516              | B v -> Y ^   | NAND2X1  | 0.113 | 0.110 |   1.784 |    0.799 | 
     | \tx_crc/crcpkt0 /U517              | B ^ -> Y v   | NOR2X1   | 0.088 | 0.091 |   1.875 |    0.890 | 
     | \tx_crc/crcpkt0 /U674              | B v -> Y ^   | NAND2X1  | 0.572 | 0.435 |   2.310 |    1.325 | 
     | \tx_crc/crcpkt0 /U675              | A ^ -> Y v   | INVX4    | 0.300 | 0.292 |   2.602 |    1.617 | 
     | \tx_crc/crcpkt0 /U688              | B v -> Y ^   | NOR2X1   | 0.119 | 0.114 |   2.716 |    1.731 | 
     | \tx_crc/crcpkt0 /U689              | C ^ -> Y v   | NAND3X1  | 0.718 | 0.498 |   3.214 |    2.229 | 
     | \tx_crc/crcpkt0 /U223              | A v -> Y ^   | INVX8    | 0.244 | 0.293 |   3.507 |    2.522 | 
     | \tx_crc/crcpkt0 /U167              | B ^ -> Y v   | AOI21X1  | 0.113 | 0.147 |   3.654 |    2.669 | 
     | \tx_crc/crcpkt0 /U166              | A v -> Y ^   | NAND2X1  | 0.122 | 0.132 |   3.786 |    2.801 | 
     | \tx_crc/crcpkt0 /U164              | A ^ -> Y v   | NOR2X1   | 0.071 | 0.084 |   3.870 |    2.885 | 
     | \tx_crc/crcpkt0 /U1986             | C v -> Y ^   | OAI21X1  | 0.157 | 0.108 |   3.977 |    2.992 | 
     | \tx_crc/crcpkt0 /U2008             | A ^ -> Y v   | NOR2X1   | 0.083 | 0.099 |   4.077 |    3.092 | 
     | \tx_crc/crcpkt0 /U2009             | C v -> Y ^   | OAI21X1  | 0.355 | 0.263 |   4.340 |    3.355 | 
     | \tx_crc/crcpkt0 /U234              | A ^ -> Y v   | INVX4    | 0.336 | 0.247 |   4.587 |    3.602 | 
     | \tx_crc/crcpkt0 /U2011             | A v -> Y ^   | OAI21X1  | 0.119 | 0.143 |   4.730 |    3.745 | 
     | \tx_crc/crcpkt0 /\crcin8_d_reg[29] | D ^          | DFFPOSX1 | 0.119 | 0.000 |   4.730 |    3.745 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |          |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.985 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.184 |   0.184 |    1.169 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.243 |   0.427 |    1.412 | 
     | FECTS_clks_clk___L3_I5             | A ^ -> Y ^   | CLKBUF1  | 0.201 | 0.254 |   0.681 |    1.666 | 
     | FECTS_clks_clk___L4_I29            | A ^ -> Y ^   | CLKBUF1  | 0.178 | 0.268 |   0.949 |    1.934 | 
     | FECTS_clks_clk___L5_I154           | A ^ -> Y ^   | CLKBUF1  | 0.184 | 0.252 |   1.201 |    2.186 | 
     | \tx_crc/crcpkt0 /\crcin8_d_reg[29] | CLK ^        | DFFPOSX1 | 0.189 | 0.010 |   1.211 |    2.196 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \QOS_selector/qos/srv_cnt1_d_reg[7] /CLK 
Endpoint:   \QOS_selector/qos/srv_cnt1_d_reg[7] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_rs/cur_state_reg[1] /Q             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.168
- Setup                         0.102
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.816
- Arrival Time                  4.801
= Slack Time                   -0.985
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.985 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.800 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.558 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |   -0.277 | 
     | FECTS_clks_clk___L4_I33             | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.259 |   0.967 |   -0.018 | 
     | FECTS_clks_clk___L5_I170            | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.243 |   1.210 |    0.226 | 
     | \tx_rs/cur_state_reg[1]             | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.511 |    0.526 | 
     | FE_PSC130_n3481                     | A ^ -> Y ^   | BUFX4   | 0.095 | 0.142 |   1.653 |    0.668 | 
     | FE_PSC96_n3481                      | A ^ -> Y ^   | BUFX2   | 0.067 | 0.123 |   1.776 |    0.791 | 
     | U1996                               | B ^ -> Y v   | NOR2X1  | 0.217 | 0.167 |   1.943 |    0.958 | 
     | U1922                               | A v -> Y ^   | NAND2X1 | 0.094 | 0.127 |   2.070 |    1.085 | 
     | U1916                               | C ^ -> Y v   | AOI21X1 | 0.220 | 0.204 |   2.274 |    1.289 | 
     | U1762                               | C v -> Y ^   | OAI21X1 | 0.183 | 0.201 |   2.475 |    1.490 | 
     | U1761                               | C ^ -> Y v   | AOI21X1 | 0.098 | 0.112 |   2.587 |    1.602 | 
     | U1868                               | C v -> Y ^   | OAI21X1 | 0.143 | 0.130 |   2.716 |    1.732 | 
     | U1764                               | B ^ -> Y v   | NAND2X1 | 0.090 | 0.087 |   2.803 |    1.819 | 
     | U1932                               | B v -> Y ^   | NAND2X1 | 0.266 | 0.219 |   3.023 |    2.038 | 
     | U1931                               | S ^ -> Y ^   | MUX2X1  | 0.249 | 0.270 |   3.293 |    2.308 | 
     | U2177                               | A ^ -> YS v  | FAX1    | 0.086 | 0.262 |   3.554 |    2.570 | 
     | U2053                               | A v -> Y v   | OR2X2   | 0.077 | 0.142 |   3.697 |    2.712 | 
     | U1929                               | B v -> Y ^   | NAND2X1 | 0.111 | 0.105 |   3.802 |    2.817 | 
     | U1804                               | A ^ -> Y ^   | OR2X1   | 0.047 | 0.097 |   3.899 |    2.915 | 
     | U1964                               | B ^ -> Y v   | NAND2X1 | 0.052 | 0.049 |   3.949 |    2.964 | 
     | U1978                               | C v -> Y ^   | NAND3X1 | 1.062 | 0.761 |   4.710 |    3.725 | 
     | U2073                               | B ^ -> Y ^   | AND2X1  | 0.073 | 0.091 |   4.801 |    3.816 | 
     | \QOS_selector/qos/srv_cnt1_d_reg[7] | D ^          | DFFSR   | 0.073 | 0.000 |   4.801 |    3.816 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.985 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.169 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.412 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.692 | 
     | FECTS_clks_clk___L4_I30             | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.217 |   0.924 |    1.909 | 
     | FECTS_clks_clk___L5_I156            | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.241 |   1.165 |    2.150 | 
     | \QOS_selector/qos/srv_cnt1_d_reg[7] | CLK ^        | DFFSR   | 0.164 | 0.003 |   1.168 |    2.153 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data48_d_reg[44] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data48_d_reg[44] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.234
- Setup                         0.130
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.853
- Arrival Time                  4.837
= Slack Time                   -0.983
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.983 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.799 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.556 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.303 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.035 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.218 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.517 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7       | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.642 | 
     | axi_master/U192                         | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.750 | 
     | axi_master/U17                          | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.872 | 
     | axi_master/U436                         | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.911 | 
     | axi_master/U435                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    1.011 | 
     | axi_master/U434                         | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.115 | 
     | axi_master/U412                         | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.290 | 
     | axi_master/FE_PSC86_n32                 | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.492 | 
     | axi_master/U400                         | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.809 | 
     | axi_master/U445                         | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.305 | 
     | \tx_crc/crcpkt1 /U471                   | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.468 | 
     | \tx_crc/crcpkt1 /U80                    | A ^ -> Y v   | NOR2X1  | 0.085 | 0.100 |   3.552 |    2.568 | 
     | \tx_crc/crcpkt1 /U217                   | A v -> Y ^   | NAND2X1 | 0.138 | 0.108 |   3.659 |    2.676 | 
     | \tx_crc/crcpkt1 /FE_PSC131_n79          | A ^ -> Y ^   | BUFX4   | 0.066 | 0.138 |   3.798 |    2.814 | 
     | \tx_crc/crcpkt1 /U446                   | A ^ -> Y ^   | OR2X2   | 0.059 | 0.110 |   3.908 |    2.924 | 
     | \tx_crc/crcpkt1 /FE_PSC188_n2878        | A ^ -> Y ^   | BUFX4   | 0.200 | 0.197 |   4.105 |    3.122 | 
     | \tx_crc/crcpkt1 /FE_OFCC57_n2878        | A ^ -> Y ^   | BUFX4   | 0.559 | 0.500 |   4.605 |    3.622 | 
     | \tx_crc/crcpkt1 /U333                   | A ^ -> Y v   | INVX8   | 0.111 | 0.109 |   4.714 |    3.731 | 
     | \tx_crc/crcpkt1 /U3826                  | S v -> Y v   | MUX2X1  | 0.203 | 0.122 |   4.836 |    3.853 | 
     | \tx_crc/crcpkt1 /\data48_d_reg[44]      | D v          | DFFSR   | 0.203 | 0.000 |   4.837 |    3.853 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.983 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.168 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.406 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |    1.673 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    1.957 | 
     | FECTS_clks_clk___L5_I25            | A ^ -> Y ^   | CLKBUF1 | 0.187 | 0.255 |   1.229 |    2.213 | 
     | \tx_crc/crcpkt1 /\data48_d_reg[44] | CLK ^        | DFFSR   | 0.190 | 0.004 |   1.234 |    2.217 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_crc/crcpkt0 /\crcin48_d_reg[15] /CLK 
Endpoint:   \tx_crc/crcpkt0 /\crcin48_d_reg[15] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_crc/crcpkt0 /load48_d_reg/Q        (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.174
- Setup                         0.108
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.816
- Arrival Time                  4.797
= Slack Time                   -0.981
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.981 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.797 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.554 | 
     | FECTS_clks_clk___L3_I4              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.271 |   0.698 |   -0.283 | 
     | FECTS_clks_clk___L4_I20             | A ^ -> Y ^   | CLKBUF1 | 0.206 | 0.266 |   0.964 |   -0.017 | 
     | FECTS_clks_clk___L5_I107            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.257 |   1.221 |    0.240 | 
     | \tx_crc/crcpkt0 /load48_d_reg       | CLK ^ -> Q v | DFFSR   | 0.184 | 0.390 |   1.611 |    0.630 | 
     | \tx_crc/crcpkt0 /U479               | B v -> Y v   | OR2X2   | 0.080 | 0.166 |   1.777 |    0.796 | 
     | \tx_crc/crcpkt0 /U480               | A v -> Y ^   | INVX4   | 0.055 | 0.061 |   1.838 |    0.857 | 
     | \tx_crc/crcpkt0 /U481               | C ^ -> Y v   | NAND3X1 | 0.126 | 0.099 |   1.938 |    0.957 | 
     | \tx_crc/crcpkt0 /U60                | A v -> Y v   | OR2X1   | 0.476 | 0.450 |   2.388 |    1.407 | 
     | \tx_crc/crcpkt0 /U685               | A v -> Y ^   | NAND2X1 | 0.136 | 0.193 |   2.581 |    1.600 | 
     | \tx_crc/crcpkt0 /U686               | B ^ -> Y v   | NOR2X1  | 0.077 | 0.078 |   2.659 |    1.678 | 
     | \tx_crc/crcpkt0 /U689               | A v -> Y ^   | NAND3X1 | 1.021 | 0.765 |   3.424 |    2.443 | 
     | \tx_crc/crcpkt0 /U223               | A ^ -> Y v   | INVX8   | 0.279 | 0.245 |   3.669 |    2.688 | 
     | \tx_crc/crcpkt0 /U3208              | D v -> Y ^   | AOI22X1 | 0.122 | 0.167 |   3.836 |    2.855 | 
     | \tx_crc/crcpkt0 /U3209              | C ^ -> Y v   | OAI21X1 | 0.130 | 0.065 |   3.900 |    2.919 | 
     | \tx_crc/crcpkt0 /U3210              | C v -> Y ^   | AOI21X1 | 0.178 | 0.129 |   4.029 |    3.048 | 
     | \tx_crc/crcpkt0 /U3211              | C ^ -> Y v   | OAI21X1 | 0.161 | 0.100 |   4.129 |    3.148 | 
     | \tx_crc/crcpkt0 /U3212              | C v -> Y ^   | AOI21X1 | 0.082 | 0.083 |   4.212 |    3.231 | 
     | \tx_crc/crcpkt0 /U3213              | B ^ -> Y v   | NAND2X1 | 0.188 | 0.164 |   4.376 |    3.396 | 
     | \tx_crc/crcpkt0 /U222               | A v -> Y ^   | INVX4   | 0.343 | 0.223 |   4.599 |    3.618 | 
     | \tx_crc/crcpkt0 /U3329              | A ^ -> Y v   | OAI21X1 | 0.104 | 0.198 |   4.797 |    3.816 | 
     | \tx_crc/crcpkt0 /\crcin48_d_reg[15] | D v          | DFFSR   | 0.104 | 0.000 |   4.797 |    3.816 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.981 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.165 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.408 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.689 | 
     | FECTS_clks_clk___L4_I35             | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.214 |   0.922 |    1.903 | 
     | FECTS_clks_clk___L5_I181            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.247 |   1.169 |    2.150 | 
     | \tx_crc/crcpkt0 /\crcin48_d_reg[15] | CLK ^        | DFFSR   | 0.160 | 0.006 |   1.174 |    2.155 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \QOS_selector/qos/srv_cnt2_d_reg[0] /CLK 
Endpoint:   \QOS_selector/qos/srv_cnt2_d_reg[0] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_rs/cur_state_reg[1] /Q             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.165
- Setup                         0.101
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.813
- Arrival Time                  4.794
= Slack Time                   -0.981
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.981 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.796 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.554 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |   -0.273 | 
     | FECTS_clks_clk___L4_I33             | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.259 |   0.967 |   -0.014 | 
     | FECTS_clks_clk___L5_I170            | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.243 |   1.210 |    0.230 | 
     | \tx_rs/cur_state_reg[1]             | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.511 |    0.530 | 
     | FE_PSC130_n3481                     | A ^ -> Y ^   | BUFX4   | 0.095 | 0.142 |   1.653 |    0.672 | 
     | FE_PSC96_n3481                      | A ^ -> Y ^   | BUFX2   | 0.067 | 0.123 |   1.776 |    0.795 | 
     | U1996                               | B ^ -> Y v   | NOR2X1  | 0.217 | 0.167 |   1.943 |    0.962 | 
     | U1922                               | A v -> Y ^   | NAND2X1 | 0.094 | 0.127 |   2.070 |    1.089 | 
     | U1916                               | C ^ -> Y v   | AOI21X1 | 0.220 | 0.204 |   2.274 |    1.293 | 
     | U1762                               | C v -> Y ^   | OAI21X1 | 0.183 | 0.201 |   2.475 |    1.494 | 
     | U1761                               | C ^ -> Y v   | AOI21X1 | 0.098 | 0.112 |   2.587 |    1.606 | 
     | U1868                               | C v -> Y ^   | OAI21X1 | 0.143 | 0.130 |   2.716 |    1.736 | 
     | U1764                               | B ^ -> Y v   | NAND2X1 | 0.090 | 0.087 |   2.803 |    1.823 | 
     | U1932                               | B v -> Y ^   | NAND2X1 | 0.266 | 0.219 |   3.023 |    2.042 | 
     | U1931                               | S ^ -> Y ^   | MUX2X1  | 0.249 | 0.270 |   3.293 |    2.312 | 
     | U2177                               | A ^ -> YS v  | FAX1    | 0.086 | 0.262 |   3.554 |    2.574 | 
     | U2053                               | A v -> Y v   | OR2X2   | 0.077 | 0.142 |   3.697 |    2.716 | 
     | U1929                               | B v -> Y ^   | NAND2X1 | 0.111 | 0.105 |   3.802 |    2.822 | 
     | U1804                               | A ^ -> Y ^   | OR2X1   | 0.047 | 0.097 |   3.899 |    2.919 | 
     | U1964                               | B ^ -> Y v   | NAND2X1 | 0.052 | 0.049 |   3.949 |    2.968 | 
     | U1978                               | C v -> Y ^   | NAND3X1 | 1.062 | 0.761 |   4.710 |    3.730 | 
     | U2239                               | B ^ -> Y ^   | AND2X1  | 0.074 | 0.084 |   4.794 |    3.813 | 
     | \QOS_selector/qos/srv_cnt2_d_reg[0] | D ^          | DFFSR   | 0.074 | 0.000 |   4.794 |    3.813 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.981 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.165 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.407 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.688 | 
     | FECTS_clks_clk___L4_I30             | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.217 |   0.924 |    1.905 | 
     | FECTS_clks_clk___L5_I157            | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.233 |   1.158 |    2.138 | 
     | \QOS_selector/qos/srv_cnt2_d_reg[0] | CLK ^        | DFFSR   | 0.152 | 0.007 |   1.165 |    2.145 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_crc/crcpkt0 /\data32_d_reg[18] /CLK 
Endpoint:   \tx_crc/crcpkt0 /\data32_d_reg[18] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.209
- Setup                         0.125
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.833
- Arrival Time                  4.813
= Slack Time                   -0.979
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.979 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.795 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.552 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.299 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.028 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.242 |   1.194 |    0.215 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.177 | 0.361 |   1.555 |    0.576 | 
     | axi_master/U973                         | A ^ -> Y v   | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.697 | 
     | axi_master/U423                         | B v -> Y ^   | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.837 | 
     | axi_master/U422                         | B ^ -> Y ^   | OR2X2   | 0.089 | 0.171 |   1.987 |    1.008 | 
     | axi_master/U28                          | A ^ -> Y v   | INVX2   | 0.042 | 0.043 |   2.030 |    1.051 | 
     | axi_master/U418                         | B v -> Y ^   | NOR2X1  | 0.056 | 0.057 |   2.087 |    1.107 | 
     | axi_master/U498                         | A ^ -> Y ^   | AND2X2  | 0.051 | 0.085 |   2.171 |    1.192 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^   | BUFX4   | 0.200 | 0.194 |   2.365 |    1.386 | 
     | axi_master/U2606                        | S ^ -> Y ^   | MUX2X1  | 0.442 | 0.418 |   2.783 |    1.804 | 
     | \tx_crc/crcpkt0 /U307                   | B ^ -> Y v   | NOR2X1  | 0.147 | 0.170 |   2.953 |    1.974 | 
     | \tx_crc/crcpkt0 /U162                   | A v -> Y ^   | NAND3X1 | 0.188 | 0.202 |   3.155 |    2.176 | 
     | \tx_crc/crcpkt0 /U442                   | B ^ -> Y v   | NOR2X1  | 0.180 | 0.191 |   3.345 |    2.366 | 
     | \tx_crc/crcpkt0 /U152                   | B v -> Y ^   | NAND2X1 | 0.087 | 0.114 |   3.460 |    2.480 | 
     | \tx_crc/crcpkt0 /FE_PSC105_n200         | A ^ -> Y ^   | BUFX4   | 0.764 | 0.494 |   3.954 |    2.974 | 
     | \tx_crc/crcpkt0 /U150                   | A ^ -> Y v   | INVX8   | 0.391 | 0.604 |   4.558 |    3.578 | 
     | \tx_crc/crcpkt0 /U3268                  | S v -> Y v   | MUX2X1  | 0.187 | 0.255 |   4.812 |    3.833 | 
     | \tx_crc/crcpkt0 /\data32_d_reg[18]      | D v          | DFFSR   | 0.187 | 0.000 |   4.813 |    3.833 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.979 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.164 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.406 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.271 |   0.698 |    1.677 | 
     | FECTS_clks_clk___L4_I23            | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.263 |   0.961 |    1.940 | 
     | FECTS_clks_clk___L5_I124           | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.241 |   1.202 |    2.182 | 
     | \tx_crc/crcpkt0 /\data32_d_reg[18] | CLK ^        | DFFSR   | 0.163 | 0.007 |   1.209 |    2.188 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\crcin48_d_reg[17] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\crcin48_d_reg[17] /D     (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.249
- Setup                         0.103
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.896
- Arrival Time                  4.874
= Slack Time                   -0.979
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.979 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.794 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.552 | 
     | FECTS_clks_clk___L3_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.298 | 
     | FECTS_clks_clk___L4_I29                    | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.030 | 
     | FECTS_clks_clk___L5_I154                   | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.223 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.522 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7          | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.646 | 
     | axi_master/U192                            | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.754 | 
     | axi_master/U17                             | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.877 | 
     | axi_master/U436                            | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.915 | 
     | axi_master/U435                            | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    1.016 | 
     | axi_master/U434                            | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.120 | 
     | axi_master/U412                            | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.295 | 
     | axi_master/FE_PSC86_n32                    | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.497 | 
     | axi_master/U400                            | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.813 | 
     | axi_master/U445                            | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.309 | 
     | \tx_crc/crcpkt1 /U471                      | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.473 | 
     | \tx_crc/crcpkt1 /U80                       | A ^ -> Y v   | NOR2X1  | 0.085 | 0.100 |   3.552 |    2.573 | 
     | \tx_crc/crcpkt1 /U217                      | A v -> Y ^   | NAND2X1 | 0.138 | 0.108 |   3.659 |    2.681 | 
     | \tx_crc/crcpkt1 /FE_PSC131_n79             | A ^ -> Y ^   | BUFX4   | 0.066 | 0.138 |   3.798 |    2.819 | 
     | \tx_crc/crcpkt1 /U446                      | A ^ -> Y ^   | OR2X2   | 0.059 | 0.110 |   3.908 |    2.929 | 
     | \tx_crc/crcpkt1 /FE_PSC188_n2878           | A ^ -> Y ^   | BUFX4   | 0.200 | 0.197 |   4.105 |    3.127 | 
     | \tx_crc/crcpkt1 /FE_OFCC57_n2878           | A ^ -> Y ^   | BUFX4   | 0.559 | 0.500 |   4.605 |    3.626 | 
     | \tx_crc/crcpkt1 /FE_PSC180_FE_OFCN57_n2878 | A ^ -> Y ^   | BUFX2   | 0.084 | 0.219 |   4.824 |    3.845 | 
     | \tx_crc/crcpkt1 /U3399                     | B ^ -> Y v   | OAI21X1 | 0.075 | 0.050 |   4.874 |    3.896 | 
     | \tx_crc/crcpkt1 /\crcin48_d_reg[17]        | D v          | DFFSR   | 0.075 | 0.000 |   4.874 |    3.896 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.979 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.163 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.405 | 
     | FECTS_clks_clk___L3_I7              | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.261 |   0.688 |    1.667 | 
     | FECTS_clks_clk___L4_I36             | A ^ -> Y ^   | CLKBUF1 | 0.210 | 0.287 |   0.975 |    1.954 | 
     | FECTS_clks_clk___L5_I187            | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.265 |   1.240 |    2.218 | 
     | \tx_crc/crcpkt1 /\crcin48_d_reg[17] | CLK ^        | DFFSR   | 0.183 | 0.009 |   1.249 |    2.228 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin axi_master/\pktctrl1_fifo/r_ptr_reg[4] /
CLK 
Endpoint:   axi_master/\pktctrl1_fifo/r_ptr_reg[4] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_rs/cur_state_reg[1] /Q                (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.201
- Setup                         0.102
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.849
- Arrival Time                  4.828
= Slack Time                   -0.978
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.978 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.794 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.551 | 
     | FECTS_clks_clk___L3_I6                 | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |   -0.271 | 
     | FECTS_clks_clk___L4_I33                | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.259 |   0.967 |   -0.011 | 
     | FECTS_clks_clk___L5_I170               | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.243 |   1.210 |    0.232 | 
     | \tx_rs/cur_state_reg[1]                | CLK ^ -> Q v | DFFSR   | 0.060 | 0.307 |   1.517 |    0.539 | 
     | FE_PSC130_n3481                        | A v -> Y v   | BUFX4   | 0.088 | 0.145 |   1.662 |    0.684 | 
     | U2360                                  | A v -> Y ^   | NAND2X1 | 0.132 | 0.125 |   1.788 |    0.809 | 
     | U2361                                  | B ^ -> Y v   | NOR2X1  | 0.137 | 0.145 |   1.932 |    0.954 | 
     | U2362                                  | A v -> Y ^   | INVX2   | 0.077 | 0.084 |   2.017 |    1.038 | 
     | U2363                                  | B ^ -> Y v   | NOR2X1  | 0.131 | 0.096 |   2.113 |    1.135 | 
     | U2364                                  | B v -> Y ^   | AOI21X1 | 0.316 | 0.266 |   2.379 |    1.401 | 
     | U2496                                  | B ^ -> Y v   | NOR2X1  | 0.164 | 0.192 |   2.571 |    1.593 | 
     | FE_OFCC29_n2154                        | A v -> Y v   | BUFX4   | 0.535 | 0.430 |   3.001 |    2.023 | 
     | FE_OFCC30_n2154                        | A v -> Y v   | BUFX4   | 0.614 | 0.585 |   3.586 |    2.608 | 
     | axi_master/U961                        | C v -> Y ^   | OAI21X1 | 0.279 | 0.556 |   4.142 |    3.164 | 
     | axi_master/U2421                       | B ^ -> Y v   | NAND2X1 | 0.181 | 0.184 |   4.326 |    3.347 | 
     | axi_master/U2425                       | B v -> Y ^   | NAND2X1 | 0.209 | 0.218 |   4.544 |    3.566 | 
     | axi_master/U2432                       | B ^ -> Y v   | NOR2X1  | 0.149 | 0.172 |   4.716 |    3.738 | 
     | axi_master/U2434                       | A v -> Y ^   | XOR2X1  | 0.072 | 0.111 |   4.828 |    3.849 | 
     | axi_master/\pktctrl1_fifo/r_ptr_reg[4] | D ^          | DFFSR   | 0.072 | 0.000 |   4.828 |    3.849 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.978 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.163 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.405 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |    1.659 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.271 |   0.952 |    1.930 | 
     | FECTS_clks_clk___L5_I137               | A ^ -> Y ^   | CLKBUF1 | 0.168 | 0.246 |   1.198 |    2.176 | 
     | axi_master/\pktctrl1_fifo/r_ptr_reg[4] | CLK ^        | DFFSR   | 0.168 | 0.004 |   1.201 |    2.180 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \QOS_selector/qos/srv_cnt2_d_reg[1] /CLK 
Endpoint:   \QOS_selector/qos/srv_cnt2_d_reg[1] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_rs/cur_state_reg[1] /Q             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.165
- Setup                         0.101
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.814
- Arrival Time                  4.792
= Slack Time                   -0.978
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.978 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.794 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.551 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |   -0.270 | 
     | FECTS_clks_clk___L4_I33             | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.259 |   0.967 |   -0.011 | 
     | FECTS_clks_clk___L5_I170            | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.243 |   1.210 |    0.232 | 
     | \tx_rs/cur_state_reg[1]             | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.511 |    0.532 | 
     | FE_PSC130_n3481                     | A ^ -> Y ^   | BUFX4   | 0.095 | 0.142 |   1.653 |    0.675 | 
     | FE_PSC96_n3481                      | A ^ -> Y ^   | BUFX2   | 0.067 | 0.123 |   1.776 |    0.798 | 
     | U1996                               | B ^ -> Y v   | NOR2X1  | 0.217 | 0.167 |   1.943 |    0.964 | 
     | U1922                               | A v -> Y ^   | NAND2X1 | 0.094 | 0.127 |   2.070 |    1.091 | 
     | U1916                               | C ^ -> Y v   | AOI21X1 | 0.220 | 0.204 |   2.274 |    1.296 | 
     | U1762                               | C v -> Y ^   | OAI21X1 | 0.183 | 0.201 |   2.475 |    1.497 | 
     | U1761                               | C ^ -> Y v   | AOI21X1 | 0.098 | 0.112 |   2.587 |    1.609 | 
     | U1868                               | C v -> Y ^   | OAI21X1 | 0.143 | 0.130 |   2.716 |    1.738 | 
     | U1764                               | B ^ -> Y v   | NAND2X1 | 0.090 | 0.087 |   2.803 |    1.825 | 
     | U1932                               | B v -> Y ^   | NAND2X1 | 0.266 | 0.219 |   3.023 |    2.045 | 
     | U1931                               | S ^ -> Y ^   | MUX2X1  | 0.249 | 0.270 |   3.293 |    2.314 | 
     | U2177                               | A ^ -> YS v  | FAX1    | 0.086 | 0.262 |   3.554 |    2.576 | 
     | U2053                               | A v -> Y v   | OR2X2   | 0.077 | 0.142 |   3.697 |    2.718 | 
     | U1929                               | B v -> Y ^   | NAND2X1 | 0.111 | 0.105 |   3.802 |    2.824 | 
     | U1804                               | A ^ -> Y ^   | OR2X1   | 0.047 | 0.097 |   3.899 |    2.921 | 
     | U1964                               | B ^ -> Y v   | NAND2X1 | 0.052 | 0.049 |   3.949 |    2.970 | 
     | U1978                               | C v -> Y ^   | NAND3X1 | 1.062 | 0.761 |   4.710 |    3.732 | 
     | U1857                               | B ^ -> Y ^   | AND2X1  | 0.072 | 0.082 |   4.792 |    3.814 | 
     | \QOS_selector/qos/srv_cnt2_d_reg[1] | D ^          | DFFSR   | 0.072 | 0.000 |   4.792 |    3.814 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.978 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.162 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.405 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.686 | 
     | FECTS_clks_clk___L4_I30             | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.217 |   0.924 |    1.903 | 
     | FECTS_clks_clk___L5_I157            | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.233 |   1.158 |    2.136 | 
     | \QOS_selector/qos/srv_cnt2_d_reg[1] | CLK ^        | DFFSR   | 0.152 | 0.007 |   1.165 |    2.143 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\crcin32_d_reg[14] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\crcin32_d_reg[14] /D     (^) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.257
- Setup                         0.108
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.899
- Arrival Time                  4.877
= Slack Time                   -0.978
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.978 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.794 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.551 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.297 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.029 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.223 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.522 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7       | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.647 | 
     | axi_master/U192                         | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.755 | 
     | axi_master/U17                          | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.878 | 
     | axi_master/U436                         | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.916 | 
     | axi_master/U435                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    1.016 | 
     | axi_master/U434                         | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.120 | 
     | axi_master/U412                         | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.295 | 
     | axi_master/FE_PSC86_n32                 | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.497 | 
     | axi_master/U400                         | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.814 | 
     | axi_master/U445                         | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.310 | 
     | \tx_crc/crcpkt1 /U471                   | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.473 | 
     | \tx_crc/crcpkt1 /U80                    | A ^ -> Y v   | NOR2X1  | 0.085 | 0.100 |   3.552 |    2.573 | 
     | \tx_crc/crcpkt1 /U217                   | A v -> Y ^   | NAND2X1 | 0.138 | 0.108 |   3.659 |    2.681 | 
     | \tx_crc/crcpkt1 /FE_PSC131_n79          | A ^ -> Y ^   | BUFX4   | 0.066 | 0.138 |   3.798 |    2.819 | 
     | \tx_crc/crcpkt1 /FE_PSC185_n79          | A ^ -> Y ^   | BUFX2   | 0.048 | 0.097 |   3.895 |    2.916 | 
     | \tx_crc/crcpkt1 /U384                   | C ^ -> Y v   | NOR3X1  | 0.210 | 0.170 |   4.064 |    3.086 | 
     | \tx_crc/crcpkt1 /U1351                  | A v -> Y ^   | INVX8   | 0.312 | 0.196 |   4.261 |    3.282 | 
     | \tx_crc/crcpkt1 /FE_PSC164_n2836        | A ^ -> Y ^   | BUFX4   | 0.310 | 0.435 |   4.696 |    3.718 | 
     | \tx_crc/crcpkt1 /U1629                  | B ^ -> Y v   | NAND2X1 | 0.096 | 0.105 |   4.801 |    3.823 | 
     | \tx_crc/crcpkt1 /U1630                  | C v -> Y ^   | OAI21X1 | 0.104 | 0.076 |   4.877 |    3.899 | 
     | \tx_crc/crcpkt1 /\crcin32_d_reg[14]     | D ^          | DFFSR   | 0.104 | 0.000 |   4.877 |    3.899 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.978 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.163 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.405 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.686 | 
     | FECTS_clks_clk___L4_I31             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.288 |   0.996 |    1.974 | 
     | FECTS_clks_clk___L5_I163            | A ^ -> Y ^   | CLKBUF1 | 0.157 | 0.257 |   1.254 |    2.232 | 
     | \tx_crc/crcpkt1 /\crcin32_d_reg[14] | CLK ^        | DFFSR   | 0.157 | 0.003 |   1.257 |    2.235 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data32_d_reg[9] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data32_d_reg[9] /D       (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.215
- Setup                         0.117
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.848
- Arrival Time                  4.827
= Slack Time                   -0.978
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.978 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.794 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.551 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.297 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.029 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.223 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.522 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7       | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.647 | 
     | axi_master/U192                         | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.755 | 
     | axi_master/U17                          | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.878 | 
     | axi_master/U436                         | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.916 | 
     | axi_master/U435                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    1.016 | 
     | axi_master/U434                         | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.120 | 
     | axi_master/U412                         | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.295 | 
     | axi_master/FE_PSC86_n32                 | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.497 | 
     | axi_master/U400                         | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.814 | 
     | axi_master/U445                         | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.310 | 
     | \tx_crc/crcpkt1 /U471                   | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.473 | 
     | \tx_crc/crcpkt1 /U80                    | A ^ -> Y v   | NOR2X1  | 0.085 | 0.100 |   3.552 |    2.573 | 
     | \tx_crc/crcpkt1 /U217                   | A v -> Y ^   | NAND2X1 | 0.138 | 0.108 |   3.659 |    2.681 | 
     | \tx_crc/crcpkt1 /FE_PSC131_n79          | A ^ -> Y ^   | BUFX4   | 0.066 | 0.138 |   3.798 |    2.819 | 
     | \tx_crc/crcpkt1 /FE_PSC185_n79          | A ^ -> Y ^   | BUFX2   | 0.048 | 0.097 |   3.895 |    2.916 | 
     | \tx_crc/crcpkt1 /U384                   | C ^ -> Y v   | NOR3X1  | 0.210 | 0.170 |   4.064 |    3.086 | 
     | \tx_crc/crcpkt1 /U1351                  | A v -> Y ^   | INVX8   | 0.312 | 0.196 |   4.261 |    3.282 | 
     | \tx_crc/crcpkt1 /U317                   | A ^ -> Y v   | INVX8   | 0.299 | 0.368 |   4.628 |    3.650 | 
     | \tx_crc/crcpkt1 /U3302                  | S v -> Y v   | MUX2X1  | 0.148 | 0.198 |   4.826 |    3.848 | 
     | \tx_crc/crcpkt1 /\data32_d_reg[9]       | D v          | DFFSR   | 0.148 | 0.000 |   4.827 |    3.848 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.978 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.162 | 
     | FECTS_clks_clk___L2_I1            | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.405 | 
     | FECTS_clks_clk___L3_I7            | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.261 |   0.688 |    1.666 | 
     | FECTS_clks_clk___L4_I37           | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.276 |   0.964 |    1.942 | 
     | FECTS_clks_clk___L5_I191          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.240 |   1.204 |    2.182 | 
     | \tx_crc/crcpkt1 /\data32_d_reg[9] | CLK ^        | DFFSR   | 0.156 | 0.011 |   1.215 |    2.194 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\crcin32_d_reg[26] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\crcin32_d_reg[26] /D     (^) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.256
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.893
- Arrival Time                  4.871
= Slack Time                   -0.978
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.978 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.793 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.551 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.297 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.029 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.223 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.523 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7       | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.647 | 
     | axi_master/U192                         | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.755 | 
     | axi_master/U17                          | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.878 | 
     | axi_master/U436                         | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.916 | 
     | axi_master/U435                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    1.017 | 
     | axi_master/U434                         | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.121 | 
     | axi_master/U412                         | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.296 | 
     | axi_master/FE_PSC86_n32                 | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.498 | 
     | axi_master/U400                         | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.814 | 
     | axi_master/U445                         | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.310 | 
     | \tx_crc/crcpkt1 /U471                   | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.474 | 
     | \tx_crc/crcpkt1 /U80                    | A ^ -> Y v   | NOR2X1  | 0.085 | 0.100 |   3.552 |    2.574 | 
     | \tx_crc/crcpkt1 /U217                   | A v -> Y ^   | NAND2X1 | 0.138 | 0.108 |   3.659 |    2.682 | 
     | \tx_crc/crcpkt1 /FE_PSC131_n79          | A ^ -> Y ^   | BUFX4   | 0.066 | 0.138 |   3.798 |    2.820 | 
     | \tx_crc/crcpkt1 /FE_PSC185_n79          | A ^ -> Y ^   | BUFX2   | 0.048 | 0.097 |   3.895 |    2.917 | 
     | \tx_crc/crcpkt1 /U384                   | C ^ -> Y v   | NOR3X1  | 0.210 | 0.170 |   4.064 |    3.087 | 
     | \tx_crc/crcpkt1 /U1351                  | A v -> Y ^   | INVX8   | 0.312 | 0.196 |   4.261 |    3.283 | 
     | \tx_crc/crcpkt1 /FE_PSC164_n2836        | A ^ -> Y ^   | BUFX4   | 0.310 | 0.435 |   4.696 |    3.718 | 
     | \tx_crc/crcpkt1 /U3918                  | B ^ -> Y v   | NAND2X1 | 0.090 | 0.097 |   4.793 |    3.815 | 
     | \tx_crc/crcpkt1 /U3919                  | C v -> Y ^   | OAI21X1 | 0.125 | 0.078 |   4.871 |    3.893 | 
     | \tx_crc/crcpkt1 /\crcin32_d_reg[26]     | D ^          | DFFSR   | 0.125 | 0.000 |   4.871 |    3.893 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.978 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.162 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.405 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.685 | 
     | FECTS_clks_clk___L4_I31             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.288 |   0.996 |    1.974 | 
     | FECTS_clks_clk___L5_I163            | A ^ -> Y ^   | CLKBUF1 | 0.157 | 0.257 |   1.254 |    2.231 | 
     | \tx_crc/crcpkt1 /\crcin32_d_reg[26] | CLK ^        | DFFSR   | 0.157 | 0.002 |   1.256 |    2.234 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\crcin8_d_reg[13] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\crcin8_d_reg[13] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.224
- Setup                         0.228
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.747
- Arrival Time                  4.724
= Slack Time                   -0.977
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.977 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.184 |   0.184 |   -0.793 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.243 |   0.427 |   -0.550 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^   | CLKBUF1  | 0.201 | 0.254 |   0.681 |   -0.296 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^   | CLKBUF1  | 0.178 | 0.268 |   0.949 |   -0.028 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^   | CLKBUF1  | 0.184 | 0.252 |   1.201 |    0.224 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR    | 0.072 | 0.300 |   1.501 |    0.523 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7       | A ^ -> Y ^   | BUFX4    | 0.067 | 0.124 |   1.625 |    0.648 | 
     | axi_master/U192                         | B ^ -> Y ^   | OR2X1    | 0.054 | 0.108 |   1.733 |    0.756 | 
     | axi_master/U17                          | B ^ -> Y ^   | OR2X2    | 0.063 | 0.123 |   1.856 |    0.879 | 
     | axi_master/U436                         | A ^ -> Y v   | INVX2    | 0.034 | 0.038 |   1.894 |    0.917 | 
     | axi_master/U435                         | B v -> Y ^   | NAND2X1  | 0.126 | 0.100 |   1.994 |    1.017 | 
     | axi_master/U434                         | A ^ -> Y v   | NOR2X1   | 0.088 | 0.104 |   2.099 |    1.121 | 
     | axi_master/U412                         | B v -> Y v   | OR2X2    | 0.109 | 0.175 |   2.273 |    1.296 | 
     | axi_master/FE_PSC86_n32                 | A v -> Y v   | BUFX4    | 0.151 | 0.202 |   2.476 |    1.498 | 
     | axi_master/FE_PSC102_n32                | A v -> Y v   | BUFX2    | 0.156 | 0.258 |   2.734 |    1.757 | 
     | axi_master/U524                         | S v -> Y ^   | MUX2X1   | 0.572 | 0.480 |   3.214 |    2.237 | 
     | \tx_crc/crcpkt1 /U583                   | B ^ -> Y v   | NOR2X1   | 0.166 | 0.187 |   3.401 |    2.424 | 
     | \tx_crc/crcpkt1 /U429                   | C v -> Y ^   | NAND3X1  | 0.097 | 0.110 |   3.511 |    2.534 | 
     | \tx_crc/crcpkt1 /FE_PSC176_n274         | A ^ -> Y ^   | BUFX4    | 0.084 | 0.141 |   3.652 |    2.675 | 
     | \tx_crc/crcpkt1 /U428                   | A ^ -> Y v   | NAND2X1  | 0.062 | 0.065 |   3.718 |    2.740 | 
     | \tx_crc/crcpkt1 /U393                   | A v -> Y ^   | NOR2X1   | 0.097 | 0.099 |   3.816 |    2.839 | 
     | \tx_crc/crcpkt1 /U579                   | A ^ -> Y v   | NAND2X1  | 0.064 | 0.056 |   3.873 |    2.895 | 
     | \tx_crc/crcpkt1 /FE_PSC154_n1285        | A v -> Y v   | BUFX4    | 0.558 | 0.423 |   4.296 |    3.318 | 
     | \tx_crc/crcpkt1 /U3993                  | B v -> Y ^   | NAND2X1  | 0.140 | 0.376 |   4.672 |    3.694 | 
     | \tx_crc/crcpkt1 /U3994                  | C ^ -> Y v   | OAI21X1  | 0.127 | 0.052 |   4.724 |    3.747 | 
     | \tx_crc/crcpkt1 /\crcin8_d_reg[13]      | D v          | DFFPOSX1 | 0.127 | 0.000 |   4.724 |    3.747 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |          |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.977 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.184 |   0.184 |    1.161 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.243 |   0.427 |    1.404 | 
     | FECTS_clks_clk___L3_I6             | A ^ -> Y ^   | CLKBUF1  | 0.220 | 0.281 |   0.708 |    1.685 | 
     | FECTS_clks_clk___L4_I33            | A ^ -> Y ^   | CLKBUF1  | 0.172 | 0.259 |   0.967 |    1.944 | 
     | FECTS_clks_clk___L5_I172           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.250 |   1.217 |    2.194 | 
     | \tx_crc/crcpkt1 /\crcin8_d_reg[13] | CLK ^        | DFFPOSX1 | 0.159 | 0.008 |   1.224 |    2.202 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data32_d_reg[20] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data32_d_reg[20] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.218
- Setup                         0.128
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.840
- Arrival Time                  4.817
= Slack Time                   -0.977
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.977 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.793 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.550 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.296 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.028 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.224 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.524 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7       | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.648 | 
     | axi_master/U192                         | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.756 | 
     | axi_master/U17                          | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.879 | 
     | axi_master/U436                         | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.917 | 
     | axi_master/U435                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    1.017 | 
     | axi_master/U434                         | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.122 | 
     | axi_master/U412                         | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.297 | 
     | axi_master/FE_PSC86_n32                 | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.499 | 
     | axi_master/U400                         | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.815 | 
     | axi_master/U445                         | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.311 | 
     | \tx_crc/crcpkt1 /U471                   | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.474 | 
     | \tx_crc/crcpkt1 /U80                    | A ^ -> Y v   | NOR2X1  | 0.085 | 0.100 |   3.552 |    2.575 | 
     | \tx_crc/crcpkt1 /U217                   | A v -> Y ^   | NAND2X1 | 0.138 | 0.108 |   3.659 |    2.683 | 
     | \tx_crc/crcpkt1 /FE_PSC131_n79          | A ^ -> Y ^   | BUFX4   | 0.066 | 0.138 |   3.798 |    2.821 | 
     | \tx_crc/crcpkt1 /FE_PSC185_n79          | A ^ -> Y ^   | BUFX2   | 0.048 | 0.097 |   3.895 |    2.918 | 
     | \tx_crc/crcpkt1 /U384                   | C ^ -> Y v   | NOR3X1  | 0.210 | 0.170 |   4.064 |    3.088 | 
     | \tx_crc/crcpkt1 /U1351                  | A v -> Y ^   | INVX8   | 0.312 | 0.196 |   4.261 |    3.284 | 
     | \tx_crc/crcpkt1 /U317                   | A ^ -> Y v   | INVX8   | 0.299 | 0.368 |   4.628 |    3.651 | 
     | \tx_crc/crcpkt1 /U3979                  | S v -> Y v   | MUX2X1  | 0.196 | 0.189 |   4.817 |    3.840 | 
     | \tx_crc/crcpkt1 /\data32_d_reg[20]      | D v          | DFFSR   | 0.196 | 0.000 |   4.817 |    3.840 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.977 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.161 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.404 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.261 |   0.688 |    1.665 | 
     | FECTS_clks_clk___L4_I37            | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.276 |   0.964 |    1.941 | 
     | FECTS_clks_clk___L5_I192           | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.246 |   1.210 |    2.187 | 
     | \tx_crc/crcpkt1 /\data32_d_reg[20] | CLK ^        | DFFSR   | 0.166 | 0.008 |   1.218 |    2.195 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data32_d_reg[1] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data32_d_reg[1] /D       (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.219
- Setup                         0.115
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.854
- Arrival Time                  4.831
= Slack Time                   -0.976
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.976 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.792 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.550 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.296 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.028 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.225 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.524 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7       | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.648 | 
     | axi_master/U192                         | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.756 | 
     | axi_master/U17                          | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.879 | 
     | axi_master/U436                         | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.918 | 
     | axi_master/U435                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    1.018 | 
     | axi_master/U434                         | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.122 | 
     | axi_master/U412                         | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.297 | 
     | axi_master/FE_PSC86_n32                 | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.499 | 
     | axi_master/U400                         | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.816 | 
     | axi_master/U445                         | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.312 | 
     | \tx_crc/crcpkt1 /U471                   | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.475 | 
     | \tx_crc/crcpkt1 /U80                    | A ^ -> Y v   | NOR2X1  | 0.085 | 0.100 |   3.552 |    2.575 | 
     | \tx_crc/crcpkt1 /U217                   | A v -> Y ^   | NAND2X1 | 0.138 | 0.108 |   3.659 |    2.683 | 
     | \tx_crc/crcpkt1 /FE_PSC131_n79          | A ^ -> Y ^   | BUFX4   | 0.066 | 0.138 |   3.798 |    2.821 | 
     | \tx_crc/crcpkt1 /FE_PSC185_n79          | A ^ -> Y ^   | BUFX2   | 0.048 | 0.097 |   3.895 |    2.918 | 
     | \tx_crc/crcpkt1 /U384                   | C ^ -> Y v   | NOR3X1  | 0.210 | 0.170 |   4.064 |    3.088 | 
     | \tx_crc/crcpkt1 /U1351                  | A v -> Y ^   | INVX8   | 0.312 | 0.196 |   4.261 |    3.284 | 
     | \tx_crc/crcpkt1 /U317                   | A ^ -> Y v   | INVX8   | 0.299 | 0.368 |   4.628 |    3.652 | 
     | \tx_crc/crcpkt1 /U3314                  | S v -> Y v   | MUX2X1  | 0.135 | 0.202 |   4.831 |    3.854 | 
     | \tx_crc/crcpkt1 /\data32_d_reg[1]       | D v          | DFFSR   | 0.135 | 0.000 |   4.831 |    3.854 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.976 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.161 | 
     | FECTS_clks_clk___L2_I1            | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.403 | 
     | FECTS_clks_clk___L3_I7            | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.261 |   0.688 |    1.665 | 
     | FECTS_clks_clk___L4_I37           | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.276 |   0.964 |    1.940 | 
     | FECTS_clks_clk___L5_I192          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.246 |   1.210 |    2.186 | 
     | \tx_crc/crcpkt1 /\data32_d_reg[1] | CLK ^        | DFFSR   | 0.166 | 0.010 |   1.219 |    2.196 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data16_d_reg[2] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data16_d_reg[2] /D       (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.166
- Setup                         0.124
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.792
- Arrival Time                  4.768
= Slack Time                   -0.976
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.976 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.792 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.549 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.295 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.027 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.225 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.525 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7       | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.649 | 
     | axi_master/U192                         | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.757 | 
     | axi_master/U17                          | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.880 | 
     | axi_master/U436                         | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.918 | 
     | axi_master/U435                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    1.018 | 
     | axi_master/U434                         | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.122 | 
     | axi_master/U412                         | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.297 | 
     | axi_master/FE_PSC86_n32                 | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.500 | 
     | axi_master/FE_PSC102_n32                | A v -> Y v   | BUFX2   | 0.156 | 0.258 |   2.734 |    1.758 | 
     | axi_master/U524                         | S v -> Y ^   | MUX2X1  | 0.572 | 0.480 |   3.214 |    2.238 | 
     | \tx_crc/crcpkt1 /U583                   | B ^ -> Y v   | NOR2X1  | 0.166 | 0.187 |   3.401 |    2.425 | 
     | \tx_crc/crcpkt1 /U429                   | C v -> Y ^   | NAND3X1 | 0.097 | 0.110 |   3.511 |    2.535 | 
     | \tx_crc/crcpkt1 /FE_PSC176_n274         | A ^ -> Y ^   | BUFX4   | 0.084 | 0.141 |   3.652 |    2.676 | 
     | \tx_crc/crcpkt1 /U539                   | B ^ -> Y v   | NOR2X1  | 0.064 | 0.063 |   3.716 |    2.740 | 
     | \tx_crc/crcpkt1 /U1329                  | A v -> Y ^   | INVX1   | 0.059 | 0.063 |   3.779 |    2.803 | 
     | \tx_crc/crcpkt1 /U1331                  | B ^ -> Y v   | NOR2X1  | 0.146 | 0.114 |   3.893 |    2.917 | 
     | \tx_crc/crcpkt1 /FE_OFCC52_n651         | A v -> Y v   | BUFX4   | 0.626 | 0.493 |   4.386 |    3.410 | 
     | \tx_crc/crcpkt1 /U2339                  | S v -> Y v   | MUX2X1  | 0.180 | 0.382 |   4.768 |    3.792 | 
     | \tx_crc/crcpkt1 /\data16_d_reg[2]       | D v          | DFFSR   | 0.180 | 0.000 |   4.768 |    3.792 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.976 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.160 | 
     | FECTS_clks_clk___L2_I1            | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.403 | 
     | FECTS_clks_clk___L3_I6            | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.684 | 
     | FECTS_clks_clk___L4_I30           | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.217 |   0.924 |    1.901 | 
     | FECTS_clks_clk___L5_I158          | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.237 |   1.161 |    2.138 | 
     | \tx_crc/crcpkt1 /\data16_d_reg[2] | CLK ^        | DFFSR   | 0.155 | 0.004 |   1.166 |    2.142 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \QOS_selector/qos/srv_cnt1_d_reg[3] /CLK 
Endpoint:   \QOS_selector/qos/srv_cnt1_d_reg[3] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_rs/cur_state_reg[1] /Q             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.171
- Setup                         0.101
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.819
- Arrival Time                  4.795
= Slack Time                   -0.975
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.975 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.791 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.549 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |   -0.268 | 
     | FECTS_clks_clk___L4_I33             | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.259 |   0.967 |   -0.009 | 
     | FECTS_clks_clk___L5_I170            | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.243 |   1.210 |    0.235 | 
     | \tx_rs/cur_state_reg[1]             | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.511 |    0.535 | 
     | FE_PSC130_n3481                     | A ^ -> Y ^   | BUFX4   | 0.095 | 0.142 |   1.653 |    0.677 | 
     | FE_PSC96_n3481                      | A ^ -> Y ^   | BUFX2   | 0.067 | 0.123 |   1.776 |    0.801 | 
     | U1996                               | B ^ -> Y v   | NOR2X1  | 0.217 | 0.167 |   1.943 |    0.967 | 
     | U1922                               | A v -> Y ^   | NAND2X1 | 0.094 | 0.127 |   2.070 |    1.094 | 
     | U1916                               | C ^ -> Y v   | AOI21X1 | 0.220 | 0.204 |   2.274 |    1.298 | 
     | U1762                               | C v -> Y ^   | OAI21X1 | 0.183 | 0.201 |   2.475 |    1.499 | 
     | U1761                               | C ^ -> Y v   | AOI21X1 | 0.098 | 0.112 |   2.587 |    1.611 | 
     | U1868                               | C v -> Y ^   | OAI21X1 | 0.143 | 0.130 |   2.716 |    1.741 | 
     | U1764                               | B ^ -> Y v   | NAND2X1 | 0.090 | 0.087 |   2.803 |    1.828 | 
     | U1932                               | B v -> Y ^   | NAND2X1 | 0.266 | 0.219 |   3.023 |    2.047 | 
     | U1931                               | S ^ -> Y ^   | MUX2X1  | 0.249 | 0.270 |   3.293 |    2.317 | 
     | U2177                               | A ^ -> YS v  | FAX1    | 0.086 | 0.262 |   3.554 |    2.579 | 
     | U2053                               | A v -> Y v   | OR2X2   | 0.077 | 0.142 |   3.697 |    2.721 | 
     | U1929                               | B v -> Y ^   | NAND2X1 | 0.111 | 0.105 |   3.802 |    2.827 | 
     | U1804                               | A ^ -> Y ^   | OR2X1   | 0.047 | 0.097 |   3.899 |    2.924 | 
     | U1964                               | B ^ -> Y v   | NAND2X1 | 0.052 | 0.049 |   3.949 |    2.973 | 
     | U1978                               | C v -> Y ^   | NAND3X1 | 1.062 | 0.761 |   4.710 |    3.735 | 
     | U2245                               | B ^ -> Y ^   | AND2X1  | 0.071 | 0.085 |   4.795 |    3.819 | 
     | \QOS_selector/qos/srv_cnt1_d_reg[3] | D ^          | DFFSR   | 0.071 | 0.000 |   4.795 |    3.819 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.975 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.160 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.402 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.683 | 
     | FECTS_clks_clk___L4_I30             | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.217 |   0.924 |    1.900 | 
     | FECTS_clks_clk___L5_I156            | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.241 |   1.165 |    2.141 | 
     | \QOS_selector/qos/srv_cnt1_d_reg[3] | CLK ^        | DFFSR   | 0.164 | 0.005 |   1.171 |    2.146 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_crc/crcpkt0 /\crcin56_d_reg[15] /CLK 
Endpoint:   \tx_crc/crcpkt0 /\crcin56_d_reg[15] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_crc/crcpkt0 /load48_d_reg/Q        (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.175
- Setup                         0.107
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.818
- Arrival Time                  4.793
= Slack Time                   -0.975
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.975 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.791 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.548 | 
     | FECTS_clks_clk___L3_I4              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.271 |   0.698 |   -0.277 | 
     | FECTS_clks_clk___L4_I20             | A ^ -> Y ^   | CLKBUF1 | 0.206 | 0.266 |   0.964 |   -0.011 | 
     | FECTS_clks_clk___L5_I107            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.257 |   1.221 |    0.246 | 
     | \tx_crc/crcpkt0 /load48_d_reg       | CLK ^ -> Q v | DFFSR   | 0.184 | 0.390 |   1.611 |    0.636 | 
     | \tx_crc/crcpkt0 /U479               | B v -> Y v   | OR2X2   | 0.080 | 0.166 |   1.777 |    0.802 | 
     | \tx_crc/crcpkt0 /U480               | A v -> Y ^   | INVX4   | 0.055 | 0.061 |   1.838 |    0.863 | 
     | \tx_crc/crcpkt0 /U481               | C ^ -> Y v   | NAND3X1 | 0.126 | 0.099 |   1.938 |    0.962 | 
     | \tx_crc/crcpkt0 /U60                | A v -> Y v   | OR2X1   | 0.476 | 0.450 |   2.388 |    1.413 | 
     | \tx_crc/crcpkt0 /U685               | A v -> Y ^   | NAND2X1 | 0.136 | 0.193 |   2.581 |    1.605 | 
     | \tx_crc/crcpkt0 /U686               | B ^ -> Y v   | NOR2X1  | 0.077 | 0.078 |   2.659 |    1.684 | 
     | \tx_crc/crcpkt0 /U689               | A v -> Y ^   | NAND3X1 | 1.021 | 0.765 |   3.424 |    2.449 | 
     | \tx_crc/crcpkt0 /U223               | A ^ -> Y v   | INVX8   | 0.279 | 0.245 |   3.669 |    2.694 | 
     | \tx_crc/crcpkt0 /U3208              | D v -> Y ^   | AOI22X1 | 0.122 | 0.167 |   3.836 |    2.860 | 
     | \tx_crc/crcpkt0 /U3209              | C ^ -> Y v   | OAI21X1 | 0.130 | 0.065 |   3.900 |    2.925 | 
     | \tx_crc/crcpkt0 /U3210              | C v -> Y ^   | AOI21X1 | 0.178 | 0.129 |   4.029 |    3.054 | 
     | \tx_crc/crcpkt0 /U3211              | C ^ -> Y v   | OAI21X1 | 0.161 | 0.100 |   4.129 |    3.154 | 
     | \tx_crc/crcpkt0 /U3212              | C v -> Y ^   | AOI21X1 | 0.082 | 0.083 |   4.212 |    3.237 | 
     | \tx_crc/crcpkt0 /U3213              | B ^ -> Y v   | NAND2X1 | 0.188 | 0.164 |   4.376 |    3.401 | 
     | \tx_crc/crcpkt0 /U222               | A v -> Y ^   | INVX4   | 0.343 | 0.223 |   4.599 |    3.624 | 
     | \tx_crc/crcpkt0 /U3571              | A ^ -> Y v   | OAI21X1 | 0.100 | 0.194 |   4.793 |    3.817 | 
     | \tx_crc/crcpkt0 /\crcin56_d_reg[15] | D v          | DFFSR   | 0.100 | 0.000 |   4.793 |    3.818 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.975 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.159 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.402 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.683 | 
     | FECTS_clks_clk___L4_I35             | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.214 |   0.922 |    1.897 | 
     | FECTS_clks_clk___L5_I182            | A ^ -> Y ^   | CLKBUF1 | 0.166 | 0.249 |   1.170 |    2.145 | 
     | \tx_crc/crcpkt0 /\crcin56_d_reg[15] | CLK ^        | DFFSR   | 0.166 | 0.005 |   1.175 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \QOS_selector/qos/srv_cnt0_d_reg[0] /CLK 
Endpoint:   \QOS_selector/qos/srv_cnt0_d_reg[0] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_rs/cur_state_reg[1] /Q             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.165
- Setup                         0.101
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.814
- Arrival Time                  4.789
= Slack Time                   -0.975
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.975 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.791 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.548 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |   -0.267 | 
     | FECTS_clks_clk___L4_I33             | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.259 |   0.967 |   -0.008 | 
     | FECTS_clks_clk___L5_I170            | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.243 |   1.210 |    0.235 | 
     | \tx_rs/cur_state_reg[1]             | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.511 |    0.535 | 
     | FE_PSC130_n3481                     | A ^ -> Y ^   | BUFX4   | 0.095 | 0.142 |   1.653 |    0.678 | 
     | FE_PSC96_n3481                      | A ^ -> Y ^   | BUFX2   | 0.067 | 0.123 |   1.776 |    0.801 | 
     | U1996                               | B ^ -> Y v   | NOR2X1  | 0.217 | 0.167 |   1.943 |    0.968 | 
     | U1922                               | A v -> Y ^   | NAND2X1 | 0.094 | 0.127 |   2.070 |    1.095 | 
     | U1916                               | C ^ -> Y v   | AOI21X1 | 0.220 | 0.204 |   2.274 |    1.299 | 
     | U1762                               | C v -> Y ^   | OAI21X1 | 0.183 | 0.201 |   2.475 |    1.500 | 
     | U1761                               | C ^ -> Y v   | AOI21X1 | 0.098 | 0.112 |   2.587 |    1.612 | 
     | U1868                               | C v -> Y ^   | OAI21X1 | 0.143 | 0.130 |   2.716 |    1.741 | 
     | U1764                               | B ^ -> Y v   | NAND2X1 | 0.090 | 0.087 |   2.803 |    1.828 | 
     | U1932                               | B v -> Y ^   | NAND2X1 | 0.266 | 0.219 |   3.023 |    2.048 | 
     | U1931                               | S ^ -> Y ^   | MUX2X1  | 0.249 | 0.270 |   3.293 |    2.317 | 
     | U2177                               | A ^ -> YS v  | FAX1    | 0.086 | 0.262 |   3.554 |    2.579 | 
     | U2053                               | A v -> Y v   | OR2X2   | 0.077 | 0.142 |   3.697 |    2.722 | 
     | U1929                               | B v -> Y ^   | NAND2X1 | 0.111 | 0.105 |   3.802 |    2.827 | 
     | U1804                               | A ^ -> Y ^   | OR2X1   | 0.047 | 0.097 |   3.899 |    2.924 | 
     | U1964                               | B ^ -> Y v   | NAND2X1 | 0.052 | 0.049 |   3.949 |    2.974 | 
     | U1978                               | C v -> Y ^   | NAND3X1 | 1.062 | 0.761 |   4.710 |    3.735 | 
     | U1851                               | B ^ -> Y ^   | AND2X1  | 0.072 | 0.079 |   4.789 |    3.814 | 
     | \QOS_selector/qos/srv_cnt0_d_reg[0] | D ^          | DFFSR   | 0.072 | 0.000 |   4.789 |    3.814 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.975 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.159 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.402 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.683 | 
     | FECTS_clks_clk___L4_I30             | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.217 |   0.924 |    1.900 | 
     | FECTS_clks_clk___L5_I157            | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.233 |   1.158 |    2.133 | 
     | \QOS_selector/qos/srv_cnt0_d_reg[0] | CLK ^        | DFFSR   | 0.152 | 0.007 |   1.165 |    2.140 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data16_d_reg[4] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data16_d_reg[4] /D       (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.170
- Setup                         0.129
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.791
- Arrival Time                  4.766
= Slack Time                   -0.975
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.975 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.791 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.548 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.294 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.026 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.226 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.526 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7       | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.650 | 
     | axi_master/U192                         | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.758 | 
     | axi_master/U17                          | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.881 | 
     | axi_master/U436                         | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.919 | 
     | axi_master/U435                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    1.019 | 
     | axi_master/U434                         | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.123 | 
     | axi_master/U412                         | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.298 | 
     | axi_master/FE_PSC86_n32                 | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.501 | 
     | axi_master/FE_PSC102_n32                | A v -> Y v   | BUFX2   | 0.156 | 0.258 |   2.734 |    1.759 | 
     | axi_master/U524                         | S v -> Y ^   | MUX2X1  | 0.572 | 0.480 |   3.214 |    2.239 | 
     | \tx_crc/crcpkt1 /U583                   | B ^ -> Y v   | NOR2X1  | 0.166 | 0.187 |   3.401 |    2.426 | 
     | \tx_crc/crcpkt1 /U429                   | C v -> Y ^   | NAND3X1 | 0.097 | 0.110 |   3.511 |    2.536 | 
     | \tx_crc/crcpkt1 /FE_PSC176_n274         | A ^ -> Y ^   | BUFX4   | 0.084 | 0.141 |   3.652 |    2.677 | 
     | \tx_crc/crcpkt1 /U539                   | B ^ -> Y v   | NOR2X1  | 0.064 | 0.063 |   3.716 |    2.741 | 
     | \tx_crc/crcpkt1 /U1329                  | A v -> Y ^   | INVX1   | 0.059 | 0.063 |   3.779 |    2.804 | 
     | \tx_crc/crcpkt1 /U1331                  | B ^ -> Y v   | NOR2X1  | 0.146 | 0.114 |   3.893 |    2.918 | 
     | \tx_crc/crcpkt1 /FE_OFCC52_n651         | A v -> Y v   | BUFX4   | 0.626 | 0.493 |   4.386 |    3.411 | 
     | \tx_crc/crcpkt1 /U1374                  | S v -> Y v   | MUX2X1  | 0.206 | 0.380 |   4.766 |    3.791 | 
     | \tx_crc/crcpkt1 /\data16_d_reg[4]       | D v          | DFFSR   | 0.206 | 0.000 |   4.766 |    3.791 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.975 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.159 | 
     | FECTS_clks_clk___L2_I1            | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.402 | 
     | FECTS_clks_clk___L3_I6            | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.683 | 
     | FECTS_clks_clk___L4_I30           | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.217 |   0.924 |    1.900 | 
     | FECTS_clks_clk___L5_I158          | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.237 |   1.161 |    2.137 | 
     | \tx_crc/crcpkt1 /\data16_d_reg[4] | CLK ^        | DFFSR   | 0.155 | 0.009 |   1.170 |    2.145 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\crcin32_d_reg[19] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\crcin32_d_reg[19] /D     (^) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.248
- Setup                         0.108
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.890
- Arrival Time                  4.865
= Slack Time                   -0.975
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.975 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.791 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.548 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.294 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.026 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.226 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.526 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7       | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.650 | 
     | axi_master/U192                         | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.758 | 
     | axi_master/U17                          | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.881 | 
     | axi_master/U436                         | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.919 | 
     | axi_master/U435                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    1.019 | 
     | axi_master/U434                         | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.124 | 
     | axi_master/U412                         | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.299 | 
     | axi_master/FE_PSC86_n32                 | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.501 | 
     | axi_master/U400                         | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.817 | 
     | axi_master/U445                         | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.313 | 
     | \tx_crc/crcpkt1 /U471                   | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.476 | 
     | \tx_crc/crcpkt1 /U80                    | A ^ -> Y v   | NOR2X1  | 0.085 | 0.100 |   3.552 |    2.577 | 
     | \tx_crc/crcpkt1 /U217                   | A v -> Y ^   | NAND2X1 | 0.138 | 0.108 |   3.659 |    2.685 | 
     | \tx_crc/crcpkt1 /FE_PSC131_n79          | A ^ -> Y ^   | BUFX4   | 0.066 | 0.138 |   3.798 |    2.823 | 
     | \tx_crc/crcpkt1 /FE_PSC185_n79          | A ^ -> Y ^   | BUFX2   | 0.048 | 0.097 |   3.895 |    2.920 | 
     | \tx_crc/crcpkt1 /U384                   | C ^ -> Y v   | NOR3X1  | 0.210 | 0.170 |   4.064 |    3.089 | 
     | \tx_crc/crcpkt1 /U1351                  | A v -> Y ^   | INVX8   | 0.312 | 0.196 |   4.261 |    3.286 | 
     | \tx_crc/crcpkt1 /FE_PSC164_n2836        | A ^ -> Y ^   | BUFX4   | 0.310 | 0.435 |   4.696 |    3.721 | 
     | \tx_crc/crcpkt1 /U3299                  | B ^ -> Y v   | NAND2X1 | 0.097 | 0.092 |   4.788 |    3.813 | 
     | \tx_crc/crcpkt1 /U3300                  | C v -> Y ^   | OAI21X1 | 0.107 | 0.077 |   4.865 |    3.890 | 
     | \tx_crc/crcpkt1 /\crcin32_d_reg[19]     | D ^          | DFFSR   | 0.107 | 0.000 |   4.865 |    3.890 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.975 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.159 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.402 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |    1.683 | 
     | FECTS_clks_clk___L4_I31             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.288 |   0.996 |    1.971 | 
     | FECTS_clks_clk___L5_I161            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.249 |   1.246 |    2.221 | 
     | \tx_crc/crcpkt1 /\crcin32_d_reg[19] | CLK ^        | DFFSR   | 0.153 | 0.003 |   1.248 |    2.223 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\crcin8_d_reg[10] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\crcin8_d_reg[10] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.221
- Setup                         0.224
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.747
- Arrival Time                  4.721
= Slack Time                   -0.974
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.974 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.184 |   0.184 |   -0.790 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.243 |   0.427 |   -0.547 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^   | CLKBUF1  | 0.201 | 0.254 |   0.681 |   -0.293 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^   | CLKBUF1  | 0.178 | 0.268 |   0.949 |   -0.025 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^   | CLKBUF1  | 0.184 | 0.252 |   1.201 |    0.227 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR    | 0.072 | 0.300 |   1.501 |    0.527 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7       | A ^ -> Y ^   | BUFX4    | 0.067 | 0.124 |   1.625 |    0.651 | 
     | axi_master/U192                         | B ^ -> Y ^   | OR2X1    | 0.054 | 0.108 |   1.733 |    0.759 | 
     | axi_master/U17                          | B ^ -> Y ^   | OR2X2    | 0.063 | 0.123 |   1.856 |    0.882 | 
     | axi_master/U436                         | A ^ -> Y v   | INVX2    | 0.034 | 0.038 |   1.894 |    0.920 | 
     | axi_master/U435                         | B v -> Y ^   | NAND2X1  | 0.126 | 0.100 |   1.994 |    1.020 | 
     | axi_master/U434                         | A ^ -> Y v   | NOR2X1   | 0.088 | 0.104 |   2.099 |    1.125 | 
     | axi_master/U412                         | B v -> Y v   | OR2X2    | 0.109 | 0.175 |   2.273 |    1.300 | 
     | axi_master/FE_PSC86_n32                 | A v -> Y v   | BUFX4    | 0.151 | 0.202 |   2.476 |    1.502 | 
     | axi_master/FE_PSC102_n32                | A v -> Y v   | BUFX2    | 0.156 | 0.258 |   2.734 |    1.760 | 
     | axi_master/U524                         | S v -> Y ^   | MUX2X1   | 0.572 | 0.480 |   3.214 |    2.241 | 
     | \tx_crc/crcpkt1 /U583                   | B ^ -> Y v   | NOR2X1   | 0.166 | 0.187 |   3.401 |    2.427 | 
     | \tx_crc/crcpkt1 /U429                   | C v -> Y ^   | NAND3X1  | 0.097 | 0.110 |   3.511 |    2.537 | 
     | \tx_crc/crcpkt1 /FE_PSC176_n274         | A ^ -> Y ^   | BUFX4    | 0.084 | 0.141 |   3.652 |    2.679 | 
     | \tx_crc/crcpkt1 /U428                   | A ^ -> Y v   | NAND2X1  | 0.062 | 0.065 |   3.718 |    2.744 | 
     | \tx_crc/crcpkt1 /U393                   | A v -> Y ^   | NOR2X1   | 0.097 | 0.099 |   3.816 |    2.843 | 
     | \tx_crc/crcpkt1 /U579                   | A ^ -> Y v   | NAND2X1  | 0.064 | 0.056 |   3.873 |    2.899 | 
     | \tx_crc/crcpkt1 /FE_PSC154_n1285        | A v -> Y v   | BUFX4    | 0.558 | 0.423 |   4.296 |    3.322 | 
     | \tx_crc/crcpkt1 /U3936                  | B v -> Y ^   | NAND2X1  | 0.135 | 0.368 |   4.663 |    3.689 | 
     | \tx_crc/crcpkt1 /U3937                  | C ^ -> Y v   | OAI21X1  | 0.132 | 0.057 |   4.721 |    3.747 | 
     | \tx_crc/crcpkt1 /\crcin8_d_reg[10]      | D v          | DFFPOSX1 | 0.132 | 0.000 |   4.721 |    3.747 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |          |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.974 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.184 |   0.184 |    1.158 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.243 |   0.427 |    1.401 | 
     | FECTS_clks_clk___L3_I6             | A ^ -> Y ^   | CLKBUF1  | 0.220 | 0.281 |   0.708 |    1.682 | 
     | FECTS_clks_clk___L4_I33            | A ^ -> Y ^   | CLKBUF1  | 0.172 | 0.259 |   0.967 |    1.941 | 
     | FECTS_clks_clk___L5_I174           | A ^ -> Y ^   | CLKBUF1  | 0.152 | 0.250 |   1.217 |    2.191 | 
     | \tx_crc/crcpkt1 /\crcin8_d_reg[10] | CLK ^        | DFFPOSX1 | 0.152 | 0.004 |   1.221 |    2.195 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\crcin48_d_reg[24] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\crcin48_d_reg[24] /D     (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.248
- Setup                         0.109
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.888
- Arrival Time                  4.862
= Slack Time                   -0.974
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.974 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.789 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.547 | 
     | FECTS_clks_clk___L3_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.293 | 
     | FECTS_clks_clk___L4_I29                    | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.025 | 
     | FECTS_clks_clk___L5_I154                   | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.252 |   1.201 |    0.228 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.072 | 0.300 |   1.501 |    0.527 | 
     | axi_master/FE_PSC109_pkt1_fifo_n7          | A ^ -> Y ^   | BUFX4   | 0.067 | 0.124 |   1.625 |    0.651 | 
     | axi_master/U192                            | B ^ -> Y ^   | OR2X1   | 0.054 | 0.108 |   1.733 |    0.759 | 
     | axi_master/U17                             | B ^ -> Y ^   | OR2X2   | 0.063 | 0.123 |   1.856 |    0.882 | 
     | axi_master/U436                            | A ^ -> Y v   | INVX2   | 0.034 | 0.038 |   1.894 |    0.920 | 
     | axi_master/U435                            | B v -> Y ^   | NAND2X1 | 0.126 | 0.100 |   1.994 |    1.021 | 
     | axi_master/U434                            | A ^ -> Y v   | NOR2X1  | 0.088 | 0.104 |   2.099 |    1.125 | 
     | axi_master/U412                            | B v -> Y v   | OR2X2   | 0.109 | 0.175 |   2.273 |    1.300 | 
     | axi_master/FE_PSC86_n32                    | A v -> Y v   | BUFX4   | 0.151 | 0.202 |   2.476 |    1.502 | 
     | axi_master/U400                            | A v -> Y ^   | INVX8   | 0.472 | 0.316 |   2.792 |    1.818 | 
     | axi_master/U445                            | S ^ -> Y v   | MUX2X1  | 0.235 | 0.496 |   3.288 |    2.314 | 
     | \tx_crc/crcpkt1 /U471                      | B v -> Y ^   | NAND2X1 | 0.129 | 0.163 |   3.451 |    2.478 | 
     | \tx_crc/crcpkt1 /U80                       | A ^ -> Y v   | NOR2X1  | 0.085 | 0.100 |   3.552 |    2.578 | 
     | \tx_crc/crcpkt1 /U217                      | A v -> Y ^   | NAND2X1 | 0.138 | 0.108 |   3.659 |    2.686 | 
     | \tx_crc/crcpkt1 /FE_PSC131_n79             | A ^ -> Y ^   | BUFX4   | 0.066 | 0.138 |   3.798 |    2.824 | 
     | \tx_crc/crcpkt1 /U446                      | A ^ -> Y ^   | OR2X2   | 0.059 | 0.110 |   3.908 |    2.934 | 
     | \tx_crc/crcpkt1 /FE_PSC188_n2878           | A ^ -> Y ^   | BUFX4   | 0.200 | 0.197 |   4.105 |    3.132 | 
     | \tx_crc/crcpkt1 /FE_OFCC57_n2878           | A ^ -> Y ^   | BUFX4   | 0.559 | 0.500 |   4.605 |    3.631 | 
     | \tx_crc/crcpkt1 /FE_PSC200_FE_OFCN57_n2878 | A ^ -> Y ^   | BUFX2   | 0.069 | 0.201 |   4.805 |    3.832 | 
     | \tx_crc/crcpkt1 /U3420                     | B ^ -> Y v   | OAI21X1 | 0.105 | 0.056 |   4.861 |    3.888 | 
     | \tx_crc/crcpkt1 /\crcin48_d_reg[24]        | D v          | DFFSR   | 0.105 | 0.000 |   4.862 |    3.888 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.974 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.158 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |    1.400 | 
     | FECTS_clks_clk___L3_I7              | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.261 |   0.688 |    1.662 | 
     | FECTS_clks_clk___L4_I36             | A ^ -> Y ^   | CLKBUF1 | 0.210 | 0.287 |   0.975 |    1.949 | 
     | FECTS_clks_clk___L5_I187            | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.265 |   1.240 |    2.213 | 
     | \tx_crc/crcpkt1 /\crcin48_d_reg[24] | CLK ^        | DFFSR   | 0.183 | 0.008 |   1.248 |    2.221 | 
     +---------------------------------------------------------------------------------------------------+ 

