-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity integer_idct is
port (
    ap_ready : OUT STD_LOGIC;
    src_0_0_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
    src_0_1_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
    src_0_2_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
    src_0_3_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
    src_1_0_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
    src_1_1_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
    src_1_2_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
    src_1_3_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
    src_2_0_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
    src_2_1_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
    src_2_2_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
    src_2_3_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
    src_3_0_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
    src_3_1_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
    src_3_2_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
    src_3_3_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of integer_idct is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv19_400 : STD_LOGIC_VECTOR (18 downto 0) := "0000000010000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv21_1000 : STD_LOGIC_VECTOR (20 downto 0) := "000000001000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv21_8000 : STD_LOGIC_VECTOR (20 downto 0) := "000001000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal call_ret_idct_step_fu_156_ap_ready : STD_LOGIC;
    signal call_ret_idct_step_fu_156_ap_return_0 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret_idct_step_fu_156_ap_return_1 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret_idct_step_fu_156_ap_return_2 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret_idct_step_fu_156_ap_return_3 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret_idct_step_fu_156_ap_return_4 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret_idct_step_fu_156_ap_return_5 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret_idct_step_fu_156_ap_return_6 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret_idct_step_fu_156_ap_return_7 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret_idct_step_fu_156_ap_return_8 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret_idct_step_fu_156_ap_return_9 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret_idct_step_fu_156_ap_return_10 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret_idct_step_fu_156_ap_return_11 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret_idct_step_fu_156_ap_return_12 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret_idct_step_fu_156_ap_return_13 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret_idct_step_fu_156_ap_return_14 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret_idct_step_fu_156_ap_return_15 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret1_idct_step_fu_192_ap_ready : STD_LOGIC;
    signal call_ret1_idct_step_fu_192_ap_return_0 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret1_idct_step_fu_192_ap_return_1 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret1_idct_step_fu_192_ap_return_2 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret1_idct_step_fu_192_ap_return_3 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret1_idct_step_fu_192_ap_return_4 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret1_idct_step_fu_192_ap_return_5 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret1_idct_step_fu_192_ap_return_6 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret1_idct_step_fu_192_ap_return_7 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret1_idct_step_fu_192_ap_return_8 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret1_idct_step_fu_192_ap_return_9 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret1_idct_step_fu_192_ap_return_10 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret1_idct_step_fu_192_ap_return_11 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret1_idct_step_fu_192_ap_return_12 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret1_idct_step_fu_192_ap_return_13 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret1_idct_step_fu_192_ap_return_14 : STD_LOGIC_VECTOR (19 downto 0);
    signal call_ret1_idct_step_fu_192_ap_return_15 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_32_fu_356_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_fu_360_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_cast_fu_376_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_1_fu_380_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_2_fu_396_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_2_fu_402_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal phitmp_fu_386_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_412_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp1_fu_366_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_416_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_33_fu_428_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_0_1_fu_432_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_0_1_cast_fu_448_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_1_0_1_fu_452_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_2_0_1_fu_468_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_5_fu_474_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal phitmp_0_1_fu_458_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_484_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp1_0_1_fu_438_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp1_fu_488_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_fu_500_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_0_2_fu_504_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_0_2_cast_fu_520_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_1_0_2_fu_524_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_2_0_2_fu_540_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_s_fu_546_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal phitmp_0_2_fu_530_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_556_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp1_0_2_fu_510_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp2_fu_560_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_35_fu_572_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_0_3_fu_576_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_0_3_cast_fu_592_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_1_0_3_fu_596_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_2_0_3_fu_612_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_4_fu_618_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal phitmp_0_3_fu_602_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_628_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp1_0_3_fu_582_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp3_fu_632_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_fu_644_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_s_fu_648_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_1_cast_fu_664_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_1_1_fu_668_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_2_1_fu_684_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_8_fu_690_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal phitmp_1_fu_674_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_700_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp1_1_fu_654_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp4_fu_704_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_fu_716_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_13_1_fu_720_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_1_1_cast_fu_736_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_1_1_1_fu_740_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_2_1_1_fu_756_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_10_fu_762_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal phitmp_1_1_fu_746_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_fu_772_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp1_1_1_fu_726_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp5_fu_776_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_fu_788_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_13_2_fu_792_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_1_2_cast_fu_808_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_1_1_2_fu_812_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_2_1_2_fu_828_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_12_fu_834_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal phitmp_1_2_fu_818_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_fu_844_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp1_1_2_fu_798_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp6_fu_848_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_39_fu_860_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_13_3_fu_864_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_1_3_cast_fu_880_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_1_1_3_fu_884_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_2_1_3_fu_900_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_14_fu_906_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal phitmp_1_3_fu_890_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_916_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp1_1_3_fu_870_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp7_fu_920_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_40_fu_932_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_4_fu_936_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_2_cast_fu_952_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_1_2_fu_956_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_2_2_fu_972_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_16_fu_978_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal phitmp_2_fu_962_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_fu_988_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp1_2_fu_942_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp8_fu_992_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_fu_1004_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_24_1_fu_1008_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_2_1_cast_fu_1024_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_1_2_1_fu_1028_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_2_2_1_fu_1044_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_18_fu_1050_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal phitmp_2_1_fu_1034_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_1060_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp1_2_1_fu_1014_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp9_fu_1064_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_42_fu_1076_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_24_2_fu_1080_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_2_2_cast_fu_1096_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_1_2_2_fu_1100_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_2_2_2_fu_1116_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_20_fu_1122_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal phitmp_2_2_fu_1106_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_fu_1132_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp1_2_2_fu_1086_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp10_fu_1136_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_43_fu_1148_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_24_3_fu_1152_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_2_3_cast_fu_1168_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_1_2_3_fu_1172_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_2_2_3_fu_1188_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_22_fu_1194_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal phitmp_2_3_fu_1178_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_fu_1204_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp1_2_3_fu_1158_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp11_fu_1208_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_44_fu_1220_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_3_fu_1224_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_3_cast_fu_1240_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_1_3_fu_1244_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_2_3_fu_1260_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_24_fu_1266_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal phitmp_3_fu_1250_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_fu_1276_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp1_3_fu_1230_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp12_fu_1280_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_fu_1292_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_3_1_fu_1296_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_3_1_cast_fu_1312_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_1_3_1_fu_1316_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_2_3_1_fu_1332_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_26_fu_1338_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal phitmp_3_1_fu_1322_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_fu_1348_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp1_3_1_fu_1302_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp13_fu_1352_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_46_fu_1364_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_3_2_fu_1368_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_3_2_cast_fu_1384_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_1_3_2_fu_1388_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_2_3_2_fu_1404_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_28_fu_1410_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal phitmp_3_2_fu_1394_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_1420_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp1_3_2_fu_1374_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp14_fu_1424_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_1436_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_3_3_fu_1440_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_3_3_cast_fu_1456_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_1_3_3_fu_1460_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_2_3_3_fu_1476_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_30_fu_1482_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal phitmp_3_3_fu_1466_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_fu_1492_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp1_3_3_fu_1446_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp15_fu_1496_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_0_0_write_assi_fu_422_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_0_1_write_assi_fu_494_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_0_2_write_assi_fu_566_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_0_3_write_assi_fu_638_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_1_0_write_assi_fu_710_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_1_1_write_assi_fu_782_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_1_2_write_assi_fu_854_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_1_3_write_assi_fu_926_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_2_0_write_assi_fu_998_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_2_1_write_assi_fu_1070_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_2_2_write_assi_fu_1142_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_2_3_write_assi_fu_1214_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_3_0_write_assi_fu_1286_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_3_1_write_assi_fu_1358_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_3_2_write_assi_fu_1430_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_3_3_write_assi_fu_1502_p2 : STD_LOGIC_VECTOR (7 downto 0);

    component idct_step IS
    port (
        ap_ready : OUT STD_LOGIC;
        isrc_0_0_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        isrc_0_1_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        isrc_0_2_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        isrc_0_3_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        isrc_1_0_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        isrc_1_1_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        isrc_1_2_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        isrc_1_3_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        isrc_2_0_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        isrc_2_1_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        isrc_2_2_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        isrc_2_3_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        isrc_3_0_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        isrc_3_1_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        isrc_3_2_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        isrc_3_3_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;



begin
    call_ret_idct_step_fu_156 : component idct_step
    port map (
        ap_ready => call_ret_idct_step_fu_156_ap_ready,
        isrc_0_0_V_read => src_0_0_V_read,
        isrc_0_1_V_read => src_0_1_V_read,
        isrc_0_2_V_read => src_0_2_V_read,
        isrc_0_3_V_read => src_0_3_V_read,
        isrc_1_0_V_read => src_1_0_V_read,
        isrc_1_1_V_read => src_1_1_V_read,
        isrc_1_2_V_read => src_1_2_V_read,
        isrc_1_3_V_read => src_1_3_V_read,
        isrc_2_0_V_read => src_2_0_V_read,
        isrc_2_1_V_read => src_2_1_V_read,
        isrc_2_2_V_read => src_2_2_V_read,
        isrc_2_3_V_read => src_2_3_V_read,
        isrc_3_0_V_read => src_3_0_V_read,
        isrc_3_1_V_read => src_3_1_V_read,
        isrc_3_2_V_read => src_3_2_V_read,
        isrc_3_3_V_read => src_3_3_V_read,
        ap_return_0 => call_ret_idct_step_fu_156_ap_return_0,
        ap_return_1 => call_ret_idct_step_fu_156_ap_return_1,
        ap_return_2 => call_ret_idct_step_fu_156_ap_return_2,
        ap_return_3 => call_ret_idct_step_fu_156_ap_return_3,
        ap_return_4 => call_ret_idct_step_fu_156_ap_return_4,
        ap_return_5 => call_ret_idct_step_fu_156_ap_return_5,
        ap_return_6 => call_ret_idct_step_fu_156_ap_return_6,
        ap_return_7 => call_ret_idct_step_fu_156_ap_return_7,
        ap_return_8 => call_ret_idct_step_fu_156_ap_return_8,
        ap_return_9 => call_ret_idct_step_fu_156_ap_return_9,
        ap_return_10 => call_ret_idct_step_fu_156_ap_return_10,
        ap_return_11 => call_ret_idct_step_fu_156_ap_return_11,
        ap_return_12 => call_ret_idct_step_fu_156_ap_return_12,
        ap_return_13 => call_ret_idct_step_fu_156_ap_return_13,
        ap_return_14 => call_ret_idct_step_fu_156_ap_return_14,
        ap_return_15 => call_ret_idct_step_fu_156_ap_return_15);

    call_ret1_idct_step_fu_192 : component idct_step
    port map (
        ap_ready => call_ret1_idct_step_fu_192_ap_ready,
        isrc_0_0_V_read => call_ret_idct_step_fu_156_ap_return_0,
        isrc_0_1_V_read => call_ret_idct_step_fu_156_ap_return_1,
        isrc_0_2_V_read => call_ret_idct_step_fu_156_ap_return_2,
        isrc_0_3_V_read => call_ret_idct_step_fu_156_ap_return_3,
        isrc_1_0_V_read => call_ret_idct_step_fu_156_ap_return_4,
        isrc_1_1_V_read => call_ret_idct_step_fu_156_ap_return_5,
        isrc_1_2_V_read => call_ret_idct_step_fu_156_ap_return_6,
        isrc_1_3_V_read => call_ret_idct_step_fu_156_ap_return_7,
        isrc_2_0_V_read => call_ret_idct_step_fu_156_ap_return_8,
        isrc_2_1_V_read => call_ret_idct_step_fu_156_ap_return_9,
        isrc_2_2_V_read => call_ret_idct_step_fu_156_ap_return_10,
        isrc_2_3_V_read => call_ret_idct_step_fu_156_ap_return_11,
        isrc_3_0_V_read => call_ret_idct_step_fu_156_ap_return_12,
        isrc_3_1_V_read => call_ret_idct_step_fu_156_ap_return_13,
        isrc_3_2_V_read => call_ret_idct_step_fu_156_ap_return_14,
        isrc_3_3_V_read => call_ret_idct_step_fu_156_ap_return_15,
        ap_return_0 => call_ret1_idct_step_fu_192_ap_return_0,
        ap_return_1 => call_ret1_idct_step_fu_192_ap_return_1,
        ap_return_2 => call_ret1_idct_step_fu_192_ap_return_2,
        ap_return_3 => call_ret1_idct_step_fu_192_ap_return_3,
        ap_return_4 => call_ret1_idct_step_fu_192_ap_return_4,
        ap_return_5 => call_ret1_idct_step_fu_192_ap_return_5,
        ap_return_6 => call_ret1_idct_step_fu_192_ap_return_6,
        ap_return_7 => call_ret1_idct_step_fu_192_ap_return_7,
        ap_return_8 => call_ret1_idct_step_fu_192_ap_return_8,
        ap_return_9 => call_ret1_idct_step_fu_192_ap_return_9,
        ap_return_10 => call_ret1_idct_step_fu_192_ap_return_10,
        ap_return_11 => call_ret1_idct_step_fu_192_ap_return_11,
        ap_return_12 => call_ret1_idct_step_fu_192_ap_return_12,
        ap_return_13 => call_ret1_idct_step_fu_192_ap_return_13,
        ap_return_14 => call_ret1_idct_step_fu_192_ap_return_14,
        ap_return_15 => call_ret1_idct_step_fu_192_ap_return_15);




    ap_ready <= ap_const_logic_1;
    ap_return_0 <= out_0_0_write_assi_fu_422_p2;
    ap_return_1 <= out_0_1_write_assi_fu_494_p2;
    ap_return_10 <= out_2_2_write_assi_fu_1142_p2;
    ap_return_11 <= out_2_3_write_assi_fu_1214_p2;
    ap_return_12 <= out_3_0_write_assi_fu_1286_p2;
    ap_return_13 <= out_3_1_write_assi_fu_1358_p2;
    ap_return_14 <= out_3_2_write_assi_fu_1430_p2;
    ap_return_15 <= out_3_3_write_assi_fu_1502_p2;
    ap_return_2 <= out_0_2_write_assi_fu_566_p2;
    ap_return_3 <= out_0_3_write_assi_fu_638_p2;
    ap_return_4 <= out_1_0_write_assi_fu_710_p2;
    ap_return_5 <= out_1_1_write_assi_fu_782_p2;
    ap_return_6 <= out_1_2_write_assi_fu_854_p2;
    ap_return_7 <= out_1_3_write_assi_fu_926_p2;
    ap_return_8 <= out_2_0_write_assi_fu_998_p2;
    ap_return_9 <= out_2_1_write_assi_fu_1070_p2;
        lhs_V_0_1_cast_fu_448_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret1_idct_step_fu_192_ap_return_1),21));

        lhs_V_0_2_cast_fu_520_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret1_idct_step_fu_192_ap_return_2),21));

        lhs_V_0_3_cast_fu_592_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret1_idct_step_fu_192_ap_return_3),21));

        lhs_V_1_1_cast_fu_736_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret1_idct_step_fu_192_ap_return_5),21));

        lhs_V_1_2_cast_fu_808_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret1_idct_step_fu_192_ap_return_6),21));

        lhs_V_1_3_cast_fu_880_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret1_idct_step_fu_192_ap_return_7),21));

        lhs_V_1_cast_fu_664_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret1_idct_step_fu_192_ap_return_4),21));

        lhs_V_2_1_cast_fu_1024_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret1_idct_step_fu_192_ap_return_9),21));

        lhs_V_2_2_cast_fu_1096_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret1_idct_step_fu_192_ap_return_10),21));

        lhs_V_2_3_cast_fu_1168_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret1_idct_step_fu_192_ap_return_11),21));

        lhs_V_2_cast_fu_952_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret1_idct_step_fu_192_ap_return_8),21));

        lhs_V_3_1_cast_fu_1312_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret1_idct_step_fu_192_ap_return_13),21));

        lhs_V_3_2_cast_fu_1384_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret1_idct_step_fu_192_ap_return_14),21));

        lhs_V_3_3_cast_fu_1456_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret1_idct_step_fu_192_ap_return_15),21));

        lhs_V_3_cast_fu_1240_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret1_idct_step_fu_192_ap_return_12),21));

        lhs_V_cast_fu_376_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret1_idct_step_fu_192_ap_return_0),21));

    out_0_0_write_assi_fu_422_p2 <= std_logic_vector(unsigned(phitmp1_fu_366_p4) + unsigned(tmp_fu_416_p2));
    out_0_1_write_assi_fu_494_p2 <= std_logic_vector(unsigned(phitmp1_0_1_fu_438_p4) + unsigned(tmp1_fu_488_p2));
    out_0_2_write_assi_fu_566_p2 <= std_logic_vector(unsigned(phitmp1_0_2_fu_510_p4) + unsigned(tmp2_fu_560_p2));
    out_0_3_write_assi_fu_638_p2 <= std_logic_vector(unsigned(phitmp1_0_3_fu_582_p4) + unsigned(tmp3_fu_632_p2));
    out_1_0_write_assi_fu_710_p2 <= std_logic_vector(unsigned(phitmp1_1_fu_654_p4) + unsigned(tmp4_fu_704_p2));
    out_1_1_write_assi_fu_782_p2 <= std_logic_vector(unsigned(phitmp1_1_1_fu_726_p4) + unsigned(tmp5_fu_776_p2));
    out_1_2_write_assi_fu_854_p2 <= std_logic_vector(unsigned(phitmp1_1_2_fu_798_p4) + unsigned(tmp6_fu_848_p2));
    out_1_3_write_assi_fu_926_p2 <= std_logic_vector(unsigned(phitmp1_1_3_fu_870_p4) + unsigned(tmp7_fu_920_p2));
    out_2_0_write_assi_fu_998_p2 <= std_logic_vector(unsigned(phitmp1_2_fu_942_p4) + unsigned(tmp8_fu_992_p2));
    out_2_1_write_assi_fu_1070_p2 <= std_logic_vector(unsigned(phitmp1_2_1_fu_1014_p4) + unsigned(tmp9_fu_1064_p2));
    out_2_2_write_assi_fu_1142_p2 <= std_logic_vector(unsigned(phitmp1_2_2_fu_1086_p4) + unsigned(tmp10_fu_1136_p2));
    out_2_3_write_assi_fu_1214_p2 <= std_logic_vector(unsigned(phitmp1_2_3_fu_1158_p4) + unsigned(tmp11_fu_1208_p2));
    out_3_0_write_assi_fu_1286_p2 <= std_logic_vector(unsigned(phitmp1_3_fu_1230_p4) + unsigned(tmp12_fu_1280_p2));
    out_3_1_write_assi_fu_1358_p2 <= std_logic_vector(unsigned(phitmp1_3_1_fu_1302_p4) + unsigned(tmp13_fu_1352_p2));
    out_3_2_write_assi_fu_1430_p2 <= std_logic_vector(unsigned(phitmp1_3_2_fu_1374_p4) + unsigned(tmp14_fu_1424_p2));
    out_3_3_write_assi_fu_1502_p2 <= std_logic_vector(unsigned(phitmp1_3_3_fu_1446_p4) + unsigned(tmp15_fu_1496_p2));
    phitmp1_0_1_fu_438_p4 <= r_V_0_1_fu_432_p2(18 downto 11);
    phitmp1_0_2_fu_510_p4 <= r_V_0_2_fu_504_p2(18 downto 11);
    phitmp1_0_3_fu_582_p4 <= r_V_0_3_fu_576_p2(18 downto 11);
    phitmp1_1_1_fu_726_p4 <= r_V_13_1_fu_720_p2(18 downto 11);
    phitmp1_1_2_fu_798_p4 <= r_V_13_2_fu_792_p2(18 downto 11);
    phitmp1_1_3_fu_870_p4 <= r_V_13_3_fu_864_p2(18 downto 11);
    phitmp1_1_fu_654_p4 <= r_V_s_fu_648_p2(18 downto 11);
    phitmp1_2_1_fu_1014_p4 <= r_V_24_1_fu_1008_p2(18 downto 11);
    phitmp1_2_2_fu_1086_p4 <= r_V_24_2_fu_1080_p2(18 downto 11);
    phitmp1_2_3_fu_1158_p4 <= r_V_24_3_fu_1152_p2(18 downto 11);
    phitmp1_2_fu_942_p4 <= r_V_4_fu_936_p2(18 downto 11);
    phitmp1_3_1_fu_1302_p4 <= r_V_3_1_fu_1296_p2(18 downto 11);
    phitmp1_3_2_fu_1374_p4 <= r_V_3_2_fu_1368_p2(18 downto 11);
    phitmp1_3_3_fu_1446_p4 <= r_V_3_3_fu_1440_p2(18 downto 11);
    phitmp1_3_fu_1230_p4 <= r_V_3_fu_1224_p2(18 downto 11);
    phitmp1_fu_366_p4 <= r_V_fu_360_p2(18 downto 11);
    phitmp_0_1_fu_458_p4 <= r_V_1_0_1_fu_452_p2(20 downto 13);
    phitmp_0_2_fu_530_p4 <= r_V_1_0_2_fu_524_p2(20 downto 13);
    phitmp_0_3_fu_602_p4 <= r_V_1_0_3_fu_596_p2(20 downto 13);
    phitmp_1_1_fu_746_p4 <= r_V_1_1_1_fu_740_p2(20 downto 13);
    phitmp_1_2_fu_818_p4 <= r_V_1_1_2_fu_812_p2(20 downto 13);
    phitmp_1_3_fu_890_p4 <= r_V_1_1_3_fu_884_p2(20 downto 13);
    phitmp_1_fu_674_p4 <= r_V_1_1_fu_668_p2(20 downto 13);
    phitmp_2_1_fu_1034_p4 <= r_V_1_2_1_fu_1028_p2(20 downto 13);
    phitmp_2_2_fu_1106_p4 <= r_V_1_2_2_fu_1100_p2(20 downto 13);
    phitmp_2_3_fu_1178_p4 <= r_V_1_2_3_fu_1172_p2(20 downto 13);
    phitmp_2_fu_962_p4 <= r_V_1_2_fu_956_p2(20 downto 13);
    phitmp_3_1_fu_1322_p4 <= r_V_1_3_1_fu_1316_p2(20 downto 13);
    phitmp_3_2_fu_1394_p4 <= r_V_1_3_2_fu_1388_p2(20 downto 13);
    phitmp_3_3_fu_1466_p4 <= r_V_1_3_3_fu_1460_p2(20 downto 13);
    phitmp_3_fu_1250_p4 <= r_V_1_3_fu_1244_p2(20 downto 13);
    phitmp_fu_386_p4 <= r_V_1_fu_380_p2(20 downto 13);
    r_V_0_1_fu_432_p2 <= std_logic_vector(unsigned(ap_const_lv19_400) + unsigned(tmp_33_fu_428_p1));
    r_V_0_2_fu_504_p2 <= std_logic_vector(unsigned(ap_const_lv19_400) + unsigned(tmp_34_fu_500_p1));
    r_V_0_3_fu_576_p2 <= std_logic_vector(unsigned(ap_const_lv19_400) + unsigned(tmp_35_fu_572_p1));
    r_V_13_1_fu_720_p2 <= std_logic_vector(unsigned(ap_const_lv19_400) + unsigned(tmp_37_fu_716_p1));
    r_V_13_2_fu_792_p2 <= std_logic_vector(unsigned(ap_const_lv19_400) + unsigned(tmp_38_fu_788_p1));
    r_V_13_3_fu_864_p2 <= std_logic_vector(unsigned(ap_const_lv19_400) + unsigned(tmp_39_fu_860_p1));
    r_V_1_0_1_fu_452_p2 <= std_logic_vector(unsigned(ap_const_lv21_1000) + unsigned(lhs_V_0_1_cast_fu_448_p1));
    r_V_1_0_2_fu_524_p2 <= std_logic_vector(unsigned(ap_const_lv21_1000) + unsigned(lhs_V_0_2_cast_fu_520_p1));
    r_V_1_0_3_fu_596_p2 <= std_logic_vector(unsigned(ap_const_lv21_1000) + unsigned(lhs_V_0_3_cast_fu_592_p1));
    r_V_1_1_1_fu_740_p2 <= std_logic_vector(unsigned(ap_const_lv21_1000) + unsigned(lhs_V_1_1_cast_fu_736_p1));
    r_V_1_1_2_fu_812_p2 <= std_logic_vector(unsigned(ap_const_lv21_1000) + unsigned(lhs_V_1_2_cast_fu_808_p1));
    r_V_1_1_3_fu_884_p2 <= std_logic_vector(unsigned(ap_const_lv21_1000) + unsigned(lhs_V_1_3_cast_fu_880_p1));
    r_V_1_1_fu_668_p2 <= std_logic_vector(unsigned(ap_const_lv21_1000) + unsigned(lhs_V_1_cast_fu_664_p1));
    r_V_1_2_1_fu_1028_p2 <= std_logic_vector(unsigned(ap_const_lv21_1000) + unsigned(lhs_V_2_1_cast_fu_1024_p1));
    r_V_1_2_2_fu_1100_p2 <= std_logic_vector(unsigned(ap_const_lv21_1000) + unsigned(lhs_V_2_2_cast_fu_1096_p1));
    r_V_1_2_3_fu_1172_p2 <= std_logic_vector(unsigned(ap_const_lv21_1000) + unsigned(lhs_V_2_3_cast_fu_1168_p1));
    r_V_1_2_fu_956_p2 <= std_logic_vector(unsigned(ap_const_lv21_1000) + unsigned(lhs_V_2_cast_fu_952_p1));
    r_V_1_3_1_fu_1316_p2 <= std_logic_vector(unsigned(ap_const_lv21_1000) + unsigned(lhs_V_3_1_cast_fu_1312_p1));
    r_V_1_3_2_fu_1388_p2 <= std_logic_vector(unsigned(ap_const_lv21_1000) + unsigned(lhs_V_3_2_cast_fu_1384_p1));
    r_V_1_3_3_fu_1460_p2 <= std_logic_vector(unsigned(ap_const_lv21_1000) + unsigned(lhs_V_3_3_cast_fu_1456_p1));
    r_V_1_3_fu_1244_p2 <= std_logic_vector(unsigned(ap_const_lv21_1000) + unsigned(lhs_V_3_cast_fu_1240_p1));
    r_V_1_fu_380_p2 <= std_logic_vector(unsigned(ap_const_lv21_1000) + unsigned(lhs_V_cast_fu_376_p1));
    r_V_24_1_fu_1008_p2 <= std_logic_vector(unsigned(ap_const_lv19_400) + unsigned(tmp_41_fu_1004_p1));
    r_V_24_2_fu_1080_p2 <= std_logic_vector(unsigned(ap_const_lv19_400) + unsigned(tmp_42_fu_1076_p1));
    r_V_24_3_fu_1152_p2 <= std_logic_vector(unsigned(ap_const_lv19_400) + unsigned(tmp_43_fu_1148_p1));
    r_V_2_0_1_fu_468_p2 <= std_logic_vector(unsigned(ap_const_lv21_8000) + unsigned(lhs_V_0_1_cast_fu_448_p1));
    r_V_2_0_2_fu_540_p2 <= std_logic_vector(unsigned(ap_const_lv21_8000) + unsigned(lhs_V_0_2_cast_fu_520_p1));
    r_V_2_0_3_fu_612_p2 <= std_logic_vector(unsigned(ap_const_lv21_8000) + unsigned(lhs_V_0_3_cast_fu_592_p1));
    r_V_2_1_1_fu_756_p2 <= std_logic_vector(unsigned(ap_const_lv21_8000) + unsigned(lhs_V_1_1_cast_fu_736_p1));
    r_V_2_1_2_fu_828_p2 <= std_logic_vector(unsigned(ap_const_lv21_8000) + unsigned(lhs_V_1_2_cast_fu_808_p1));
    r_V_2_1_3_fu_900_p2 <= std_logic_vector(unsigned(ap_const_lv21_8000) + unsigned(lhs_V_1_3_cast_fu_880_p1));
    r_V_2_1_fu_684_p2 <= std_logic_vector(unsigned(ap_const_lv21_8000) + unsigned(lhs_V_1_cast_fu_664_p1));
    r_V_2_2_1_fu_1044_p2 <= std_logic_vector(unsigned(ap_const_lv21_8000) + unsigned(lhs_V_2_1_cast_fu_1024_p1));
    r_V_2_2_2_fu_1116_p2 <= std_logic_vector(unsigned(ap_const_lv21_8000) + unsigned(lhs_V_2_2_cast_fu_1096_p1));
    r_V_2_2_3_fu_1188_p2 <= std_logic_vector(unsigned(ap_const_lv21_8000) + unsigned(lhs_V_2_3_cast_fu_1168_p1));
    r_V_2_2_fu_972_p2 <= std_logic_vector(unsigned(ap_const_lv21_8000) + unsigned(lhs_V_2_cast_fu_952_p1));
    r_V_2_3_1_fu_1332_p2 <= std_logic_vector(unsigned(ap_const_lv21_8000) + unsigned(lhs_V_3_1_cast_fu_1312_p1));
    r_V_2_3_2_fu_1404_p2 <= std_logic_vector(unsigned(ap_const_lv21_8000) + unsigned(lhs_V_3_2_cast_fu_1384_p1));
    r_V_2_3_3_fu_1476_p2 <= std_logic_vector(unsigned(ap_const_lv21_8000) + unsigned(lhs_V_3_3_cast_fu_1456_p1));
    r_V_2_3_fu_1260_p2 <= std_logic_vector(unsigned(ap_const_lv21_8000) + unsigned(lhs_V_3_cast_fu_1240_p1));
    r_V_2_fu_396_p2 <= std_logic_vector(unsigned(ap_const_lv21_8000) + unsigned(lhs_V_cast_fu_376_p1));
    r_V_3_1_fu_1296_p2 <= std_logic_vector(unsigned(ap_const_lv19_400) + unsigned(tmp_45_fu_1292_p1));
    r_V_3_2_fu_1368_p2 <= std_logic_vector(unsigned(ap_const_lv19_400) + unsigned(tmp_46_fu_1364_p1));
    r_V_3_3_fu_1440_p2 <= std_logic_vector(unsigned(ap_const_lv19_400) + unsigned(tmp_47_fu_1436_p1));
    r_V_3_fu_1224_p2 <= std_logic_vector(unsigned(ap_const_lv19_400) + unsigned(tmp_44_fu_1220_p1));
    r_V_4_fu_936_p2 <= std_logic_vector(unsigned(ap_const_lv19_400) + unsigned(tmp_40_fu_932_p1));
    r_V_fu_360_p2 <= std_logic_vector(unsigned(ap_const_lv19_400) + unsigned(tmp_32_fu_356_p1));
    r_V_s_fu_648_p2 <= std_logic_vector(unsigned(ap_const_lv19_400) + unsigned(tmp_36_fu_644_p1));
    tmp10_fu_1136_p2 <= std_logic_vector(unsigned(phitmp_2_2_fu_1106_p4) + unsigned(tmp_21_fu_1132_p1));
    tmp11_fu_1208_p2 <= std_logic_vector(unsigned(phitmp_2_3_fu_1178_p4) + unsigned(tmp_23_fu_1204_p1));
    tmp12_fu_1280_p2 <= std_logic_vector(unsigned(phitmp_3_fu_1250_p4) + unsigned(tmp_25_fu_1276_p1));
    tmp13_fu_1352_p2 <= std_logic_vector(unsigned(phitmp_3_1_fu_1322_p4) + unsigned(tmp_27_fu_1348_p1));
    tmp14_fu_1424_p2 <= std_logic_vector(unsigned(phitmp_3_2_fu_1394_p4) + unsigned(tmp_29_fu_1420_p1));
    tmp15_fu_1496_p2 <= std_logic_vector(unsigned(phitmp_3_3_fu_1466_p4) + unsigned(tmp_31_fu_1492_p1));
    tmp1_fu_488_p2 <= std_logic_vector(unsigned(phitmp_0_1_fu_458_p4) + unsigned(tmp_6_fu_484_p1));
    tmp2_fu_560_p2 <= std_logic_vector(unsigned(phitmp_0_2_fu_530_p4) + unsigned(tmp_1_fu_556_p1));
    tmp3_fu_632_p2 <= std_logic_vector(unsigned(phitmp_0_3_fu_602_p4) + unsigned(tmp_7_fu_628_p1));
    tmp4_fu_704_p2 <= std_logic_vector(unsigned(phitmp_1_fu_674_p4) + unsigned(tmp_9_fu_700_p1));
    tmp5_fu_776_p2 <= std_logic_vector(unsigned(phitmp_1_1_fu_746_p4) + unsigned(tmp_11_fu_772_p1));
    tmp6_fu_848_p2 <= std_logic_vector(unsigned(phitmp_1_2_fu_818_p4) + unsigned(tmp_13_fu_844_p1));
    tmp7_fu_920_p2 <= std_logic_vector(unsigned(phitmp_1_3_fu_890_p4) + unsigned(tmp_15_fu_916_p1));
    tmp8_fu_992_p2 <= std_logic_vector(unsigned(phitmp_2_fu_962_p4) + unsigned(tmp_17_fu_988_p1));
    tmp9_fu_1064_p2 <= std_logic_vector(unsigned(phitmp_2_1_fu_1034_p4) + unsigned(tmp_19_fu_1060_p1));
    tmp_10_fu_762_p4 <= r_V_2_1_1_fu_756_p2(20 downto 16);
        tmp_11_fu_772_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_10_fu_762_p4),8));

    tmp_12_fu_834_p4 <= r_V_2_1_2_fu_828_p2(20 downto 16);
        tmp_13_fu_844_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_12_fu_834_p4),8));

    tmp_14_fu_906_p4 <= r_V_2_1_3_fu_900_p2(20 downto 16);
        tmp_15_fu_916_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_14_fu_906_p4),8));

    tmp_16_fu_978_p4 <= r_V_2_2_fu_972_p2(20 downto 16);
        tmp_17_fu_988_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_16_fu_978_p4),8));

    tmp_18_fu_1050_p4 <= r_V_2_2_1_fu_1044_p2(20 downto 16);
        tmp_19_fu_1060_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_18_fu_1050_p4),8));

        tmp_1_fu_556_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_546_p4),8));

    tmp_20_fu_1122_p4 <= r_V_2_2_2_fu_1116_p2(20 downto 16);
        tmp_21_fu_1132_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_20_fu_1122_p4),8));

    tmp_22_fu_1194_p4 <= r_V_2_2_3_fu_1188_p2(20 downto 16);
        tmp_23_fu_1204_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_22_fu_1194_p4),8));

    tmp_24_fu_1266_p4 <= r_V_2_3_fu_1260_p2(20 downto 16);
        tmp_25_fu_1276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_24_fu_1266_p4),8));

    tmp_26_fu_1338_p4 <= r_V_2_3_1_fu_1332_p2(20 downto 16);
        tmp_27_fu_1348_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_26_fu_1338_p4),8));

    tmp_28_fu_1410_p4 <= r_V_2_3_2_fu_1404_p2(20 downto 16);
        tmp_29_fu_1420_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_28_fu_1410_p4),8));

    tmp_2_fu_402_p4 <= r_V_2_fu_396_p2(20 downto 16);
    tmp_30_fu_1482_p4 <= r_V_2_3_3_fu_1476_p2(20 downto 16);
        tmp_31_fu_1492_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_30_fu_1482_p4),8));

    tmp_32_fu_356_p1 <= call_ret1_idct_step_fu_192_ap_return_0(19 - 1 downto 0);
    tmp_33_fu_428_p1 <= call_ret1_idct_step_fu_192_ap_return_1(19 - 1 downto 0);
    tmp_34_fu_500_p1 <= call_ret1_idct_step_fu_192_ap_return_2(19 - 1 downto 0);
    tmp_35_fu_572_p1 <= call_ret1_idct_step_fu_192_ap_return_3(19 - 1 downto 0);
    tmp_36_fu_644_p1 <= call_ret1_idct_step_fu_192_ap_return_4(19 - 1 downto 0);
    tmp_37_fu_716_p1 <= call_ret1_idct_step_fu_192_ap_return_5(19 - 1 downto 0);
    tmp_38_fu_788_p1 <= call_ret1_idct_step_fu_192_ap_return_6(19 - 1 downto 0);
    tmp_39_fu_860_p1 <= call_ret1_idct_step_fu_192_ap_return_7(19 - 1 downto 0);
        tmp_3_fu_412_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_2_fu_402_p4),8));

    tmp_40_fu_932_p1 <= call_ret1_idct_step_fu_192_ap_return_8(19 - 1 downto 0);
    tmp_41_fu_1004_p1 <= call_ret1_idct_step_fu_192_ap_return_9(19 - 1 downto 0);
    tmp_42_fu_1076_p1 <= call_ret1_idct_step_fu_192_ap_return_10(19 - 1 downto 0);
    tmp_43_fu_1148_p1 <= call_ret1_idct_step_fu_192_ap_return_11(19 - 1 downto 0);
    tmp_44_fu_1220_p1 <= call_ret1_idct_step_fu_192_ap_return_12(19 - 1 downto 0);
    tmp_45_fu_1292_p1 <= call_ret1_idct_step_fu_192_ap_return_13(19 - 1 downto 0);
    tmp_46_fu_1364_p1 <= call_ret1_idct_step_fu_192_ap_return_14(19 - 1 downto 0);
    tmp_47_fu_1436_p1 <= call_ret1_idct_step_fu_192_ap_return_15(19 - 1 downto 0);
    tmp_4_fu_618_p4 <= r_V_2_0_3_fu_612_p2(20 downto 16);
    tmp_5_fu_474_p4 <= r_V_2_0_1_fu_468_p2(20 downto 16);
        tmp_6_fu_484_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_5_fu_474_p4),8));

        tmp_7_fu_628_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_4_fu_618_p4),8));

    tmp_8_fu_690_p4 <= r_V_2_1_fu_684_p2(20 downto 16);
        tmp_9_fu_700_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_8_fu_690_p4),8));

    tmp_fu_416_p2 <= std_logic_vector(unsigned(phitmp_fu_386_p4) + unsigned(tmp_3_fu_412_p1));
    tmp_s_fu_546_p4 <= r_V_2_0_2_fu_540_p2(20 downto 16);
end behav;
