;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-29
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 60
	MOV -7, <-20
	JMZ 210, 673
	ADD <-100, -100
	ADD 100, 9
	SPL 0, <-2
	ADD 210, 660
	SPL 0, <-2
	SPL 0, -202
	JMZ -100, -100
	ADD @10, @2
	JMZ -100, -100
	JMZ -100, -100
	SUB @0, @2
	ADD 170, 9
	SPL 300, <-2
	SUB @0, @2
	ADD 210, 660
	SPL 130, 9
	SUB @127, 106
	SLT @121, 106
	CMP -207, <-120
	JMZ 210, 60
	JMN -0, -10
	DAT #0, <602
	SPL 0, <-2
	ADD 210, @660
	MOV @121, 106
	SUB @0, @2
	MOV @121, 106
	JMZ 210, 60
	SUB @-127, 100
	JMN -0, -10
	SPL 0, -202
	ADD <0, @2
	ADD <0, @2
	JMZ <121, 106
	ADD <0, @2
	SUB -100, -334
	MOV -1, <-24
	SPL 0, -202
	SPL 0, -202
	SPL 0, -202
	MOV -1, <-29
	DAT #0, <2
	MOV -1, <-29
	MOV -1, <-29
