##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC1_IntClock
		4.2::Critical Path Report for Clock2
		4.3::Critical Path Report for Clock_QENC
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_QENC:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. ADC1_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.5::Critical Path Report for (Clock_QENC:R vs. Clock_QENC:R)
		5.6::Critical Path Report for (ADC1_IntClock:R vs. CyBUS_CLK:R)
		5.7::Critical Path Report for (ADC1_IntClock:R vs. ADC1_IntClock:R)
		5.8::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.9::Critical Path Report for (Clock2:R vs. Clock2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC1_IntClock              | Frequency: 30.01 MHz  | Target: 1.00 MHz   | 
Clock: ADC1_IntClock(routed)      | N/A                   | Target: 1.00 MHz   | 
Clock: Clock2                     | Frequency: 47.19 MHz  | Target: 1.00 MHz   | 
Clock: Clock_PWM                  | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_PWM(fixed-function)  | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_QENC                 | Frequency: 38.09 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                  | Frequency: 66.48 MHz  | Target: 60.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 60.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 60.00 MHz  | 
Clock: UART_IntClock              | Frequency: 54.92 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC1_IntClock  ADC1_IntClock  1e+006           966675      N/A              N/A         N/A              N/A         N/A              N/A         
ADC1_IntClock  CyBUS_CLK      16666.7          6920        N/A              N/A         N/A              N/A         N/A              N/A         
Clock2         Clock2         1e+006           978809      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_QENC     Clock_QENC     83333.3          57082       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      ADC1_IntClock  16666.7          8496        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      Clock_QENC     16666.7          8483        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      CyBUS_CLK      16666.7          9280        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      UART_IntClock  16666.7          1623        N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  2.16667e+006     2148460     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase             
-------------  ------------  ---------------------------  
M1_IN1(0)_PAD  21508         Clock_PWM(fixed-function):R  
M1_IN2(0)_PAD  36544         Clock_PWM(fixed-function):R  
M2_IN1(0)_PAD  25430         Clock_PWM(fixed-function):R  
M2_IN2(0)_PAD  37461         Clock_PWM(fixed-function):R  
Tx_1(0)_PAD    34503         UART_IntClock:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC1_IntClock
*******************************************
Clock: ADC1_IntClock
Frequency: 30.01 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 966675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29815
-------------------------------------   ----- 
End-of-path arrival time (ps)           29815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell106  12052  29815  966675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell106        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock2
************************************
Clock: Clock2
Frequency: 47.19 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 978809p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -4230
------------------------------------------   ------- 
End-of-path required time (ps)                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16961
-------------------------------------   ----- 
End-of-path arrival time (ps)           16961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3821   8531  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  13661  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  13661  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell6   3300  16961  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/ci         datapathcell7      0  16961  978809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_QENC
****************************************
Clock: Clock_QENC
Frequency: 38.09 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1203\/main_5
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 57082p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22742
-------------------------------------   ----- 
End-of-path arrival time (ps)           22742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q       macrocell53   1250   1250  57082  RISE       1
\QuadDec_M1:Net_1203_split\/main_4  macrocell1   11913  13163  57082  RISE       1
\QuadDec_M1:Net_1203_split\/q       macrocell1    3350  16513  57082  RISE       1
\QuadDec_M1:Net_1203\/main_5        macrocell49   6229  22742  57082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 66.48 MHz | Target: 60.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1623p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11533
-------------------------------------   ----- 
End-of-path arrival time (ps)           11533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1623  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell24    2920   4970   1623  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell24    3350   8320   1623  RISE       1
\UART:BUART:rx_state_0\/main_3          macrocell78    3213  11533   1623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 54.92 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 2148460p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17707
-------------------------------------   ----- 
End-of-path arrival time (ps)           17707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q        macrocell73    1250   1250  2148460  RISE       1
\UART:BUART:tx_status_0\/main_0  macrocell21    7559   8809  2148460  RISE       1
\UART:BUART:tx_status_0\/q       macrocell21    3350  12159  2148460  RISE       1
\UART:BUART:sTX:TxSts\/status_0  statusicell6   5548  17707  2148460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell6        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell160        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell160   1250   1250   9280  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell160   2626   3876   9280  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell160        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_QENC:R)
************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M2_QB(0)_SYNC/out
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 8483p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M2_QB(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M2_QB(0)_SYNC/out                              synccell      1020   1020   8483  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/main_0  macrocell39   3654   4674   8483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. ADC1_IntClock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4670/main_0
Capture Clock  : Net_4670/clock_0
Path slack     : 8496p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC1_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell160        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell160   1250   1250   8496  RISE       1
Net_4670/main_0                    macrocell159   3411   4661   8496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell159        0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1623p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11533
-------------------------------------   ----- 
End-of-path arrival time (ps)           11533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1623  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell24    2920   4970   1623  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell24    3350   8320   1623  RISE       1
\UART:BUART:rx_state_0\/main_3          macrocell78    3213  11533   1623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1


5.5::Critical Path Report for (Clock_QENC:R vs. Clock_QENC:R)
*************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1203\/main_5
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 57082p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22742
-------------------------------------   ----- 
End-of-path arrival time (ps)           22742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q       macrocell53   1250   1250  57082  RISE       1
\QuadDec_M1:Net_1203_split\/main_4  macrocell1   11913  13163  57082  RISE       1
\QuadDec_M1:Net_1203_split\/q       macrocell1    3350  16513  57082  RISE       1
\QuadDec_M1:Net_1203\/main_5        macrocell49   6229  22742  57082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1


5.6::Critical Path Report for (ADC1_IntClock:R vs. CyBUS_CLK:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4670/q
Path End       : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 6920p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (ADC1_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6237
-------------------------------------   ---- 
End-of-path arrival time (ps)           6237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell159        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4670/q                              macrocell159   1250   1250   6920  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell160   4987   6237   6920  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell160        0      0  RISE       1


5.7::Critical Path Report for (ADC1_IntClock:R vs. ADC1_IntClock:R)
*******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 966675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29815
-------------------------------------   ----- 
End-of-path arrival time (ps)           29815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell106  12052  29815  966675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell106        0      0  RISE       1


5.8::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 2148460p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17707
-------------------------------------   ----- 
End-of-path arrival time (ps)           17707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q        macrocell73    1250   1250  2148460  RISE       1
\UART:BUART:tx_status_0\/main_0  macrocell21    7559   8809  2148460  RISE       1
\UART:BUART:tx_status_0\/q       macrocell21    3350  12159  2148460  RISE       1
\UART:BUART:sTX:TxSts\/status_0  statusicell6   5548  17707  2148460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell6        0      0  RISE       1


5.9::Critical Path Report for (Clock2:R vs. Clock2:R)
*****************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 978809p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -4230
------------------------------------------   ------- 
End-of-path required time (ps)                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16961
-------------------------------------   ----- 
End-of-path arrival time (ps)           16961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3821   8531  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  13661  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  13661  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell6   3300  16961  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/ci         datapathcell7      0  16961  978809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1623p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11533
-------------------------------------   ----- 
End-of-path arrival time (ps)           11533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1623  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell24    2920   4970   1623  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell24    3350   8320   1623  RISE       1
\UART:BUART:rx_state_0\/main_3          macrocell78    3213  11533   1623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1623p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11533
-------------------------------------   ----- 
End-of-path arrival time (ps)           11533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1623  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell24    2920   4970   1623  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell24    3350   8320   1623  RISE       1
\UART:BUART:rx_status_3\/main_3         macrocell87    3213  11533   1623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2577p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10620
-------------------------------------   ----- 
End-of-path arrival time (ps)           10620
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4     2050   2050   1623  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell24      2920   4970   1623  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell24      3350   8320   1623  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2300  10620   2577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4670/q
Path End       : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 6920p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (ADC1_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6237
-------------------------------------   ---- 
End-of-path arrival time (ps)           6237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell159        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4670/q                              macrocell159   1250   1250   6920  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell160   4987   6237   6920  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell160        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 7318p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1623  RISE       1
\UART:BUART:rx_state_2\/main_9          macrocell81    3789   5839   7318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 7524p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5633
-------------------------------------   ---- 
End-of-path arrival time (ps)           5633
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1623  RISE       1
\UART:BUART:rx_last\/main_0             macrocell88    3583   5633   7524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell88         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 8178p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4979
-------------------------------------   ---- 
End-of-path arrival time (ps)           4979
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1623  RISE       1
\UART:BUART:pollcount_1\/main_4         macrocell84    2929   4979   8178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 8178p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4979
-------------------------------------   ---- 
End-of-path arrival time (ps)           4979
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1623  RISE       1
\UART:BUART:pollcount_0\/main_3         macrocell85    2929   4979   8178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell85         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:rx_last\/main_2
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 8430p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out             synccell      1020   1020   2801  RISE       1
\UART:BUART:rx_last\/main_2  macrocell88   3706   4726   8430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell88         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M2_QB(0)_SYNC/out
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 8483p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M2_QB(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M2_QB(0)_SYNC/out                              synccell      1020   1020   8483  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/main_0  macrocell39   3654   4674   8483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:rx_state_2\/main_11
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 8490p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                 synccell      1020   1020   2801  RISE       1
\UART:BUART:rx_state_2\/main_11  macrocell81   3646   4666   8490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4670/main_0
Capture Clock  : Net_4670/clock_0
Path slack     : 8496p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC1_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell160        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell160   1250   1250   8496  RISE       1
Net_4670/main_0                    macrocell159   3411   4661   8496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell159        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC1:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC1:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 8496p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC1_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell160        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell160   1250   1250   8496  RISE       1
\ADC1:bSAR_SEQ:nrq_reg\/main_0     macrocell161   3411   4661   8496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:nrq_reg\/clock_0                            macrocell161        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_last\/main_1
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 8575p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out             synccell      1020   1020   2951  RISE       1
\UART:BUART:rx_last\/main_1  macrocell88   3562   4582   8575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell88         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_state_2\/main_10
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 8639p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020   2951  RISE       1
\UART:BUART:rx_state_2\/main_10  macrocell81   3498   4518   8639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M2_QA(0)_SYNC/out
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 9246p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3910
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M2_QA(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M2_QA(0)_SYNC/out                              synccell      1020   1020   9246  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/main_0  macrocell36   2890   3910   9246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1_QB(0)_SYNC/out
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 9256p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3901
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1_QB(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M1_QB(0)_SYNC/out                              synccell      1020   1020   9256  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0  macrocell33   2881   3901   9256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell160        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell160   1250   1250   9280  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell160   2626   3876   9280  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell160        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:pollcount_1\/main_6
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 9349p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3808
-------------------------------------   ---- 
End-of-path arrival time (ps)           3808
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                 synccell      1020   1020   2801  RISE       1
\UART:BUART:pollcount_1\/main_6  macrocell84   2788   3808   9349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:pollcount_0\/main_5
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 9349p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3808
-------------------------------------   ---- 
End-of-path arrival time (ps)           3808
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                 synccell      1020   1020   2801  RISE       1
\UART:BUART:pollcount_0\/main_5  macrocell85   2788   3808   9349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell85         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_1\/main_5
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 9501p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3656
-------------------------------------   ---- 
End-of-path arrival time (ps)           3656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020   2951  RISE       1
\UART:BUART:pollcount_1\/main_5  macrocell84   2636   3656   9501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_0\/main_4
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 9501p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3656
-------------------------------------   ---- 
End-of-path arrival time (ps)           3656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020   2951  RISE       1
\UART:BUART:pollcount_0\/main_4  macrocell85   2636   3656   9501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell85         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:Sync:genblk1[0]:INST\/out
Path End       : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9812p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3345
-------------------------------------   ---- 
End-of-path arrival time (ps)           3345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:Sync:genblk1[0]:INST\/clock                           synccell            0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:Sync:genblk1[0]:INST\/out         synccell       1020   1020   9812  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell160   2325   3345   9812  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell160        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1_QA(0)_SYNC/out
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 9821p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3336
-------------------------------------   ---- 
End-of-path arrival time (ps)           3336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1_QA(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M1_QA(0)_SYNC/out                              synccell      1020   1020   9821  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/main_0  macrocell30   2316   3336   9821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1203\/main_5
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 57082p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22742
-------------------------------------   ----- 
End-of-path arrival time (ps)           22742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q       macrocell53   1250   1250  57082  RISE       1
\QuadDec_M1:Net_1203_split\/main_4  macrocell1   11913  13163  57082  RISE       1
\QuadDec_M1:Net_1203_split\/q       macrocell1    3350  16513  57082  RISE       1
\QuadDec_M1:Net_1203\/main_5        macrocell49   6229  22742  57082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 57445p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21658
-------------------------------------   ----- 
End-of-path arrival time (ps)           21658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q                                    macrocell66     1250   1250  57445  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_0                macrocell11     7390   8640  57445  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  11990  57445  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   4538  16528  57445  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  21658  57445  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  21658  57445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1203\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 57747p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21356
-------------------------------------   ----- 
End-of-path arrival time (ps)           21356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1203\/q                                    macrocell49     1250   1250  57747  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      7085   8335  57747  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350  11685  57747  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   4541  16226  57747  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  21356  57747  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  21356  57747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1251\/main_7
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 60070p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19753
-------------------------------------   ----- 
End-of-path arrival time (ps)           19753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q     macrocell55   1250   1250  60070  RISE       1
\QuadDec_M1:Net_1251_split\/main_6  macrocell61  12866  14116  60070  RISE       1
\QuadDec_M1:Net_1251_split\/q       macrocell61   3350  17466  60070  RISE       1
\QuadDec_M1:Net_1251\/main_7        macrocell42   2288  19753  60070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1203\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 60504p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16769
-------------------------------------   ----- 
End-of-path arrival time (ps)           16769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1203\/q                                    macrocell49     1250   1250  57747  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      7085   8335  57747  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350  11685  57747  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   5084  16769  60504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 60745p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16528
-------------------------------------   ----- 
End-of-path arrival time (ps)           16528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q                                    macrocell66     1250   1250  57445  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_0                macrocell11     7390   8640  57445  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  11990  57445  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   4538  16528  60745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 60749p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16525
-------------------------------------   ----- 
End-of-path arrival time (ps)           16525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q                                    macrocell66     1250   1250  57445  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_0                macrocell11     7390   8640  57445  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  11990  57445  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   4535  16525  60749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1203\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 61047p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16226
-------------------------------------   ----- 
End-of-path arrival time (ps)           16226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1203\/q                                    macrocell49     1250   1250  57747  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      7085   8335  57747  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350  11685  57747  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   4541  16226  61047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61219p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16054
-------------------------------------   ----- 
End-of-path arrival time (ps)           16054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                                    macrocell52     1250   1250  57922  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_0                macrocell2      8346   9596  57922  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12946  57922  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   3108  16054  61219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 61222p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16051
-------------------------------------   ----- 
End-of-path arrival time (ps)           16051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                                    macrocell52     1250   1250  57922  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_0                macrocell2      8346   9596  57922  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12946  57922  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3105  16051  61222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1203\/main_5
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 64042p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15782
-------------------------------------   ----- 
End-of-path arrival time (ps)           15782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q       macrocell67   1250   1250  64042  RISE       1
\QuadDec_M2:Net_1203_split\/main_4  macrocell71   8247   9497  64042  RISE       1
\QuadDec_M2:Net_1203_split\/q       macrocell71   3350  12847  64042  RISE       1
\QuadDec_M2:Net_1203\/main_5        macrocell63   2935  15782  64042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 64077p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18756
-------------------------------------   ----- 
End-of-path arrival time (ps)           18756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  60316  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  60316  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  60316  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_3\/main_0            macrocell5      9652  13152  64077  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  16502  64077  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2254  18756  64077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 64986p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17847
-------------------------------------   ----- 
End-of-path arrival time (ps)           17847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                macrocell56    1250   1250  63026  RISE       1
\QuadDec_M2:Net_611\/main_1            macrocell17   11007  12257  64986  RISE       1
\QuadDec_M2:Net_611\/q                 macrocell17    3350  15607  64986  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_1  statusicell4   2240  17847  64986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1251\/main_7
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 65005p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14818
-------------------------------------   ----- 
End-of-path arrival time (ps)           14818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q     macrocell69   1250   1250  65005  RISE       1
\QuadDec_M2:Net_1251_split\/main_6  macrocell86   7934   9184  65005  RISE       1
\QuadDec_M2:Net_1251_split\/q       macrocell86   3350  12534  65005  RISE       1
\QuadDec_M2:Net_1251\/main_7        macrocell56   2284  14818  65005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1251\/main_6
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 65142p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14681
-------------------------------------   ----- 
End-of-path arrival time (ps)           14681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell55   1250   1250  60070  RISE       1
\QuadDec_M1:Net_1251\/main_6     macrocell42  13431  14681  65142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 65142p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14681
-------------------------------------   ----- 
End-of-path arrival time (ps)           14681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q       macrocell55   1250   1250  60070  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_5  macrocell54  13431  14681  65142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Net_1251\/main_1
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 65627p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14196
-------------------------------------   ----- 
End-of-path arrival time (ps)           14196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q       macrocell52   1250   1250  57922  RISE       1
\QuadDec_M1:Net_1251\/main_1  macrocell42  12946  14196  65627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 65627p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14196
-------------------------------------   ----- 
End-of-path arrival time (ps)           14196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q               macrocell52   1250   1250  57922  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_0  macrocell54  12946  14196  65627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 65779p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11494
-------------------------------------   ----- 
End-of-path arrival time (ps)           11494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                                    macrocell56     1250   1250  63026  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4  10244  11494  65779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 65793p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14030
-------------------------------------   ----- 
End-of-path arrival time (ps)           14030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q   macrocell50   1250   1250  59261  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_1  macrocell55  12780  14030  65793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 65802p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17031
-------------------------------------   ----- 
End-of-path arrival time (ps)           17031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  65802  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  65802  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  65802  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_0\/main_0             macrocell3      7803  11433  65802  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350  14783  65802  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2248  17031  65802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:Net_1203\/main_0
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 65803p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14020
-------------------------------------   ----- 
End-of-path arrival time (ps)           14020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  59261  RISE       1
\QuadDec_M1:Net_1203\/main_0         macrocell49  12770  14020  65803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 65803p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14020
-------------------------------------   ----- 
End-of-path arrival time (ps)           14020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  59261  RISE       1
\QuadDec_M1:bQuadDec:error\/main_1   macrocell53  12770  14020  65803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 66326p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10948
-------------------------------------   ----- 
End-of-path arrival time (ps)           10948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                                    macrocell56     1250   1250  63026  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   9698  10948  66326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 66705p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16128
-------------------------------------   ----- 
End-of-path arrival time (ps)           16128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  60342  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  60342  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  60342  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_2\/main_0            macrocell4      6523   9913  66705  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350  13263  66705  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2865  16128  66705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 66747p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16087
-------------------------------------   ----- 
End-of-path arrival time (ps)           16087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q          macrocell53    1250   1250  57082  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_3  statusicell2  14837  16087  66747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 66792p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10482
-------------------------------------   ----- 
End-of-path arrival time (ps)           10482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q                                    macrocell63     1250   1250  63492  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/main_2          macrocell15     3267   4517  63492  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/q               macrocell15     3350   7867  63492  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   2615  10482  66792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 66792p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10481
-------------------------------------   ----- 
End-of-path arrival time (ps)           10481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q                                    macrocell63     1250   1250  63492  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/main_2          macrocell15     3267   4517  63492  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/q               macrocell15     3350   7867  63492  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   2615  10481  66792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 66921p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15913
-------------------------------------   ----- 
End-of-path arrival time (ps)           15913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  60316  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  60316  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  60316  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1   12413  15913  66921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1260\/main_2
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 67251p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12573
-------------------------------------   ----- 
End-of-path arrival time (ps)           12573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell54   1250   1250  61114  RISE       1
\QuadDec_M1:Net_1260\/main_2     macrocell52  11323  12573  67251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 67251p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12573
-------------------------------------   ----- 
End-of-path arrival time (ps)           12573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q       macrocell54   1250   1250  61114  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_4  macrocell55  11323  12573  67251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1203\/main_3
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 67274p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12550
-------------------------------------   ----- 
End-of-path arrival time (ps)           12550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell54   1250   1250  61114  RISE       1
\QuadDec_M1:Net_1203\/main_3     macrocell49  11300  12550  67274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 67274p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12550
-------------------------------------   ----- 
End-of-path arrival time (ps)           12550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q     macrocell54   1250   1250  61114  RISE       1
\QuadDec_M1:bQuadDec:error\/main_4  macrocell53  11300  12550  67274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 67369p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15465
-------------------------------------   ----- 
End-of-path arrival time (ps)           15465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                macrocell56    1250   1250  63026  RISE       1
\QuadDec_M2:Net_530\/main_1            macrocell16    7256   8506  67369  RISE       1
\QuadDec_M2:Net_530\/q                 macrocell16    3350  11856  67369  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_0  statusicell4   3609  15465  67369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 67651p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15182
-------------------------------------   ----- 
End-of-path arrival time (ps)           15182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  67651  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  67651  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  67651  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_0\/main_0             macrocell12     3391   7021  67651  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_0\/q                  macrocell12     3350  10371  67651  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    4811  15182  67651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1251\/main_4
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 68044p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11780
-------------------------------------   ----- 
End-of-path arrival time (ps)           11780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell53   1250   1250  57082  RISE       1
\QuadDec_M1:Net_1251\/main_4   macrocell42  10530  11780  68044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 68044p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11780
-------------------------------------   ----- 
End-of-path arrival time (ps)           11780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q         macrocell53   1250   1250  57082  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_3  macrocell54  10530  11780  68044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 68608p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11215
-------------------------------------   ----- 
End-of-path arrival time (ps)           11215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  60316  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  60316  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  60316  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell44     7715  11215  68608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell44         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 68741p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14093
-------------------------------------   ----- 
End-of-path arrival time (ps)           14093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                macrocell42    1250   1250  66892  RISE       1
\QuadDec_M1:Net_530\/main_1            macrocell7     7169   8419  68741  RISE       1
\QuadDec_M1:Net_530\/q                 macrocell7     3350  11769  68741  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_0  statusicell2   2323  14093  68741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 68743p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14090
-------------------------------------   ----- 
End-of-path arrival time (ps)           14090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                macrocell42    1250   1250  66892  RISE       1
\QuadDec_M1:Net_611\/main_1            macrocell8     7169   8419  68743  RISE       1
\QuadDec_M1:Net_611\/q                 macrocell8     3350  11769  68743  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_1  statusicell2   2321  14090  68743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 68919p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10904
-------------------------------------   ----- 
End-of-path arrival time (ps)           10904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q       macrocell69   1250   1250  65005  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_5  macrocell68   9654  10904  68919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:Net_1251\/main_3
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 69124p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10699
-------------------------------------   ----- 
End-of-path arrival time (ps)           10699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  59748  RISE       1
\QuadDec_M1:Net_1251\/main_3         macrocell42   9449  10699  69124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 69124p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10699
-------------------------------------   ----- 
End-of-path arrival time (ps)           10699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q   macrocell51   1250   1250  59748  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_2  macrocell54   9449  10699  69124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:Net_1203\/main_1
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 69266p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10557
-------------------------------------   ----- 
End-of-path arrival time (ps)           10557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell65   1250   1250  64313  RISE       1
\QuadDec_M2:Net_1203\/main_1         macrocell63   9307  10557  69266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 69266p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10557
-------------------------------------   ----- 
End-of-path arrival time (ps)           10557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q   macrocell65   1250   1250  64313  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_2  macrocell69   9307  10557  69266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 69910p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9913
-------------------------------------   ---- 
End-of-path arrival time (ps)           9913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  60342  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  60342  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  60342  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell43     6523   9913  69910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell43         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70014p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12819
-------------------------------------   ----- 
End-of-path arrival time (ps)           12819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  58858  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  58858  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  58858  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_3\/main_0            macrocell14     3713   7213  70014  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_3\/q                 macrocell14     3350  10563  70014  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2256  12819  70014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 70192p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7081
-------------------------------------   ---- 
End-of-path arrival time (ps)           7081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                                    macrocell42     1250   1250  66892  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   5831   7081  70192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:Net_1203\/main_0
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 70392p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9432
-------------------------------------   ---- 
End-of-path arrival time (ps)           9432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  65032  RISE       1
\QuadDec_M2:Net_1203\/main_0         macrocell63   8182   9432  70392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 70392p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9432
-------------------------------------   ---- 
End-of-path arrival time (ps)           9432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q   macrocell64   1250   1250  65032  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_1  macrocell69   8182   9432  70392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 70456p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9368
-------------------------------------   ---- 
End-of-path arrival time (ps)           9368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q               macrocell66   1250   1250  57445  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_0  macrocell68   8118   9368  70456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 70472p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6801
-------------------------------------   ---- 
End-of-path arrival time (ps)           6801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                                    macrocell42     1250   1250  66892  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   5551   6801  70472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M1:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 70589p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9234
-------------------------------------   ---- 
End-of-path arrival time (ps)           9234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  65802  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  65802  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  65802  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:prevCompare\/main_0          macrocell46     5604   9234  70589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell46         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1251\/main_6
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 70623p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9200
-------------------------------------   ---- 
End-of-path arrival time (ps)           9200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell69   1250   1250  65005  RISE       1
\QuadDec_M2:Net_1251\/main_6     macrocell56   7950   9200  70623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 70623p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9200
-------------------------------------   ---- 
End-of-path arrival time (ps)           9200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q     macrocell69   1250   1250  65005  RISE       1
\QuadDec_M2:bQuadDec:error\/main_5  macrocell67   7950   9200  70623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:Net_1203\/main_1
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 70786p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9038
-------------------------------------   ---- 
End-of-path arrival time (ps)           9038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  59748  RISE       1
\QuadDec_M1:Net_1203\/main_1         macrocell49   7788   9038  70786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 70786p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9038
-------------------------------------   ---- 
End-of-path arrival time (ps)           9038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  59748  RISE       1
\QuadDec_M1:bQuadDec:error\/main_2   macrocell53   7788   9038  70786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 70799p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9024
-------------------------------------   ---- 
End-of-path arrival time (ps)           9024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q   macrocell51   1250   1250  59748  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_2  macrocell55   7774   9024  70799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70943p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11891
-------------------------------------   ----- 
End-of-path arrival time (ps)           11891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  59804  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  59804  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  59804  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_2\/main_0            macrocell13     2891   6281  70943  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_2\/q                 macrocell13     3350   9631  70943  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2260  11891  70943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:Net_1251\/main_2
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 71052p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8772
-------------------------------------   ---- 
End-of-path arrival time (ps)           8772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  59261  RISE       1
\QuadDec_M1:Net_1251\/main_2         macrocell42   7522   8772  71052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 71052p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8772
-------------------------------------   ---- 
End-of-path arrival time (ps)           8772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q   macrocell50   1250   1250  59261  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_1  macrocell54   7522   8772  71052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1203\/main_3
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 71069p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8755
-------------------------------------   ---- 
End-of-path arrival time (ps)           8755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell68   1250   1250  65703  RISE       1
\QuadDec_M2:Net_1203\/main_3     macrocell63   7505   8755  71069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1260\/main_2
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 71069p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8755
-------------------------------------   ---- 
End-of-path arrival time (ps)           8755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell68   1250   1250  65703  RISE       1
\QuadDec_M2:Net_1260\/main_2     macrocell66   7505   8755  71069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 71069p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8755
-------------------------------------   ---- 
End-of-path arrival time (ps)           8755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q       macrocell68   1250   1250  65703  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_4  macrocell69   7505   8755  71069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1203\/main_2
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 71174p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8650
-------------------------------------   ---- 
End-of-path arrival time (ps)           8650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell67   1250   1250  64042  RISE       1
\QuadDec_M2:Net_1203\/main_2   macrocell63   7400   8650  71174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1260\/main_1
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 71174p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8650
-------------------------------------   ---- 
End-of-path arrival time (ps)           8650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell67   1250   1250  64042  RISE       1
\QuadDec_M2:Net_1260\/main_1   macrocell66   7400   8650  71174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 71174p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8650
-------------------------------------   ---- 
End-of-path arrival time (ps)           8650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q         macrocell67   1250   1250  64042  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_3  macrocell69   7400   8650  71174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Net_1251\/main_1
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 71366p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8457
-------------------------------------   ---- 
End-of-path arrival time (ps)           8457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q       macrocell66   1250   1250  57445  RISE       1
\QuadDec_M2:Net_1251\/main_1  macrocell56   7207   8457  71366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 71366p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8457
-------------------------------------   ---- 
End-of-path arrival time (ps)           8457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q             macrocell66   1250   1250  57445  RISE       1
\QuadDec_M2:bQuadDec:error\/main_0  macrocell67   7207   8457  71366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1203\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 71488p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8335
-------------------------------------   ---- 
End-of-path arrival time (ps)           8335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1203\/q                              macrocell49   1250   1250  57747  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell48   7085   8335  71488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell48         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 71500p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11333
-------------------------------------   ----- 
End-of-path arrival time (ps)           11333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q          macrocell67    1250   1250  64042  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_3  statusicell4  10083  11333  71500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:Net_1251\/main_2
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 71529p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8294
-------------------------------------   ---- 
End-of-path arrival time (ps)           8294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  65032  RISE       1
\QuadDec_M2:Net_1251\/main_2         macrocell56   7044   8294  71529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 71529p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8294
-------------------------------------   ---- 
End-of-path arrival time (ps)           8294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  65032  RISE       1
\QuadDec_M2:bQuadDec:error\/main_1   macrocell67   7044   8294  71529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1203\/main_4
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 71581p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8242
-------------------------------------   ---- 
End-of-path arrival time (ps)           8242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell55   1250   1250  60070  RISE       1
\QuadDec_M1:Net_1203\/main_4     macrocell49   6992   8242  71581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 71581p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8242
-------------------------------------   ---- 
End-of-path arrival time (ps)           8242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q     macrocell55   1250   1250  60070  RISE       1
\QuadDec_M1:bQuadDec:error\/main_5  macrocell53   6992   8242  71581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1260\/main_3
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 71602p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell55   1250   1250  60070  RISE       1
\QuadDec_M1:Net_1260\/main_3     macrocell52   6972   8222  71602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 71602p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q       macrocell55   1250   1250  60070  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_5  macrocell55   6972   8222  71602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 71761p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11072
-------------------------------------   ----- 
End-of-path arrival time (ps)           11072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                macrocell52    1250   1250  57922  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_2  statusicell2   9822  11072  71761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 72149p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7675
-------------------------------------   ---- 
End-of-path arrival time (ps)           7675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q       macrocell68   1250   1250  65703  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_4  macrocell68   6425   7675  72149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 72204p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7619
-------------------------------------   ---- 
End-of-path arrival time (ps)           7619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  58858  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  58858  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  58858  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell58     4119   7619  72204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell58         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Net_1275\/main_0
Capture Clock  : \QuadDec_M2:Net_1275\/clock_0
Path slack     : 72596p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7227
-------------------------------------   ---- 
End-of-path arrival time (ps)           7227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  58858  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  58858  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  58858  RISE       1
\QuadDec_M2:Net_1275\/main_0                             macrocell59     3727   7227  72596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1275\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Net_1275\/main_0
Capture Clock  : \QuadDec_M1:Net_1275\/clock_0
Path slack     : 72621p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7203
-------------------------------------   ---- 
End-of-path arrival time (ps)           7203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  60316  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  60316  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  60316  RISE       1
\QuadDec_M1:Net_1275\/main_0                             macrocell45     3703   7203  72621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1275\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 72625p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7198
-------------------------------------   ---- 
End-of-path arrival time (ps)           7198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q       macrocell51   1250   1250  59748  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_3  macrocell51   5948   7198  72625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Net_1275\/main_1
Capture Clock  : \QuadDec_M1:Net_1275\/clock_0
Path slack     : 72648p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7176
-------------------------------------   ---- 
End-of-path arrival time (ps)           7176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  60342  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  60342  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  60342  RISE       1
\QuadDec_M1:Net_1275\/main_1                             macrocell45     3786   7176  72648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1275\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72818p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       83333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10516
-------------------------------------   ----- 
End-of-path arrival time (ps)           10516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q                             macrocell66    1250   1250  57445  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   9266  10516  72818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 72850p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9984
-------------------------------------   ---- 
End-of-path arrival time (ps)           9984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q                macrocell66    1250   1250  57445  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_2  statusicell4   8734   9984  72850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1251\/main_5
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 73035p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6788
-------------------------------------   ---- 
End-of-path arrival time (ps)           6788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell68   1250   1250  65703  RISE       1
\QuadDec_M2:Net_1251\/main_5     macrocell56   5538   6788  73035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 73035p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6788
-------------------------------------   ---- 
End-of-path arrival time (ps)           6788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q     macrocell68   1250   1250  65703  RISE       1
\QuadDec_M2:bQuadDec:error\/main_4  macrocell67   5538   6788  73035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:Net_1251\/main_3
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 73185p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6639
-------------------------------------   ---- 
End-of-path arrival time (ps)           6639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell65   1250   1250  64313  RISE       1
\QuadDec_M2:Net_1251\/main_3         macrocell56   5389   6639  73185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 73185p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6639
-------------------------------------   ---- 
End-of-path arrival time (ps)           6639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell65   1250   1250  64313  RISE       1
\QuadDec_M2:bQuadDec:error\/main_2   macrocell67   5389   6639  73185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 73383p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6440
-------------------------------------   ---- 
End-of-path arrival time (ps)           6440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/q       macrocell33   1250   1250  73383  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/main_0  macrocell34   5190   6440  73383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 73543p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  59804  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  59804  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  59804  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell57     2891   6281  73543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell57         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Net_1275\/main_1
Capture Clock  : \QuadDec_M2:Net_1275\/clock_0
Path slack     : 73543p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  59804  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  59804  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  59804  RISE       1
\QuadDec_M2:Net_1275\/main_1                             macrocell59     2891   6281  73543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1275\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M2:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73552p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6271
-------------------------------------   ---- 
End-of-path arrival time (ps)           6271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  67651  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  67651  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  67651  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:prevCompare\/main_0          macrocell60     2641   6271  73552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell60         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 73944p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5879
-------------------------------------   ---- 
End-of-path arrival time (ps)           5879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q   macrocell64   1250   1250  65032  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_1  macrocell68   4629   5879  73944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 73947p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q             macrocell52   1250   1250  57922  RISE       1
\QuadDec_M1:bQuadDec:error\/main_0  macrocell53   4627   5877  73947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 73949p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5874
-------------------------------------   ---- 
End-of-path arrival time (ps)           5874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/q  macrocell33   1250   1250  73383  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_0  macrocell51   4624   5874  73949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 74215p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q         macrocell67   1250   1250  64042  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_3  macrocell68   4358   5608  74215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 74282p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5541
-------------------------------------   ---- 
End-of-path arrival time (ps)           5541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q   macrocell65   1250   1250  64313  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_2  macrocell68   4291   5541  74282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 74362p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/q  macrocell36   1250   1250  74362  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_0  macrocell64   4212   5462  74362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Net_1251\/main_0
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 74669p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q       macrocell56   1250   1250  63026  RISE       1
\QuadDec_M2:Net_1251\/main_0  macrocell56   3904   5154  74669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 74681p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8152
-------------------------------------   ---- 
End-of-path arrival time (ps)           8152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  58858  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  58858  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  58858  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    4652   8152  74681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Net_1260\/main_0
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 74692p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q       macrocell52   1250   1250  57922  RISE       1
\QuadDec_M1:Net_1260\/main_0  macrocell52   3881   5131  74692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 74692p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q               macrocell52   1250   1250  57922  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_0  macrocell55   3881   5131  74692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 74913p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/q       macrocell36   1250   1250  74362  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/main_0  macrocell37   3660   4910  74913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 74919p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/q       macrocell39   1250   1250  74919  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/main_0  macrocell40   3654   4904  74919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 74919p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/q  macrocell39   1250   1250  74919  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_0  macrocell65   3654   4904  74919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1251\/main_4
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 75110p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell67   1250   1250  64042  RISE       1
\QuadDec_M2:Net_1251\/main_4   macrocell56   3464   4714  75110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 75110p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q       macrocell67   1250   1250  64042  RISE       1
\QuadDec_M2:bQuadDec:error\/main_3  macrocell67   3464   4714  75110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75146p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q       macrocell50   1250   1250  59261  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_3  macrocell50   3427   4677  75146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1203\/main_4
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 75161p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell69   1250   1250  65005  RISE       1
\QuadDec_M2:Net_1203\/main_4     macrocell63   3413   4663  75161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1260\/main_3
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 75161p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell69   1250   1250  65005  RISE       1
\QuadDec_M2:Net_1260\/main_3     macrocell66   3413   4663  75161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 75161p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q       macrocell69   1250   1250  65005  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_5  macrocell69   3413   4663  75161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Net_1260\/main_0
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 75162p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q       macrocell66   1250   1250  57445  RISE       1
\QuadDec_M2:Net_1260\/main_0  macrocell66   3411   4661  75162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 75162p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q               macrocell66   1250   1250  57445  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_0  macrocell69   3411   4661  75162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75289p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4535
-------------------------------------   ---- 
End-of-path arrival time (ps)           4535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q       macrocell64   1250   1250  65032  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_3  macrocell64   3285   4535  75289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75307p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q                              macrocell63   1250   1250  63492  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell62   3267   4517  75307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell62         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1251\/main_5
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 75474p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell54   1250   1250  61114  RISE       1
\QuadDec_M1:Net_1251\/main_5     macrocell42   3099   4349  75474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 75474p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q       macrocell54   1250   1250  61114  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_4  macrocell54   3099   4349  75474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 75674p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/q       macrocell30   1250   1250  75674  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/main_0  macrocell31   2900   4150  75674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75674p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/q  macrocell30   1250   1250  75674  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_0  macrocell50   2900   4150  75674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Net_1251\/main_0
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 75677p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q       macrocell42   1250   1250  66892  RISE       1
\QuadDec_M1:Net_1251\/main_0  macrocell42   2897   4147  75677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1203\/main_2
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 75797p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell53   1250   1250  57082  RISE       1
\QuadDec_M1:Net_1203\/main_2   macrocell49   2776   4026  75797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 75797p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q       macrocell53   1250   1250  57082  RISE       1
\QuadDec_M1:bQuadDec:error\/main_3  macrocell53   2776   4026  75797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1260\/main_1
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 75812p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4011
-------------------------------------   ---- 
End-of-path arrival time (ps)           4011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell53   1250   1250  57082  RISE       1
\QuadDec_M1:Net_1260\/main_1   macrocell52   2761   4011  75812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 75812p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4011
-------------------------------------   ---- 
End-of-path arrival time (ps)           4011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q         macrocell53   1250   1250  57082  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_3  macrocell55   2761   4011  75812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75955p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q       macrocell65   1250   1250  64313  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_3  macrocell65   2618   3868  75955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 75972p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/q       macrocell37   1250   1250  75972  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/main_0  macrocell38   2601   3851  75972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75974p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/q  macrocell37   1250   1250  75972  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_1  macrocell64   2600   3850  75974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75976p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/q  macrocell31   1250   1250  75976  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_1  macrocell50   2598   3848  75976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 75977p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/q       macrocell31   1250   1250  75976  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/main_0  macrocell32   2596   3846  75977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0             macrocell32         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76260p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0             macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/q  macrocell32   1250   1250  76260  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_2  macrocell50   2314   3564  76260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76262p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/q  macrocell35   1250   1250  76262  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_2  macrocell51   2312   3562  76262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76262p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/q  macrocell41   1250   1250  76262  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_2  macrocell65   2312   3562  76262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76264p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/q  macrocell38   1250   1250  76264  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_2  macrocell64   2310   3560  76264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/q       macrocell40   1250   1250  76279  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/main_0  macrocell41   2295   3545  76279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/q  macrocell40   1250   1250  76279  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_1  macrocell65   2295   3545  76279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 76289p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/q       macrocell34   1250   1250  76289  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/main_0  macrocell35   2284   3534  76289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0             macrocell35         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76289p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/q  macrocell34   1250   1250  76289  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_1  macrocell51   2284   3534  76289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 77458p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5875
-------------------------------------   ---- 
End-of-path arrival time (ps)           5875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                             macrocell52    1250   1250  57922  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   4625   5875  77458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 966675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29815
-------------------------------------   ----- 
End-of-path arrival time (ps)           29815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell106  12052  29815  966675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 966675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29815
-------------------------------------   ----- 
End-of-path arrival time (ps)           29815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell116  12052  29815  966675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 966675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29815
-------------------------------------   ----- 
End-of-path arrival time (ps)           29815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell128  12052  29815  966675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 966675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29815
-------------------------------------   ----- 
End-of-path arrival time (ps)           29815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell135  12052  29815  966675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 967597p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28893
-------------------------------------   ----- 
End-of-path arrival time (ps)           28893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell119  11131  28893  967597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 967597p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28893
-------------------------------------   ----- 
End-of-path arrival time (ps)           28893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell129  11131  28893  967597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 967597p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28893
-------------------------------------   ----- 
End-of-path arrival time (ps)           28893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell146  11131  28893  967597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 967597p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28893
-------------------------------------   ----- 
End-of-path arrival time (ps)           28893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell156  11131  28893  967597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 968217p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28273
-------------------------------------   ----- 
End-of-path arrival time (ps)           28273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90   1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27   2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27   3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell97  10511  28273  968217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 968217p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28273
-------------------------------------   ----- 
End-of-path arrival time (ps)           28273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell101  10511  28273  968217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 968217p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28273
-------------------------------------   ----- 
End-of-path arrival time (ps)           28273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell145  10511  28273  968217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 968217p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28273
-------------------------------------   ----- 
End-of-path arrival time (ps)           28273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell158  10511  28273  968217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell158        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 968232p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28258
-------------------------------------   ----- 
End-of-path arrival time (ps)           28258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell125  10496  28258  968232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 968232p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28258
-------------------------------------   ----- 
End-of-path arrival time (ps)           28258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell138  10496  28258  968232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 968232p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28258
-------------------------------------   ----- 
End-of-path arrival time (ps)           28258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell141  10496  28258  968232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 968232p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28258
-------------------------------------   ----- 
End-of-path arrival time (ps)           28258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell148  10496  28258  968232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 969502p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26988
-------------------------------------   ----- 
End-of-path arrival time (ps)           26988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell102   9226  26988  969502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 969502p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26988
-------------------------------------   ----- 
End-of-path arrival time (ps)           26988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell111   9226  26988  969502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 969502p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26988
-------------------------------------   ----- 
End-of-path arrival time (ps)           26988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell130   9226  26988  969502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 969502p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26988
-------------------------------------   ----- 
End-of-path arrival time (ps)           26988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell150   9226  26988  969502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 969919p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26571
-------------------------------------   ----- 
End-of-path arrival time (ps)           26571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90   1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27   2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27   3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell95   8809  26571  969919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 969919p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26571
-------------------------------------   ----- 
End-of-path arrival time (ps)           26571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell110   8809  26571  969919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 969919p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26571
-------------------------------------   ----- 
End-of-path arrival time (ps)           26571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell151   8809  26571  969919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 970215p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26275
-------------------------------------   ----- 
End-of-path arrival time (ps)           26275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell122   8513  26275  970215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 970215p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26275
-------------------------------------   ----- 
End-of-path arrival time (ps)           26275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell134   8513  26275  970215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 970215p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26275
-------------------------------------   ----- 
End-of-path arrival time (ps)           26275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell136   8513  26275  970215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 970215p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26275
-------------------------------------   ----- 
End-of-path arrival time (ps)           26275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell140   8513  26275  970215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 970350p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26140
-------------------------------------   ----- 
End-of-path arrival time (ps)           26140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell118   8378  26140  970350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 970350p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26140
-------------------------------------   ----- 
End-of-path arrival time (ps)           26140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell144   8378  26140  970350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 970350p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26140
-------------------------------------   ----- 
End-of-path arrival time (ps)           26140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell152   8378  26140  970350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 970350p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26140
-------------------------------------   ----- 
End-of-path arrival time (ps)           26140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell155   8378  26140  970350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 970359p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26131
-------------------------------------   ----- 
End-of-path arrival time (ps)           26131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell120   8369  26131  970359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 970359p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26131
-------------------------------------   ----- 
End-of-path arrival time (ps)           26131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell126   8369  26131  970359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 970359p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26131
-------------------------------------   ----- 
End-of-path arrival time (ps)           26131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell153   8369  26131  970359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 970481p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26009
-------------------------------------   ----- 
End-of-path arrival time (ps)           26009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell103   8246  26009  970481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 970481p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26009
-------------------------------------   ----- 
End-of-path arrival time (ps)           26009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell113   8246  26009  970481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 970890p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25600
-------------------------------------   ----- 
End-of-path arrival time (ps)           25600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell108   7838  25600  970890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 970890p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25600
-------------------------------------   ----- 
End-of-path arrival time (ps)           25600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell124   7838  25600  970890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 970890p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25600
-------------------------------------   ----- 
End-of-path arrival time (ps)           25600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell147   7838  25600  970890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 970890p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25600
-------------------------------------   ----- 
End-of-path arrival time (ps)           25600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell149   7838  25600  970890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 970919p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25571
-------------------------------------   ----- 
End-of-path arrival time (ps)           25571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90   1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27   2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27   3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell98   7808  25571  970919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 970919p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25571
-------------------------------------   ----- 
End-of-path arrival time (ps)           25571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell133   7808  25571  970919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 970919p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25571
-------------------------------------   ----- 
End-of-path arrival time (ps)           25571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell139   7808  25571  970919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 970919p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25571
-------------------------------------   ----- 
End-of-path arrival time (ps)           25571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell143   7808  25571  970919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 971285p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25205
-------------------------------------   ----- 
End-of-path arrival time (ps)           25205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell92   1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell98  23955  25205  971285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 971285p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25205
-------------------------------------   ----- 
End-of-path arrival time (ps)           25205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell133  23955  25205  971285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 971285p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25205
-------------------------------------   ----- 
End-of-path arrival time (ps)           25205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell139  23955  25205  971285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 971285p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25205
-------------------------------------   ----- 
End-of-path arrival time (ps)           25205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell143  23955  25205  971285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 971434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25056
-------------------------------------   ----- 
End-of-path arrival time (ps)           25056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90   1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27   2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27   3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell96   7294  25056  971434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 971434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25056
-------------------------------------   ----- 
End-of-path arrival time (ps)           25056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell114   7294  25056  971434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 971550p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24940
-------------------------------------   ----- 
End-of-path arrival time (ps)           24940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell100   7178  24940  971550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 971550p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24940
-------------------------------------   ----- 
End-of-path arrival time (ps)           24940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell123   7178  24940  971550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 971550p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24940
-------------------------------------   ----- 
End-of-path arrival time (ps)           24940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell127   7178  24940  971550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 971550p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24940
-------------------------------------   ----- 
End-of-path arrival time (ps)           24940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell132   7178  24940  971550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 971720p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24770
-------------------------------------   ----- 
End-of-path arrival time (ps)           24770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell104  23520  24770  971720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 971720p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24770
-------------------------------------   ----- 
End-of-path arrival time (ps)           24770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell107  23520  24770  971720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 971720p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24770
-------------------------------------   ----- 
End-of-path arrival time (ps)           24770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell115  23520  24770  971720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 971720p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24770
-------------------------------------   ----- 
End-of-path arrival time (ps)           24770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell137  23520  24770  971720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 971838p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24652
-------------------------------------   ----- 
End-of-path arrival time (ps)           24652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell122  23402  24652  971838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 971838p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24652
-------------------------------------   ----- 
End-of-path arrival time (ps)           24652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell134  23402  24652  971838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 971838p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24652
-------------------------------------   ----- 
End-of-path arrival time (ps)           24652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell136  23402  24652  971838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 971838p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24652
-------------------------------------   ----- 
End-of-path arrival time (ps)           24652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell140  23402  24652  971838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 972236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24254
-------------------------------------   ----- 
End-of-path arrival time (ps)           24254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90   1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27   2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27   3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell99   6492  24254  972236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 972236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24254
-------------------------------------   ----- 
End-of-path arrival time (ps)           24254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell117   6492  24254  972236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 972633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23857
-------------------------------------   ----- 
End-of-path arrival time (ps)           23857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell100  22607  23857  972633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 972633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23857
-------------------------------------   ----- 
End-of-path arrival time (ps)           23857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell123  22607  23857  972633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 972633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23857
-------------------------------------   ----- 
End-of-path arrival time (ps)           23857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell127  22607  23857  972633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 972633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23857
-------------------------------------   ----- 
End-of-path arrival time (ps)           23857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell132  22607  23857  972633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 972764p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23726
-------------------------------------   ----- 
End-of-path arrival time (ps)           23726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell109   5964  23726  972764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 972764p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23726
-------------------------------------   ----- 
End-of-path arrival time (ps)           23726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell112   5964  23726  972764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 974108p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22382
-------------------------------------   ----- 
End-of-path arrival time (ps)           22382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell104   4620  22382  974108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 974108p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22382
-------------------------------------   ----- 
End-of-path arrival time (ps)           22382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell107   4620  22382  974108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 974108p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22382
-------------------------------------   ----- 
End-of-path arrival time (ps)           22382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell115   4620  22382  974108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 974108p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22382
-------------------------------------   ----- 
End-of-path arrival time (ps)           22382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell137   4620  22382  974108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 974414p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22076
-------------------------------------   ----- 
End-of-path arrival time (ps)           22076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell105   4313  22076  974414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 974414p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22076
-------------------------------------   ----- 
End-of-path arrival time (ps)           22076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell121   4313  22076  974414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 974414p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22076
-------------------------------------   ----- 
End-of-path arrival time (ps)           22076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell142   4313  22076  974414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 975818p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20672
-------------------------------------   ----- 
End-of-path arrival time (ps)           20672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell131   2910  20672  975818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 975818p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20672
-------------------------------------   ----- 
End-of-path arrival time (ps)           20672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell154   2910  20672  975818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 975818p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20672
-------------------------------------   ----- 
End-of-path arrival time (ps)           20672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q              macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    6897   8147  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  11497  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2915  14412  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  17762  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell157   2910  20672  975818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 976594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19896
-------------------------------------   ----- 
End-of-path arrival time (ps)           19896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell125  18646  19896  976594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 976594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19896
-------------------------------------   ----- 
End-of-path arrival time (ps)           19896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell138  18646  19896  976594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 976594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19896
-------------------------------------   ----- 
End-of-path arrival time (ps)           19896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell141  18646  19896  976594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 976594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19896
-------------------------------------   ----- 
End-of-path arrival time (ps)           19896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell148  18646  19896  976594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 977151p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19339
-------------------------------------   ----- 
End-of-path arrival time (ps)           19339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell92   1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell97  18089  19339  977151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 977151p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19339
-------------------------------------   ----- 
End-of-path arrival time (ps)           19339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell101  18089  19339  977151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 977151p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19339
-------------------------------------   ----- 
End-of-path arrival time (ps)           19339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell145  18089  19339  977151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 977151p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19339
-------------------------------------   ----- 
End-of-path arrival time (ps)           19339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell158  18089  19339  977151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell158        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 977889p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18601
-------------------------------------   ----- 
End-of-path arrival time (ps)           18601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell118  17351  18601  977889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 977889p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18601
-------------------------------------   ----- 
End-of-path arrival time (ps)           18601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell144  17351  18601  977889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 977889p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18601
-------------------------------------   ----- 
End-of-path arrival time (ps)           18601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell152  17351  18601  977889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 977889p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18601
-------------------------------------   ----- 
End-of-path arrival time (ps)           18601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell155  17351  18601  977889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 978187p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18303
-------------------------------------   ----- 
End-of-path arrival time (ps)           18303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell118  17053  18303  978187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 978187p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18303
-------------------------------------   ----- 
End-of-path arrival time (ps)           18303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell144  17053  18303  978187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 978187p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18303
-------------------------------------   ----- 
End-of-path arrival time (ps)           18303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell152  17053  18303  978187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 978187p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18303
-------------------------------------   ----- 
End-of-path arrival time (ps)           18303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell155  17053  18303  978187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 978194p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18296
-------------------------------------   ----- 
End-of-path arrival time (ps)           18296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell120  17046  18296  978194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 978194p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18296
-------------------------------------   ----- 
End-of-path arrival time (ps)           18296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell126  17046  18296  978194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 978194p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18296
-------------------------------------   ----- 
End-of-path arrival time (ps)           18296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell153  17046  18296  978194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 978431p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18059
-------------------------------------   ----- 
End-of-path arrival time (ps)           18059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell120  16809  18059  978431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 978431p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18059
-------------------------------------   ----- 
End-of-path arrival time (ps)           18059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell126  16809  18059  978431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 978431p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18059
-------------------------------------   ----- 
End-of-path arrival time (ps)           18059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell153  16809  18059  978431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 978809p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -4230
------------------------------------------   ------- 
End-of-path required time (ps)                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16961
-------------------------------------   ----- 
End-of-path arrival time (ps)           16961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3821   8531  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  13661  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  13661  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell6   3300  16961  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/ci         datapathcell7      0  16961  978809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 979256p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17234
-------------------------------------   ----- 
End-of-path arrival time (ps)           17234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell102  15984  17234  979256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 979256p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17234
-------------------------------------   ----- 
End-of-path arrival time (ps)           17234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell111  15984  17234  979256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 979256p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17234
-------------------------------------   ----- 
End-of-path arrival time (ps)           17234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell130  15984  17234  979256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 979256p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17234
-------------------------------------   ----- 
End-of-path arrival time (ps)           17234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell150  15984  17234  979256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 979691p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16799
-------------------------------------   ----- 
End-of-path arrival time (ps)           16799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell119  15549  16799  979691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 979691p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16799
-------------------------------------   ----- 
End-of-path arrival time (ps)           16799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell129  15549  16799  979691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 979691p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16799
-------------------------------------   ----- 
End-of-path arrival time (ps)           16799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell146  15549  16799  979691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 979691p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16799
-------------------------------------   ----- 
End-of-path arrival time (ps)           16799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell156  15549  16799  979691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 980176p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16314
-------------------------------------   ----- 
End-of-path arrival time (ps)           16314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell106  15064  16314  980176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 980176p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16314
-------------------------------------   ----- 
End-of-path arrival time (ps)           16314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell116  15064  16314  980176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 980176p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16314
-------------------------------------   ----- 
End-of-path arrival time (ps)           16314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell128  15064  16314  980176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 980176p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16314
-------------------------------------   ----- 
End-of-path arrival time (ps)           16314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell135  15064  16314  980176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 980596p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15894
-------------------------------------   ----- 
End-of-path arrival time (ps)           15894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell102  14644  15894  980596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 980596p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15894
-------------------------------------   ----- 
End-of-path arrival time (ps)           15894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell111  14644  15894  980596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 980596p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15894
-------------------------------------   ----- 
End-of-path arrival time (ps)           15894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell130  14644  15894  980596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 980596p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15894
-------------------------------------   ----- 
End-of-path arrival time (ps)           15894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell150  14644  15894  980596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 981096p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15394
-------------------------------------   ----- 
End-of-path arrival time (ps)           15394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell119  14144  15394  981096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 981096p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15394
-------------------------------------   ----- 
End-of-path arrival time (ps)           15394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell129  14144  15394  981096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 981096p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15394
-------------------------------------   ----- 
End-of-path arrival time (ps)           15394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell146  14144  15394  981096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 981096p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15394
-------------------------------------   ----- 
End-of-path arrival time (ps)           15394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell156  14144  15394  981096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 981302p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15188
-------------------------------------   ----- 
End-of-path arrival time (ps)           15188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell106  13938  15188  981302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 981302p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15188
-------------------------------------   ----- 
End-of-path arrival time (ps)           15188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell116  13938  15188  981302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 981302p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15188
-------------------------------------   ----- 
End-of-path arrival time (ps)           15188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell128  13938  15188  981302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 981302p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15188
-------------------------------------   ----- 
End-of-path arrival time (ps)           15188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell135  13938  15188  981302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 981976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14514
-------------------------------------   ----- 
End-of-path arrival time (ps)           14514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell90   1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell97  13264  14514  981976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 981976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14514
-------------------------------------   ----- 
End-of-path arrival time (ps)           14514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell101  13264  14514  981976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 981976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14514
-------------------------------------   ----- 
End-of-path arrival time (ps)           14514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell145  13264  14514  981976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 981976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14514
-------------------------------------   ----- 
End-of-path arrival time (ps)           14514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell158  13264  14514  981976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell158        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 981988p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14502
-------------------------------------   ----- 
End-of-path arrival time (ps)           14502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell125  13252  14502  981988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 981988p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14502
-------------------------------------   ----- 
End-of-path arrival time (ps)           14502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell138  13252  14502  981988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 981988p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14502
-------------------------------------   ----- 
End-of-path arrival time (ps)           14502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell141  13252  14502  981988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 981988p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14502
-------------------------------------   ----- 
End-of-path arrival time (ps)           14502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell148  13252  14502  981988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 982091p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14399
-------------------------------------   ----- 
End-of-path arrival time (ps)           14399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell91   1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell97  13149  14399  982091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 982091p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14399
-------------------------------------   ----- 
End-of-path arrival time (ps)           14399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell101  13149  14399  982091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 982091p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14399
-------------------------------------   ----- 
End-of-path arrival time (ps)           14399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell145  13149  14399  982091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 982091p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14399
-------------------------------------   ----- 
End-of-path arrival time (ps)           14399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell158  13149  14399  982091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell158        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 982109p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -4230
------------------------------------------   ------- 
End-of-path required time (ps)                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13661
-------------------------------------   ----- 
End-of-path arrival time (ps)           13661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3821   8531  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  13661  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  13661  982109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 982112p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14378
-------------------------------------   ----- 
End-of-path arrival time (ps)           14378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell125  13128  14378  982112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 982112p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14378
-------------------------------------   ----- 
End-of-path arrival time (ps)           14378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell138  13128  14378  982112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 982112p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14378
-------------------------------------   ----- 
End-of-path arrival time (ps)           14378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell141  13128  14378  982112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 982112p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14378
-------------------------------------   ----- 
End-of-path arrival time (ps)           14378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell148  13128  14378  982112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 982542p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13948
-------------------------------------   ----- 
End-of-path arrival time (ps)           13948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell106  12698  13948  982542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 982542p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13948
-------------------------------------   ----- 
End-of-path arrival time (ps)           13948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell116  12698  13948  982542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 982542p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13948
-------------------------------------   ----- 
End-of-path arrival time (ps)           13948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell128  12698  13948  982542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 982542p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13948
-------------------------------------   ----- 
End-of-path arrival time (ps)           13948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell135  12698  13948  982542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 982631p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13859
-------------------------------------   ----- 
End-of-path arrival time (ps)           13859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell120  12609  13859  982631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 982631p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13859
-------------------------------------   ----- 
End-of-path arrival time (ps)           13859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell126  12609  13859  982631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 982631p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13859
-------------------------------------   ----- 
End-of-path arrival time (ps)           13859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell153  12609  13859  982631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 982994p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13496
-------------------------------------   ----- 
End-of-path arrival time (ps)           13496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell89   1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell97  12246  13496  982994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 982994p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13496
-------------------------------------   ----- 
End-of-path arrival time (ps)           13496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell101  12246  13496  982994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 982994p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13496
-------------------------------------   ----- 
End-of-path arrival time (ps)           13496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell145  12246  13496  982994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 982994p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13496
-------------------------------------   ----- 
End-of-path arrival time (ps)           13496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell158  12246  13496  982994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell158        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 983007p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13483
-------------------------------------   ----- 
End-of-path arrival time (ps)           13483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell125  12233  13483  983007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 983007p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13483
-------------------------------------   ----- 
End-of-path arrival time (ps)           13483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell138  12233  13483  983007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 983007p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13483
-------------------------------------   ----- 
End-of-path arrival time (ps)           13483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell141  12233  13483  983007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 983007p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13483
-------------------------------------   ----- 
End-of-path arrival time (ps)           13483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell148  12233  13483  983007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 983116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13374
-------------------------------------   ----- 
End-of-path arrival time (ps)           13374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell102  12124  13374  983116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 983116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13374
-------------------------------------   ----- 
End-of-path arrival time (ps)           13374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell111  12124  13374  983116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 983116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13374
-------------------------------------   ----- 
End-of-path arrival time (ps)           13374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell130  12124  13374  983116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 983116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13374
-------------------------------------   ----- 
End-of-path arrival time (ps)           13374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell150  12124  13374  983116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 983130p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13360
-------------------------------------   ----- 
End-of-path arrival time (ps)           13360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell119  12110  13360  983130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 983130p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13360
-------------------------------------   ----- 
End-of-path arrival time (ps)           13360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell129  12110  13360  983130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 983130p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13360
-------------------------------------   ----- 
End-of-path arrival time (ps)           13360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell146  12110  13360  983130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 983130p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13360
-------------------------------------   ----- 
End-of-path arrival time (ps)           13360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell156  12110  13360  983130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 983162p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13328
-------------------------------------   ----- 
End-of-path arrival time (ps)           13328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell118  12078  13328  983162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 983162p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13328
-------------------------------------   ----- 
End-of-path arrival time (ps)           13328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell144  12078  13328  983162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 983162p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13328
-------------------------------------   ----- 
End-of-path arrival time (ps)           13328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell152  12078  13328  983162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 983162p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13328
-------------------------------------   ----- 
End-of-path arrival time (ps)           13328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell155  12078  13328  983162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 983402p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13088
-------------------------------------   ----- 
End-of-path arrival time (ps)           13088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell89   1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell98  11838  13088  983402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 983402p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13088
-------------------------------------   ----- 
End-of-path arrival time (ps)           13088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell133  11838  13088  983402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 983402p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13088
-------------------------------------   ----- 
End-of-path arrival time (ps)           13088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell139  11838  13088  983402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 983402p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13088
-------------------------------------   ----- 
End-of-path arrival time (ps)           13088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell143  11838  13088  983402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 983539p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12951
-------------------------------------   ----- 
End-of-path arrival time (ps)           12951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell125  11701  12951  983539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 983539p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12951
-------------------------------------   ----- 
End-of-path arrival time (ps)           12951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell138  11701  12951  983539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 983539p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12951
-------------------------------------   ----- 
End-of-path arrival time (ps)           12951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell141  11701  12951  983539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 983539p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12951
-------------------------------------   ----- 
End-of-path arrival time (ps)           12951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell148  11701  12951  983539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 983942p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12548
-------------------------------------   ----- 
End-of-path arrival time (ps)           12548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell122  11298  12548  983942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 983942p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12548
-------------------------------------   ----- 
End-of-path arrival time (ps)           12548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell134  11298  12548  983942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 983942p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12548
-------------------------------------   ----- 
End-of-path arrival time (ps)           12548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell136  11298  12548  983942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 983942p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12548
-------------------------------------   ----- 
End-of-path arrival time (ps)           12548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell140  11298  12548  983942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 983965p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12525
-------------------------------------   ----- 
End-of-path arrival time (ps)           12525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell90   1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell98  11275  12525  983965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 983965p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12525
-------------------------------------   ----- 
End-of-path arrival time (ps)           12525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell133  11275  12525  983965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 983965p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12525
-------------------------------------   ----- 
End-of-path arrival time (ps)           12525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell139  11275  12525  983965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 983965p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12525
-------------------------------------   ----- 
End-of-path arrival time (ps)           12525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell143  11275  12525  983965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 983972p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12518
-------------------------------------   ----- 
End-of-path arrival time (ps)           12518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell122  11268  12518  983972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 983972p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12518
-------------------------------------   ----- 
End-of-path arrival time (ps)           12518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell134  11268  12518  983972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 983972p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12518
-------------------------------------   ----- 
End-of-path arrival time (ps)           12518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell136  11268  12518  983972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 983972p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12518
-------------------------------------   ----- 
End-of-path arrival time (ps)           12518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell140  11268  12518  983972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 983995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12495
-------------------------------------   ----- 
End-of-path arrival time (ps)           12495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell100  11245  12495  983995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 983995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12495
-------------------------------------   ----- 
End-of-path arrival time (ps)           12495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell123  11245  12495  983995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 983995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12495
-------------------------------------   ----- 
End-of-path arrival time (ps)           12495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell127  11245  12495  983995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 983995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12495
-------------------------------------   ----- 
End-of-path arrival time (ps)           12495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell132  11245  12495  983995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 984070p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12420
-------------------------------------   ----- 
End-of-path arrival time (ps)           12420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell119  11170  12420  984070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 984070p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12420
-------------------------------------   ----- 
End-of-path arrival time (ps)           12420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell129  11170  12420  984070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 984070p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12420
-------------------------------------   ----- 
End-of-path arrival time (ps)           12420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell146  11170  12420  984070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 984070p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12420
-------------------------------------   ----- 
End-of-path arrival time (ps)           12420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell156  11170  12420  984070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 984090p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12400
-------------------------------------   ----- 
End-of-path arrival time (ps)           12400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell94   1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell97  11150  12400  984090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 984090p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12400
-------------------------------------   ----- 
End-of-path arrival time (ps)           12400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell101  11150  12400  984090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 984090p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12400
-------------------------------------   ----- 
End-of-path arrival time (ps)           12400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell145  11150  12400  984090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 984090p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12400
-------------------------------------   ----- 
End-of-path arrival time (ps)           12400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell158  11150  12400  984090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell158        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC1:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 984182p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -4060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11758
-------------------------------------   ----- 
End-of-path arrival time (ps)           11758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_1      controlcell5   1210   1210  984182  RISE       1
\ADC1:bSAR_SEQ:cnt_enable\/main_1      macrocell28    4310   5520  984182  RISE       1
\ADC1:bSAR_SEQ:cnt_enable\/q           macrocell28    3350   8870  984182  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/enable  count7cell     2888  11758  984182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 984308p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12182
-------------------------------------   ----- 
End-of-path arrival time (ps)           12182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell122  10932  12182  984308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 984308p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12182
-------------------------------------   ----- 
End-of-path arrival time (ps)           12182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell134  10932  12182  984308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 984308p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12182
-------------------------------------   ----- 
End-of-path arrival time (ps)           12182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell136  10932  12182  984308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 984308p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12182
-------------------------------------   ----- 
End-of-path arrival time (ps)           12182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell140  10932  12182  984308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 984325p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12165
-------------------------------------   ----- 
End-of-path arrival time (ps)           12165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell91   1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell98  10915  12165  984325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 984325p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12165
-------------------------------------   ----- 
End-of-path arrival time (ps)           12165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell133  10915  12165  984325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 984325p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12165
-------------------------------------   ----- 
End-of-path arrival time (ps)           12165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell139  10915  12165  984325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 984325p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12165
-------------------------------------   ----- 
End-of-path arrival time (ps)           12165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell143  10915  12165  984325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 984673p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11817
-------------------------------------   ----- 
End-of-path arrival time (ps)           11817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell120  10567  11817  984673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 984673p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11817
-------------------------------------   ----- 
End-of-path arrival time (ps)           11817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell126  10567  11817  984673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 984673p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11817
-------------------------------------   ----- 
End-of-path arrival time (ps)           11817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell153  10567  11817  984673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC1:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 984888p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -2100
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              997900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13012
-------------------------------------   ----- 
End-of-path arrival time (ps)           13012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_0      controlcell5   1210   1210  984888  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clk_en  count7cell    11802  13012  984888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 984944p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11546
-------------------------------------   ----- 
End-of-path arrival time (ps)           11546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell102  10296  11546  984944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 984944p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11546
-------------------------------------   ----- 
End-of-path arrival time (ps)           11546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell111  10296  11546  984944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 984944p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11546
-------------------------------------   ----- 
End-of-path arrival time (ps)           11546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell130  10296  11546  984944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 984944p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11546
-------------------------------------   ----- 
End-of-path arrival time (ps)           11546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell150  10296  11546  984944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 985033p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11457
-------------------------------------   ----- 
End-of-path arrival time (ps)           11457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell100  10207  11457  985033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 985033p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11457
-------------------------------------   ----- 
End-of-path arrival time (ps)           11457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell123  10207  11457  985033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 985033p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11457
-------------------------------------   ----- 
End-of-path arrival time (ps)           11457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell127  10207  11457  985033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 985033p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11457
-------------------------------------   ----- 
End-of-path arrival time (ps)           11457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell132  10207  11457  985033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 985049p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11441
-------------------------------------   ----- 
End-of-path arrival time (ps)           11441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell118  10191  11441  985049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 985049p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11441
-------------------------------------   ----- 
End-of-path arrival time (ps)           11441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell144  10191  11441  985049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 985049p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11441
-------------------------------------   ----- 
End-of-path arrival time (ps)           11441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell152  10191  11441  985049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 985049p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11441
-------------------------------------   ----- 
End-of-path arrival time (ps)           11441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell155  10191  11441  985049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 985203p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11287
-------------------------------------   ----- 
End-of-path arrival time (ps)           11287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell118  10037  11287  985203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 985203p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11287
-------------------------------------   ----- 
End-of-path arrival time (ps)           11287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell144  10037  11287  985203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 985203p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11287
-------------------------------------   ----- 
End-of-path arrival time (ps)           11287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell152  10037  11287  985203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 985203p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11287
-------------------------------------   ----- 
End-of-path arrival time (ps)           11287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell155  10037  11287  985203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 985220p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11270
-------------------------------------   ----- 
End-of-path arrival time (ps)           11270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell118  10020  11270  985220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 985220p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11270
-------------------------------------   ----- 
End-of-path arrival time (ps)           11270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell144  10020  11270  985220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 985220p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11270
-------------------------------------   ----- 
End-of-path arrival time (ps)           11270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell152  10020  11270  985220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 985220p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11270
-------------------------------------   ----- 
End-of-path arrival time (ps)           11270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell155  10020  11270  985220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 985311p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11179
-------------------------------------   ----- 
End-of-path arrival time (ps)           11179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell104   9929  11179  985311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 985311p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11179
-------------------------------------   ----- 
End-of-path arrival time (ps)           11179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell107   9929  11179  985311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 985311p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11179
-------------------------------------   ----- 
End-of-path arrival time (ps)           11179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell115   9929  11179  985311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 985311p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11179
-------------------------------------   ----- 
End-of-path arrival time (ps)           11179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell137   9929  11179  985311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 985409p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8531
-------------------------------------   ---- 
End-of-path arrival time (ps)           8531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3821   8531  985409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 985579p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10911
-------------------------------------   ----- 
End-of-path arrival time (ps)           10911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell120   9661  10911  985579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 985579p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10911
-------------------------------------   ----- 
End-of-path arrival time (ps)           10911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell126   9661  10911  985579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 985579p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10911
-------------------------------------   ----- 
End-of-path arrival time (ps)           10911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell153   9661  10911  985579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 985682p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10808
-------------------------------------   ----- 
End-of-path arrival time (ps)           10808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell93   1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell97   9558  10808  985682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 985682p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10808
-------------------------------------   ----- 
End-of-path arrival time (ps)           10808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell101   9558  10808  985682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 985682p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10808
-------------------------------------   ----- 
End-of-path arrival time (ps)           10808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell145   9558  10808  985682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 985682p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10808
-------------------------------------   ----- 
End-of-path arrival time (ps)           10808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell158   9558  10808  985682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell158        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 985696p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10794
-------------------------------------   ----- 
End-of-path arrival time (ps)           10794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell125   9544  10794  985696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 985696p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10794
-------------------------------------   ----- 
End-of-path arrival time (ps)           10794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell138   9544  10794  985696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 985696p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10794
-------------------------------------   ----- 
End-of-path arrival time (ps)           10794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell141   9544  10794  985696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 985696p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10794
-------------------------------------   ----- 
End-of-path arrival time (ps)           10794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell148   9544  10794  985696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 985741p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10749
-------------------------------------   ----- 
End-of-path arrival time (ps)           10749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell120   9499  10749  985741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 985741p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10749
-------------------------------------   ----- 
End-of-path arrival time (ps)           10749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell126   9499  10749  985741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 985741p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10749
-------------------------------------   ----- 
End-of-path arrival time (ps)           10749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell153   9499  10749  985741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 985749p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10741
-------------------------------------   ----- 
End-of-path arrival time (ps)           10741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell105   9491  10741  985749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 985749p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10741
-------------------------------------   ----- 
End-of-path arrival time (ps)           10741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell121   9491  10741  985749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 985749p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10741
-------------------------------------   ----- 
End-of-path arrival time (ps)           10741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell142   9491  10741  985749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 985817p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10673
-------------------------------------   ----- 
End-of-path arrival time (ps)           10673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell100   9423  10673  985817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 985817p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10673
-------------------------------------   ----- 
End-of-path arrival time (ps)           10673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell123   9423  10673  985817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 985817p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10673
-------------------------------------   ----- 
End-of-path arrival time (ps)           10673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell127   9423  10673  985817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 985817p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10673
-------------------------------------   ----- 
End-of-path arrival time (ps)           10673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell132   9423  10673  985817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 985864p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10626
-------------------------------------   ----- 
End-of-path arrival time (ps)           10626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell106   9376  10626  985864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 985864p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10626
-------------------------------------   ----- 
End-of-path arrival time (ps)           10626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell116   9376  10626  985864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 985864p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10626
-------------------------------------   ----- 
End-of-path arrival time (ps)           10626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell128   9376  10626  985864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 985864p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10626
-------------------------------------   ----- 
End-of-path arrival time (ps)           10626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell135   9376  10626  985864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 985872p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10618
-------------------------------------   ----- 
End-of-path arrival time (ps)           10618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell105   9368  10618  985872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 985872p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10618
-------------------------------------   ----- 
End-of-path arrival time (ps)           10618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell121   9368  10618  985872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 985872p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10618
-------------------------------------   ----- 
End-of-path arrival time (ps)           10618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell142   9368  10618  985872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_TS:TimerUDB:rstSts:stsreg\/clock
Path slack     : 986230p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13270
-------------------------------------   ----- 
End-of-path arrival time (ps)           13270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0       datapathcell5    760    760  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell6      0    760  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0       datapathcell6   1210   1970  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell7      0   1970  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell7   2740   4710  978809  RISE       1
\Timer_TS:TimerUDB:status_tc\/main_1         macrocell18     2909   7619  986230  RISE       1
\Timer_TS:TimerUDB:status_tc\/q              macrocell18     3350  10969  986230  RISE       1
\Timer_TS:TimerUDB:rstSts:stsreg\/status_0   statusicell5    2300  13270  986230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:rstSts:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 986312p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10178
-------------------------------------   ----- 
End-of-path arrival time (ps)           10178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell104   8928  10178  986312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 986312p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10178
-------------------------------------   ----- 
End-of-path arrival time (ps)           10178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell107   8928  10178  986312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 986312p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10178
-------------------------------------   ----- 
End-of-path arrival time (ps)           10178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell115   8928  10178  986312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 986312p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10178
-------------------------------------   ----- 
End-of-path arrival time (ps)           10178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell137   8928  10178  986312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 986327p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7613
-------------------------------------   ---- 
End-of-path arrival time (ps)           7613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell7   2903   7613  986327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 986329p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7611
-------------------------------------   ---- 
End-of-path arrival time (ps)           7611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell6   2901   7611  986329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 986342p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10148
-------------------------------------   ----- 
End-of-path arrival time (ps)           10148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell119   8898  10148  986342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 986342p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10148
-------------------------------------   ----- 
End-of-path arrival time (ps)           10148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell129   8898  10148  986342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 986342p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10148
-------------------------------------   ----- 
End-of-path arrival time (ps)           10148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell146   8898  10148  986342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 986342p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10148
-------------------------------------   ----- 
End-of-path arrival time (ps)           10148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell156   8898  10148  986342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 986635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9855
-------------------------------------   ---- 
End-of-path arrival time (ps)           9855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell106   8605   9855  986635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 986635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9855
-------------------------------------   ---- 
End-of-path arrival time (ps)           9855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell116   8605   9855  986635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 986635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9855
-------------------------------------   ---- 
End-of-path arrival time (ps)           9855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell128   8605   9855  986635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 986635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9855
-------------------------------------   ---- 
End-of-path arrival time (ps)           9855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell135   8605   9855  986635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 986717p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9773
-------------------------------------   ---- 
End-of-path arrival time (ps)           9773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell104   8523   9773  986717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 986717p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9773
-------------------------------------   ---- 
End-of-path arrival time (ps)           9773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell107   8523   9773  986717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 986717p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9773
-------------------------------------   ---- 
End-of-path arrival time (ps)           9773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell115   8523   9773  986717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 986717p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9773
-------------------------------------   ---- 
End-of-path arrival time (ps)           9773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell137   8523   9773  986717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 986740p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9750
-------------------------------------   ---- 
End-of-path arrival time (ps)           9750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell105   8500   9750  986740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 986740p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9750
-------------------------------------   ---- 
End-of-path arrival time (ps)           9750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell121   8500   9750  986740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 986740p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9750
-------------------------------------   ---- 
End-of-path arrival time (ps)           9750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell142   8500   9750  986740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 986759p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9731
-------------------------------------   ---- 
End-of-path arrival time (ps)           9731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell119   8481   9731  986759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 986759p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9731
-------------------------------------   ---- 
End-of-path arrival time (ps)           9731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell129   8481   9731  986759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 986759p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9731
-------------------------------------   ---- 
End-of-path arrival time (ps)           9731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell146   8481   9731  986759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 986759p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9731
-------------------------------------   ---- 
End-of-path arrival time (ps)           9731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell156   8481   9731  986759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 986990p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9500
-------------------------------------   ---- 
End-of-path arrival time (ps)           9500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell102   8250   9500  986990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 986990p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9500
-------------------------------------   ---- 
End-of-path arrival time (ps)           9500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell111   8250   9500  986990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 986990p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9500
-------------------------------------   ---- 
End-of-path arrival time (ps)           9500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell130   8250   9500  986990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 986990p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9500
-------------------------------------   ---- 
End-of-path arrival time (ps)           9500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell150   8250   9500  986990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 987000p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9490
-------------------------------------   ---- 
End-of-path arrival time (ps)           9490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell122   8240   9490  987000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 987000p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9490
-------------------------------------   ---- 
End-of-path arrival time (ps)           9490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell134   8240   9490  987000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 987000p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9490
-------------------------------------   ---- 
End-of-path arrival time (ps)           9490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell136   8240   9490  987000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 987000p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9490
-------------------------------------   ---- 
End-of-path arrival time (ps)           9490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell140   8240   9490  987000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 987017p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9473
-------------------------------------   ---- 
End-of-path arrival time (ps)           9473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell94   1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell98   8223   9473  987017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 987017p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9473
-------------------------------------   ---- 
End-of-path arrival time (ps)           9473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell133   8223   9473  987017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 987017p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9473
-------------------------------------   ---- 
End-of-path arrival time (ps)           9473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell139   8223   9473  987017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 987017p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9473
-------------------------------------   ---- 
End-of-path arrival time (ps)           9473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell143   8223   9473  987017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 987025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9465
-------------------------------------   ---- 
End-of-path arrival time (ps)           9465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell109   8215   9465  987025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 987025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9465
-------------------------------------   ---- 
End-of-path arrival time (ps)           9465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell112   8215   9465  987025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 987099p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9391
-------------------------------------   ---- 
End-of-path arrival time (ps)           9391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell100   8141   9391  987099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 987099p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9391
-------------------------------------   ---- 
End-of-path arrival time (ps)           9391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell123   8141   9391  987099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 987099p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9391
-------------------------------------   ---- 
End-of-path arrival time (ps)           9391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell127   8141   9391  987099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 987099p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9391
-------------------------------------   ---- 
End-of-path arrival time (ps)           9391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell132   8141   9391  987099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 987504p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8986
-------------------------------------   ---- 
End-of-path arrival time (ps)           8986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell102   7736   8986  987504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 987504p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8986
-------------------------------------   ---- 
End-of-path arrival time (ps)           8986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell111   7736   8986  987504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 987504p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8986
-------------------------------------   ---- 
End-of-path arrival time (ps)           8986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell130   7736   8986  987504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 987504p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8986
-------------------------------------   ---- 
End-of-path arrival time (ps)           8986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell150   7736   8986  987504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 987558p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8932
-------------------------------------   ---- 
End-of-path arrival time (ps)           8932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell92   1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell99   7682   8932  987558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 987558p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8932
-------------------------------------   ---- 
End-of-path arrival time (ps)           8932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell117   7682   8932  987558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC1:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC1:bSAR_SEQ:EOCSts\/clock
Path slack     : 987600p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -2100
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              997900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10300
-------------------------------------   ----- 
End-of-path arrival time (ps)           10300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  984888  RISE       1
\ADC1:bSAR_SEQ:EOCSts\/clk_en      statuscell1    9090  10300  987600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:EOCSts\/clock                               statuscell1         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_4670/clk_en
Capture Clock  : Net_4670/clock_0
Path slack     : 987600p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -2100
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              997900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10300
-------------------------------------   ----- 
End-of-path arrival time (ps)           10300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  984888  RISE       1
Net_4670/clk_en                    macrocell159   9090  10300  987600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell159        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC1:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC1:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 987600p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -2100
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              997900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10300
-------------------------------------   ----- 
End-of-path arrival time (ps)           10300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  984888  RISE       1
\ADC1:bSAR_SEQ:nrq_reg\/clk_en     macrocell161   9090  10300  987600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:nrq_reg\/clock_0                            macrocell161        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 987792p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8698
-------------------------------------   ---- 
End-of-path arrival time (ps)           8698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell131   7448   8698  987792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 987792p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8698
-------------------------------------   ---- 
End-of-path arrival time (ps)           8698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell154   7448   8698  987792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 987792p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8698
-------------------------------------   ---- 
End-of-path arrival time (ps)           8698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell157   7448   8698  987792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC1:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 987809p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              994640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6831
-------------------------------------   ---- 
End-of-path arrival time (ps)           6831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_1    controlcell5   1210   1210  984182  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/load  count7cell     5621   6831  987809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 987875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell106   7365   8615  987875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 987875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell116   7365   8615  987875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 987875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell128   7365   8615  987875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 987875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell135   7365   8615  987875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 987938p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell93   1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell99   7302   8552  987938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 987938p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell117   7302   8552  987938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 987965p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8525
-------------------------------------   ---- 
End-of-path arrival time (ps)           8525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell131   7275   8525  987965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 987965p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8525
-------------------------------------   ---- 
End-of-path arrival time (ps)           8525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell154   7275   8525  987965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 987965p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8525
-------------------------------------   ---- 
End-of-path arrival time (ps)           8525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell157   7275   8525  987965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 988025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8465
-------------------------------------   ---- 
End-of-path arrival time (ps)           8465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell122   7215   8465  988025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 988025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8465
-------------------------------------   ---- 
End-of-path arrival time (ps)           8465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell134   7215   8465  988025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 988025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8465
-------------------------------------   ---- 
End-of-path arrival time (ps)           8465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell136   7215   8465  988025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 988025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8465
-------------------------------------   ---- 
End-of-path arrival time (ps)           8465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell140   7215   8465  988025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 988042p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8448
-------------------------------------   ---- 
End-of-path arrival time (ps)           8448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell93   1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell98   7198   8448  988042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 988042p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8448
-------------------------------------   ---- 
End-of-path arrival time (ps)           8448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell133   7198   8448  988042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 988042p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8448
-------------------------------------   ---- 
End-of-path arrival time (ps)           8448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell139   7198   8448  988042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 988042p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8448
-------------------------------------   ---- 
End-of-path arrival time (ps)           8448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell143   7198   8448  988042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 988476p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8014
-------------------------------------   ---- 
End-of-path arrival time (ps)           8014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell108   6764   8014  988476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 988476p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8014
-------------------------------------   ---- 
End-of-path arrival time (ps)           8014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell124   6764   8014  988476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 988476p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8014
-------------------------------------   ---- 
End-of-path arrival time (ps)           8014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell147   6764   8014  988476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 988476p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8014
-------------------------------------   ---- 
End-of-path arrival time (ps)           8014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell149   6764   8014  988476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 988652p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7838
-------------------------------------   ---- 
End-of-path arrival time (ps)           7838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell105   6588   7838  988652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 988652p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7838
-------------------------------------   ---- 
End-of-path arrival time (ps)           7838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell121   6588   7838  988652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 988652p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7838
-------------------------------------   ---- 
End-of-path arrival time (ps)           7838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell142   6588   7838  988652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 988804p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7686
-------------------------------------   ---- 
End-of-path arrival time (ps)           7686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell131   6436   7686  988804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 988804p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7686
-------------------------------------   ---- 
End-of-path arrival time (ps)           7686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell154   6436   7686  988804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 988804p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7686
-------------------------------------   ---- 
End-of-path arrival time (ps)           7686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell157   6436   7686  988804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 988856p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7634
-------------------------------------   ---- 
End-of-path arrival time (ps)           7634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell109   6384   7634  988856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 988856p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7634
-------------------------------------   ---- 
End-of-path arrival time (ps)           7634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell112   6384   7634  988856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_1619/main_1
Capture Clock  : Net_1619/clock_0
Path slack     : 988871p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7619
-------------------------------------   ---- 
End-of-path arrival time (ps)           7619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0       datapathcell5    760    760  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell6      0    760  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0       datapathcell6   1210   1970  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell7      0   1970  978809  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell7   2740   4710  978809  RISE       1
Net_1619/main_1                              macrocell70     2909   7619  988871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1619/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 988877p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7613
-------------------------------------   ---- 
End-of-path arrival time (ps)           7613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell93   1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell96   6363   7613  988877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 988877p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7613
-------------------------------------   ---- 
End-of-path arrival time (ps)           7613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell114   6363   7613  988877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 988877p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  982277  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   3853   5063  988877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 989061p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7429
-------------------------------------   ---- 
End-of-path arrival time (ps)           7429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell94   1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell96   6179   7429  989061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 989061p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7429
-------------------------------------   ---- 
End-of-path arrival time (ps)           7429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell114   6179   7429  989061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 989082p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7408
-------------------------------------   ---- 
End-of-path arrival time (ps)           7408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell109   6158   7408  989082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 989082p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7408
-------------------------------------   ---- 
End-of-path arrival time (ps)           7408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell112   6158   7408  989082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 989109p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7381
-------------------------------------   ---- 
End-of-path arrival time (ps)           7381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell100   6131   7381  989109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 989109p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7381
-------------------------------------   ---- 
End-of-path arrival time (ps)           7381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell123   6131   7381  989109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 989109p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7381
-------------------------------------   ---- 
End-of-path arrival time (ps)           7381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell127   6131   7381  989109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 989109p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7381
-------------------------------------   ---- 
End-of-path arrival time (ps)           7381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell132   6131   7381  989109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 989205p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell103   6035   7285  989205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 989205p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell113   6035   7285  989205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 989368p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7122
-------------------------------------   ---- 
End-of-path arrival time (ps)           7122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  970563  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell90   5182   7122  989368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 989396p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7094
-------------------------------------   ---- 
End-of-path arrival time (ps)           7094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell103   5844   7094  989396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 989396p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7094
-------------------------------------   ---- 
End-of-path arrival time (ps)           7094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell113   5844   7094  989396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 989501p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6989
-------------------------------------   ---- 
End-of-path arrival time (ps)           6989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell104   5739   6989  989501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 989501p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6989
-------------------------------------   ---- 
End-of-path arrival time (ps)           6989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell107   5739   6989  989501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 989501p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6989
-------------------------------------   ---- 
End-of-path arrival time (ps)           6989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell115   5739   6989  989501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 989501p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6989
-------------------------------------   ---- 
End-of-path arrival time (ps)           6989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell137   5739   6989  989501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 989518p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6972
-------------------------------------   ---- 
End-of-path arrival time (ps)           6972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell105   5722   6972  989518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 989518p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6972
-------------------------------------   ---- 
End-of-path arrival time (ps)           6972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell121   5722   6972  989518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 989518p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6972
-------------------------------------   ---- 
End-of-path arrival time (ps)           6972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell142   5722   6972  989518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 989598p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6892
-------------------------------------   ---- 
End-of-path arrival time (ps)           6892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell108   5642   6892  989598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 989598p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6892
-------------------------------------   ---- 
End-of-path arrival time (ps)           6892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell124   5642   6892  989598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 989598p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6892
-------------------------------------   ---- 
End-of-path arrival time (ps)           6892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell147   5642   6892  989598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 989598p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6892
-------------------------------------   ---- 
End-of-path arrival time (ps)           6892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell149   5642   6892  989598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 989613p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4327
-------------------------------------   ---- 
End-of-path arrival time (ps)           4327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  982277  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell7   3117   4327  989613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 989757p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6733
-------------------------------------   ---- 
End-of-path arrival time (ps)           6733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell90   1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell95   5483   6733  989757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 989757p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6733
-------------------------------------   ---- 
End-of-path arrival time (ps)           6733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell110   5483   6733  989757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 989757p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6733
-------------------------------------   ---- 
End-of-path arrival time (ps)           6733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell151   5483   6733  989757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 989793p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  982277  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell6   2937   4147  989793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 989959p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6531
-------------------------------------   ---- 
End-of-path arrival time (ps)           6531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell89   1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell95   5281   6531  989959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 989959p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6531
-------------------------------------   ---- 
End-of-path arrival time (ps)           6531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell110   5281   6531  989959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 989959p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6531
-------------------------------------   ---- 
End-of-path arrival time (ps)           6531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell151   5281   6531  989959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 990008p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell104   5232   6482  990008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 990008p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell107   5232   6482  990008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 990008p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell115   5232   6482  990008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 990008p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell137   5232   6482  990008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 990049p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6441
-------------------------------------   ---- 
End-of-path arrival time (ps)           6441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell108   5191   6441  990049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 990049p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6441
-------------------------------------   ---- 
End-of-path arrival time (ps)           6441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell124   5191   6441  990049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 990049p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6441
-------------------------------------   ---- 
End-of-path arrival time (ps)           6441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell147   5191   6441  990049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 990049p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6441
-------------------------------------   ---- 
End-of-path arrival time (ps)           6441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell149   5191   6441  990049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 990059p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell92   1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell96   5181   6431  990059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 990059p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell114   5181   6431  990059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 990432p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6058
-------------------------------------   ---- 
End-of-path arrival time (ps)           6058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  970577  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell91   4118   6058  990432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 990443p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6047
-------------------------------------   ---- 
End-of-path arrival time (ps)           6047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  970578  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell89   4107   6047  990443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 990443p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6047
-------------------------------------   ---- 
End-of-path arrival time (ps)           6047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell94   1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell99   4797   6047  990443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 990443p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6047
-------------------------------------   ---- 
End-of-path arrival time (ps)           6047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell117   4797   6047  990443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 990466p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6024
-------------------------------------   ---- 
End-of-path arrival time (ps)           6024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell91   1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell95   4774   6024  990466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 990466p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6024
-------------------------------------   ---- 
End-of-path arrival time (ps)           6024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell110   4774   6024  990466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 990466p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6024
-------------------------------------   ---- 
End-of-path arrival time (ps)           6024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell151   4774   6024  990466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 990509p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell103   4731   5981  990509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 990509p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell113   4731   5981  990509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 990594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell131   4646   5896  990594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 990594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell154   4646   5896  990594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 990594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell157   4646   5896  990594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 990675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell105   4565   5815  990675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 990675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell121   4565   5815  990675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 990675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell142   4565   5815  990675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 990942p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell103   4298   5548  990942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 990942p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell113   4298   5548  990942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 990952p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell93   1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell95   4288   5538  990952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 990952p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell110   4288   5538  990952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 990952p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell151   4288   5538  990952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 991138p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  970253  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell92   3412   5352  991138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 991323p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  970585  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell94   3227   5167  991323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 991590p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell131   3650   4900  991590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 991590p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell154   3650   4900  991590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 991590p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell157   3650   4900  991590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 991609p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell90   1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell96   3631   4881  991609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 991609p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell114   3631   4881  991609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 991612p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell90   1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell99   3628   4878  991612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 991612p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell117   3628   4878  991612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 991638p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell109   3602   4852  991638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 991638p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell112   3602   4852  991638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 991674p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell108   3566   4816  991674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 991674p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell124   3566   4816  991674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 991674p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell147   3566   4816  991674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 991674p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell90    1250   1250  966675  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell149   3566   4816  991674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 991797p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell89   1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell96   3443   4693  991797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 991797p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell114   3443   4693  991797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 991804p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell108   3436   4686  991804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 991804p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell124   3436   4686  991804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 991804p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell147   3436   4686  991804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 991804p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell149   3436   4686  991804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 991928p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell89   1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell99   3312   4562  991928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 991928p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell117   3312   4562  991928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 991936p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  970278  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell93   2614   4554  991936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 991948p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4542
-------------------------------------   ---- 
End-of-path arrival time (ps)           4542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell91   1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell99   3292   4542  991948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 991948p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4542
-------------------------------------   ---- 
End-of-path arrival time (ps)           4542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell117   3292   4542  991948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 991949p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell91   1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell96   3291   4541  991949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 991949p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell114   3291   4541  991949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 991956p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell108   3284   4534  991956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 991956p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell124   3284   4534  991956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 991956p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell147   3284   4534  991956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 991956p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell149   3284   4534  991956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 991966p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell109   3274   4524  991966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 991966p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell89    1250   1250  966855  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell112   3274   4524  991966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 992045p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell131   3195   4445  992045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 992045p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell154   3195   4445  992045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 992045p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell93    1250   1250  970099  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell157   3195   4445  992045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_1619/main_0
Capture Clock  : Net_1619/clock_0
Path slack     : 992162p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  982277  RISE       1
Net_1619/main_0                                         macrocell70    3118   4328  992162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1619/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 992221p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell109   3019   4269  992221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 992221p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  967701  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell112   3019   4269  992221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4670/q
Path End       : \ADC1:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC1:bSAR_SEQ:EOCSts\/clock
Path slack     : 992363p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7137
-------------------------------------   ---- 
End-of-path arrival time (ps)           7137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell159        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
Net_4670/q                       macrocell159   1250   1250  992363  RISE       1
\ADC1:bSAR_SEQ:EOCSts\/status_0  statuscell1    5887   7137  992363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:EOCSts\/clock                               statuscell1         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 992445p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell94   1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell95   2795   4045  992445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 992445p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell110   2795   4045  992445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 992445p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell151   2795   4045  992445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 992469p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell103   2771   4021  992469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 992469p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell94    1250   1250  968910  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell113   2771   4021  992469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 992646p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell92   1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell95   2594   3844  992646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 992646p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell110   2594   3844  992646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 992646p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell151   2594   3844  992646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 992648p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell103   2592   3842  992648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 992648p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  969905  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell113   2592   3842  992648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:nrq_reg\/q
Path End       : Net_4670/main_1
Capture Clock  : Net_4670/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:nrq_reg\/clock_0                            macrocell161        0      0  RISE       1

Data path
pin name                   model name    delay     AT   slack  edge  Fanout
-------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:nrq_reg\/q  macrocell161   1250   1250  992932  RISE       1
Net_4670/main_1            macrocell159   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell159        0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 2148460p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17707
-------------------------------------   ----- 
End-of-path arrival time (ps)           17707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q        macrocell73    1250   1250  2148460  RISE       1
\UART:BUART:tx_status_0\/main_0  macrocell21    7559   8809  2148460  RISE       1
\UART:BUART:tx_status_0\/q       macrocell21    3350  12159  2148460  RISE       1
\UART:BUART:sTX:TxSts\/status_0  statusicell6   5548  17707  2148460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148706p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11771
-------------------------------------   ----- 
End-of-path arrival time (ps)           11771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell73     1250   1250  2148460  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell20     4273   5523  2148706  RISE       1
\UART:BUART:counter_load_not\/q                macrocell20     3350   8873  2148706  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2897  11771  2148706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149166p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12141
-------------------------------------   ----- 
End-of-path arrival time (ps)           12141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell77   1250   1250  2149166  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell23   5222   6472  2149166  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell23   3350   9822  2149166  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2318  12141  2149166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2149446p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16721
-------------------------------------   ----- 
End-of-path arrival time (ps)           16721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  2149446  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell25      2937   6517  2149446  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell25      3350   9867  2149446  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell7     6854  16721  2149446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell7        0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2151849p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8807
-------------------------------------   ---- 
End-of-path arrival time (ps)           8807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell73     1250   1250  2148460  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   7557   8807  2151849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2151992p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8664
-------------------------------------   ---- 
End-of-path arrival time (ps)           8664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell74     1250   1250  2148657  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   7414   8664  2151992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2152182p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10974
-------------------------------------   ----- 
End-of-path arrival time (ps)           10974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  2148623  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell74     7394  10974  2152182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153596p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7060
-------------------------------------   ---- 
End-of-path arrival time (ps)           7060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2150167  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell8   6870   7060  2153596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2154348p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8809
-------------------------------------   ---- 
End-of-path arrival time (ps)           8809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell73   1250   1250  2148460  RISE       1
\UART:BUART:txn\/main_1    macrocell72   7559   8809  2154348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell72         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2154545p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8612
-------------------------------------   ---- 
End-of-path arrival time (ps)           8612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell74   1250   1250  2148657  RISE       1
\UART:BUART:txn\/main_2    macrocell72   7362   8612  2154545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell72         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2154570p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8586
-------------------------------------   ---- 
End-of-path arrival time (ps)           8586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2154570  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell84   6646   8586  2154570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2154570p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8586
-------------------------------------   ---- 
End-of-path arrival time (ps)           8586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2154570  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell85   6646   8586  2154570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell85         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2154795p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8361
-------------------------------------   ---- 
End-of-path arrival time (ps)           8361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell76   1250   1250  2154795  RISE       1
\UART:BUART:txn\/main_6   macrocell72   7111   8361  2154795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell72         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2155017p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8139
-------------------------------------   ---- 
End-of-path arrival time (ps)           8139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell75   1250   1250  2149130  RISE       1
\UART:BUART:txn\/main_4    macrocell72   6889   8139  2155017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell72         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155196p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell77      1250   1250  2149166  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell10   4210   5460  2155196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155533p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell78      1250   1250  2150505  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell10   3874   5124  2155533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2155660p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7497
-------------------------------------   ---- 
End-of-path arrival time (ps)           7497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2155660  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell82   5557   7497  2155660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155878p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell82      1250   1250  2155878  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell10   3529   4779  2155878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2155952p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7205
-------------------------------------   ---- 
End-of-path arrival time (ps)           7205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  2155952  RISE       1
\UART:BUART:txn\/main_5                      macrocell72     7015   7205  2155952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell72         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2156185p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6971
-------------------------------------   ---- 
End-of-path arrival time (ps)           6971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2154570  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell82   5031   6971  2156185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2156260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6897
-------------------------------------   ---- 
End-of-path arrival time (ps)           6897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2155660  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell84   4957   6897  2156260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2156260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6897
-------------------------------------   ---- 
End-of-path arrival time (ps)           6897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2155660  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell85   4957   6897  2156260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell85         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2156492p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6665
-------------------------------------   ---- 
End-of-path arrival time (ps)           6665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   4370   4370  2156492  RISE       1
\UART:BUART:txn\/main_3                macrocell72     2295   6665  2156492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell72         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2156627p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6529
-------------------------------------   ---- 
End-of-path arrival time (ps)           6529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell88   1250   1250  2156627  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell81   5279   6529  2156627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2156675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2156675  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell82   4542   6482  2156675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156748p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6409
-------------------------------------   ---- 
End-of-path arrival time (ps)           6409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156748  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell78   4469   6409  2156748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157320p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156748  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell79   3897   5837  2157320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157320p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156748  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell80   3897   5837  2157320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157320p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156748  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell81   3897   5837  2157320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           5553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  2149166  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell78   4303   5553  2157603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           5553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell77   1250   1250  2149166  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell83   4303   5553  2157603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell83         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           5553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  2149166  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell87   4303   5553  2157603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157618p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  2149166  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell79   4289   5539  2157618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157618p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  2149166  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell80   4289   5539  2157618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157618p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  2149166  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell81   4289   5539  2157618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2157633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell73   1250   1250  2148460  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell75   4273   5523  2157633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2157762p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell74   1250   1250  2148657  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell73   4145   5395  2157762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157762p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell74   1250   1250  2148657  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell74   4145   5395  2157762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2157762p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell74   1250   1250  2148657  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell76   4145   5395  2157762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2157784p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5373
-------------------------------------   ---- 
End-of-path arrival time (ps)           5373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell74   1250   1250  2148657  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell75   4123   5373  2157784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2158032p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8135
-------------------------------------   ---- 
End-of-path arrival time (ps)           8135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell87         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell87    1250   1250  2158032  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell7   6885   8135  2158032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell7        0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158093p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158093  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell79   3123   5063  2158093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158093p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158093  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell80   3123   5063  2158093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158093p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158093  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell81   3123   5063  2158093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158104p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5052
-------------------------------------   ---- 
End-of-path arrival time (ps)           5052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158093  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell78   3112   5052  2158104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158109p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158109  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell79   3108   5048  2158109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158109p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158109  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell80   3108   5048  2158109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158109p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158109  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell81   3108   5048  2158109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158118p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5039
-------------------------------------   ---- 
End-of-path arrival time (ps)           5039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158109  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell78   3099   5039  2158118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2158147p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell75   1250   1250  2149130  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell75   3760   5010  2158147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2158149p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell75   1250   1250  2149130  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell73   3757   5007  2158149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158149p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell75   1250   1250  2149130  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell74   3757   5007  2158149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2158149p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell75   1250   1250  2149130  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell76   3757   5007  2158149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2158153p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell76   1250   1250  2154795  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell73   3754   5004  2158153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158153p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell76   1250   1250  2154795  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell74   3754   5004  2158153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2158187p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4969
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell76   1250   1250  2154795  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell75   3719   4969  2158187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2158327p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell73   1250   1250  2148460  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell73   3580   4830  2158327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158327p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell73   1250   1250  2148460  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell74   3580   4830  2158327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2158327p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell73   1250   1250  2148460  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell76   3580   4830  2158327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158803p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell78   1250   1250  2150505  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell78   3103   4353  2158803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158803p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell78   1250   1250  2150505  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell83   3103   4353  2158803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell83         0      0  RISE       1



++++ Path 699 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2158803p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell78   1250   1250  2150505  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell87   3103   4353  2158803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 700 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158813p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell78   1250   1250  2150505  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell79   3093   4343  2158813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 701 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158813p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell78   1250   1250  2150505  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell80   3093   4343  2158813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 702 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158813p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell78   1250   1250  2150505  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell81   3093   4343  2158813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 703 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2158900p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  2155952  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell75     4067   4257  2158900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 704 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2158913p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  2155952  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell73     4054   4244  2158913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 705 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell81   1250   1250  2150825  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell79   2949   4199  2158957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 706 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell81   1250   1250  2150825  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell80   2949   4199  2158957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 707 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell81   1250   1250  2150825  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell81   2949   4199  2158957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 708 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158958p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell81   1250   1250  2150825  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell78   2949   4199  2158958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 709 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158958p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell81   1250   1250  2150825  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell83   2949   4199  2158958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell83         0      0  RISE       1



++++ Path 710 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2158958p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell81   1250   1250  2150825  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell87   2949   4199  2158958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 711 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159054p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell79      1250   1250  2150710  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell10   3233   4483  2159054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 712 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159095p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2150167  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell75     3872   4062  2159095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 713 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159105p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2150167  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell73     3862   4052  2159105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 714 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2159105p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2150167  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell74     3862   4052  2159105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 715 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2159105p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2150167  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell76     3862   4052  2159105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 716 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2159114p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell85         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell85   1250   1250  2152533  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell84   2792   4042  2159114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 717 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2159114p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell85         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell85   1250   1250  2152533  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell85   2792   4042  2159114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell85         0      0  RISE       1



++++ Path 718 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2159286p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell82   1250   1250  2155878  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell79   2620   3870  2159286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 719 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2159286p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  2155878  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell80   2620   3870  2159286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 720 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159286p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  2155878  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell81   2620   3870  2159286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 721 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2159287p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  2155878  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell78   2619   3869  2159287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 722 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2159287p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  2155878  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell87   2619   3869  2159287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 723 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2159288p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell84   1250   1250  2152725  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell84   2618   3868  2159288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 724 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159289p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell72         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell72   1250   1250  2159289  RISE       1
\UART:BUART:txn\/main_0  macrocell72   2617   3867  2159289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell72         0      0  RISE       1



++++ Path 725 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2159297p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell80   1250   1250  2150864  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell78   2609   3859  2159297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 726 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159297p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell80   1250   1250  2150864  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell83   2609   3859  2159297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell83         0      0  RISE       1



++++ Path 727 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2159297p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell80   1250   1250  2150864  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell87   2609   3859  2159297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 728 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2159303p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell80   1250   1250  2150864  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell79   2604   3854  2159303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 729 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2159303p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell80   1250   1250  2150864  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell80   2604   3854  2159303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 730 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159303p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell80   1250   1250  2150864  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell81   2604   3854  2159303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

