// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module appMuxRxPath (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxDataNetwork_V_data_dout,
        rxDataNetwork_V_data_empty_n,
        rxDataNetwork_V_data_read,
        rxDataNetwork_V_keep_dout,
        rxDataNetwork_V_keep_empty_n,
        rxDataNetwork_V_keep_read,
        rxDataNetwork_V_last_dout,
        rxDataNetwork_V_last_empty_n,
        rxDataNetwork_V_last_read,
        rxMetadataNetwork_V_dout,
        rxMetadataNetwork_V_empty_n,
        rxMetadataNetwork_V_read,
        txDataFAST_V_data_V_din,
        txDataFAST_V_data_V_full_n,
        txDataFAST_V_data_V_write,
        txDataFAST_V_keep_V_din,
        txDataFAST_V_keep_V_full_n,
        txDataFAST_V_keep_V_write,
        txDataFAST_V_last_V_din,
        txDataFAST_V_last_V_full_n,
        txDataFAST_V_last_V_write,
        txMetadataFAST_V_din,
        txMetadataFAST_V_full_n,
        txMetadataFAST_V_write,
        txTimeFAST_V_V_din,
        txTimeFAST_V_V_full_n,
        txTimeFAST_V_V_write,
        CurrTime_V_V_dout,
        CurrTime_V_V_empty_n,
        CurrTime_V_V_read
);

parameter    ap_ST_fsm_state1 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv96_0 = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv16_281 = 16'b1010000001;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_5F = 32'b1011111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] rxDataNetwork_V_data_dout;
input   rxDataNetwork_V_data_empty_n;
output   rxDataNetwork_V_data_read;
input  [7:0] rxDataNetwork_V_keep_dout;
input   rxDataNetwork_V_keep_empty_n;
output   rxDataNetwork_V_keep_read;
input  [0:0] rxDataNetwork_V_last_dout;
input   rxDataNetwork_V_last_empty_n;
output   rxDataNetwork_V_last_read;
input  [95:0] rxMetadataNetwork_V_dout;
input   rxMetadataNetwork_V_empty_n;
output   rxMetadataNetwork_V_read;
output  [63:0] txDataFAST_V_data_V_din;
input   txDataFAST_V_data_V_full_n;
output   txDataFAST_V_data_V_write;
output  [7:0] txDataFAST_V_keep_V_din;
input   txDataFAST_V_keep_V_full_n;
output   txDataFAST_V_keep_V_write;
output  [0:0] txDataFAST_V_last_V_din;
input   txDataFAST_V_last_V_full_n;
output   txDataFAST_V_last_V_write;
output  [95:0] txMetadataFAST_V_din;
input   txMetadataFAST_V_full_n;
output   txMetadataFAST_V_write;
output  [63:0] txTimeFAST_V_V_din;
input   txTimeFAST_V_V_full_n;
output   txTimeFAST_V_V_write;
input  [63:0] CurrTime_V_V_dout;
input   CurrTime_V_V_empty_n;
output   CurrTime_V_V_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxMetadataNetwork_V_read;
reg txMetadataFAST_V_write;
reg txTimeFAST_V_V_write;
reg CurrTime_V_V_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [2:0] shimState;
reg   [95:0] tempMetadata;
reg    rxDataNetwork_V_data_blk_n;
wire   [0:0] grp_nbreadreq_fu_110_p5;
wire   [0:0] grp_nbwritereq_fu_132_p5;
reg    rxDataNetwork_V_keep_blk_n;
reg    rxDataNetwork_V_last_blk_n;
reg    rxMetadataNetwork_V_blk_n;
wire   [0:0] tmp_2_nbreadreq_fu_180_p3;
reg    txDataFAST_V_data_V_blk_n;
reg    txDataFAST_V_keep_V_blk_n;
reg    txDataFAST_V_last_V_blk_n;
reg    txMetadataFAST_V_blk_n;
wire   [0:0] tmp_s_fu_247_p2;
wire   [0:0] tmp_5_nbwritereq_fu_157_p3;
reg    txTimeFAST_V_V_blk_n;
reg    CurrTime_V_V_blk_n;
wire    rxDataNetwork_V_data0_status;
wire    txDataFAST_V_data_V1_status;
reg    ap_condition_149;
reg    rxDataNetwork_V_data0_update;
reg    txDataFAST_V_data_V1_update;
wire   [0:0] grp_fu_194_p1;
wire   [2:0] p_cast_cast_cast_fu_223_p3;
wire   [15:0] tempMetadata_destina_fu_237_p4;
wire   [31:0] tmp_destinationSocke_fu_259_p4;
wire   [47:0] tmp_11_fu_269_p1;
reg   [0:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'b1;
#0 shimState = 3'b000;
#0 tempMetadata = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_149 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        shimState <= ap_const_lv3_0;
    end else begin
        if (((ap_CS_fsm_state1 == 1'b1) & (ap_const_lv3_0 == shimState) & ~(1'b0 == tmp_2_nbreadreq_fu_180_p3) & ~(ap_condition_149 == 1'b1))) begin
            shimState <= ap_const_lv3_1;
        end else if (((ap_CS_fsm_state1 == 1'b1) & (shimState == ap_const_lv3_1) & ~(1'b0 == tmp_s_fu_247_p2) & ~(1'b0 == tmp_5_nbwritereq_fu_157_p3) & ~(ap_condition_149 == 1'b1))) begin
            shimState <= ap_const_lv3_2;
        end else if (((ap_CS_fsm_state1 == 1'b1) & (shimState == ap_const_lv3_1) & (1'b0 == tmp_s_fu_247_p2) & ~(ap_condition_149 == 1'b1))) begin
            shimState <= ap_const_lv3_4;
        end else if (((ap_CS_fsm_state1 == 1'b1) & (shimState == ap_const_lv3_2) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & ~(1'b0 == grp_nbwritereq_fu_132_p5) & ~(ap_condition_149 == 1'b1))) begin
            shimState <= p_cast_cast_cast_fu_223_p3;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & (shimState == ap_const_lv3_4) & ~(ap_condition_149 == 1'b1) & ~(1'b0 == grp_fu_194_p1)) | ((ap_CS_fsm_state1 == 1'b1) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & ~(1'b0 == grp_nbwritereq_fu_132_p5) & (shimState == ap_const_lv3_3) & ~(ap_condition_149 == 1'b1) & ~(1'b0 == grp_fu_194_p1)))) begin
            shimState <= ap_const_lv3_0;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tempMetadata <= ap_const_lv96_0;
    end else begin
        if (((ap_CS_fsm_state1 == 1'b1) & (ap_const_lv3_0 == shimState) & ~(1'b0 == tmp_2_nbreadreq_fu_180_p3) & ~(ap_condition_149 == 1'b1))) begin
            tempMetadata <= rxMetadataNetwork_V_dout;
        end
    end
end

always @ (*) begin
    if ((ap_CS_fsm_state1 == 1'b1)) begin
        CurrTime_V_V_blk_n = CurrTime_V_V_empty_n;
    end else begin
        CurrTime_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_149 == 1'b1))) begin
        CurrTime_V_V_read = 1'b1;
    end else begin
        CurrTime_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_149 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_149 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & (shimState == ap_const_lv3_4) & ~(ap_condition_149 == 1'b1)) | ((ap_CS_fsm_state1 == 1'b1) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & ~(1'b0 == grp_nbwritereq_fu_132_p5) & (shimState == ap_const_lv3_3) & ~(ap_condition_149 == 1'b1)) | ((ap_CS_fsm_state1 == 1'b1) & (shimState == ap_const_lv3_2) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & ~(1'b0 == grp_nbwritereq_fu_132_p5) & ~(ap_condition_149 == 1'b1)))) begin
        rxDataNetwork_V_data0_update = 1'b1;
    end else begin
        rxDataNetwork_V_data0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & (shimState == ap_const_lv3_2) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & ~(1'b0 == grp_nbwritereq_fu_132_p5)) | ((ap_CS_fsm_state1 == 1'b1) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & ~(1'b0 == grp_nbwritereq_fu_132_p5) & (shimState == ap_const_lv3_3)) | ((ap_CS_fsm_state1 == 1'b1) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & (shimState == ap_const_lv3_4)))) begin
        rxDataNetwork_V_data_blk_n = rxDataNetwork_V_data_empty_n;
    end else begin
        rxDataNetwork_V_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & (shimState == ap_const_lv3_2) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & ~(1'b0 == grp_nbwritereq_fu_132_p5)) | ((ap_CS_fsm_state1 == 1'b1) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & ~(1'b0 == grp_nbwritereq_fu_132_p5) & (shimState == ap_const_lv3_3)) | ((ap_CS_fsm_state1 == 1'b1) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & (shimState == ap_const_lv3_4)))) begin
        rxDataNetwork_V_keep_blk_n = rxDataNetwork_V_keep_empty_n;
    end else begin
        rxDataNetwork_V_keep_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & (shimState == ap_const_lv3_2) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & ~(1'b0 == grp_nbwritereq_fu_132_p5)) | ((ap_CS_fsm_state1 == 1'b1) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & ~(1'b0 == grp_nbwritereq_fu_132_p5) & (shimState == ap_const_lv3_3)) | ((ap_CS_fsm_state1 == 1'b1) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & (shimState == ap_const_lv3_4)))) begin
        rxDataNetwork_V_last_blk_n = rxDataNetwork_V_last_empty_n;
    end else begin
        rxDataNetwork_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & (ap_const_lv3_0 == shimState) & ~(1'b0 == tmp_2_nbreadreq_fu_180_p3))) begin
        rxMetadataNetwork_V_blk_n = rxMetadataNetwork_V_empty_n;
    end else begin
        rxMetadataNetwork_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & (ap_const_lv3_0 == shimState) & ~(1'b0 == tmp_2_nbreadreq_fu_180_p3) & ~(ap_condition_149 == 1'b1))) begin
        rxMetadataNetwork_V_read = 1'b1;
    end else begin
        rxMetadataNetwork_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & ~(1'b0 == grp_nbwritereq_fu_132_p5) & (shimState == ap_const_lv3_3) & ~(ap_condition_149 == 1'b1)) | ((ap_CS_fsm_state1 == 1'b1) & (shimState == ap_const_lv3_2) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & ~(1'b0 == grp_nbwritereq_fu_132_p5) & ~(ap_condition_149 == 1'b1)))) begin
        txDataFAST_V_data_V1_update = 1'b1;
    end else begin
        txDataFAST_V_data_V1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & (shimState == ap_const_lv3_2) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & ~(1'b0 == grp_nbwritereq_fu_132_p5)) | ((ap_CS_fsm_state1 == 1'b1) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & ~(1'b0 == grp_nbwritereq_fu_132_p5) & (shimState == ap_const_lv3_3)))) begin
        txDataFAST_V_data_V_blk_n = txDataFAST_V_data_V_full_n;
    end else begin
        txDataFAST_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & (shimState == ap_const_lv3_2) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & ~(1'b0 == grp_nbwritereq_fu_132_p5)) | ((ap_CS_fsm_state1 == 1'b1) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & ~(1'b0 == grp_nbwritereq_fu_132_p5) & (shimState == ap_const_lv3_3)))) begin
        txDataFAST_V_keep_V_blk_n = txDataFAST_V_keep_V_full_n;
    end else begin
        txDataFAST_V_keep_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & (shimState == ap_const_lv3_2) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & ~(1'b0 == grp_nbwritereq_fu_132_p5)) | ((ap_CS_fsm_state1 == 1'b1) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & ~(1'b0 == grp_nbwritereq_fu_132_p5) & (shimState == ap_const_lv3_3)))) begin
        txDataFAST_V_last_V_blk_n = txDataFAST_V_last_V_full_n;
    end else begin
        txDataFAST_V_last_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & (shimState == ap_const_lv3_1) & ~(1'b0 == tmp_s_fu_247_p2) & ~(1'b0 == tmp_5_nbwritereq_fu_157_p3))) begin
        txMetadataFAST_V_blk_n = txMetadataFAST_V_full_n;
    end else begin
        txMetadataFAST_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & (shimState == ap_const_lv3_1) & ~(1'b0 == tmp_s_fu_247_p2) & ~(1'b0 == tmp_5_nbwritereq_fu_157_p3) & ~(ap_condition_149 == 1'b1))) begin
        txMetadataFAST_V_write = 1'b1;
    end else begin
        txMetadataFAST_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & (shimState == ap_const_lv3_1) & ~(1'b0 == tmp_s_fu_247_p2) & ~(1'b0 == tmp_5_nbwritereq_fu_157_p3))) begin
        txTimeFAST_V_V_blk_n = txTimeFAST_V_V_full_n;
    end else begin
        txTimeFAST_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & (shimState == ap_const_lv3_1) & ~(1'b0 == tmp_s_fu_247_p2) & ~(1'b0 == tmp_5_nbwritereq_fu_157_p3) & ~(ap_condition_149 == 1'b1))) begin
        txTimeFAST_V_V_write = 1'b1;
    end else begin
        txTimeFAST_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

always @ (*) begin
    ap_condition_149 = ((CurrTime_V_V_empty_n == 1'b0) | (~(grp_nbreadreq_fu_110_p5 == 1'b0) & (shimState == ap_const_lv3_4) & (rxDataNetwork_V_data0_status == 1'b0)) | (~(grp_nbreadreq_fu_110_p5 == 1'b0) & ~(1'b0 == grp_nbwritereq_fu_132_p5) & (shimState == ap_const_lv3_3) & (rxDataNetwork_V_data0_status == 1'b0)) | (~(grp_nbreadreq_fu_110_p5 == 1'b0) & ~(1'b0 == grp_nbwritereq_fu_132_p5) & (shimState == ap_const_lv3_3) & (txDataFAST_V_data_V1_status == 1'b0)) | ((shimState == ap_const_lv3_2) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & ~(1'b0 == grp_nbwritereq_fu_132_p5) & (rxDataNetwork_V_data0_status == 1'b0)) | ((shimState == ap_const_lv3_2) & ~(grp_nbreadreq_fu_110_p5 == 1'b0) & ~(1'b0 == grp_nbwritereq_fu_132_p5) & (txDataFAST_V_data_V1_status == 1'b0)) | ((shimState == ap_const_lv3_1) & ~(1'b0 == tmp_s_fu_247_p2) & ~(1'b0 == tmp_5_nbwritereq_fu_157_p3) & (txTimeFAST_V_V_full_n == 1'b0)) | ((shimState == ap_const_lv3_1) & ~(1'b0 == tmp_s_fu_247_p2) & ~(1'b0 == tmp_5_nbwritereq_fu_157_p3) & (txMetadataFAST_V_full_n == 1'b0)) | ((ap_const_lv3_0 == shimState) & ~(1'b0 == tmp_2_nbreadreq_fu_180_p3) & (rxMetadataNetwork_V_empty_n == 1'b0)) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign grp_fu_194_p1 = rxDataNetwork_V_last_dout;

assign grp_nbreadreq_fu_110_p5 = (rxDataNetwork_V_data_empty_n & rxDataNetwork_V_keep_empty_n & rxDataNetwork_V_last_empty_n);

assign grp_nbwritereq_fu_132_p5 = (txDataFAST_V_data_V_full_n & txDataFAST_V_keep_V_full_n & txDataFAST_V_last_V_full_n);

assign p_cast_cast_cast_fu_223_p3 = ((rxDataNetwork_V_last_dout[0:0] === 1'b1) ? ap_const_lv3_0 : ap_const_lv3_3);

assign rxDataNetwork_V_data0_status = (rxDataNetwork_V_data_empty_n & rxDataNetwork_V_keep_empty_n & rxDataNetwork_V_last_empty_n);

assign rxDataNetwork_V_data_read = rxDataNetwork_V_data0_update;

assign rxDataNetwork_V_keep_read = rxDataNetwork_V_data0_update;

assign rxDataNetwork_V_last_read = rxDataNetwork_V_data0_update;

assign tempMetadata_destina_fu_237_p4 = {{tempMetadata[ap_const_lv32_3F : ap_const_lv32_30]}};

assign tmp_11_fu_269_p1 = tempMetadata[47:0];

assign tmp_2_nbreadreq_fu_180_p3 = rxMetadataNetwork_V_empty_n;

assign tmp_5_nbwritereq_fu_157_p3 = txMetadataFAST_V_full_n;

assign tmp_destinationSocke_fu_259_p4 = {{tempMetadata[ap_const_lv32_5F : ap_const_lv32_40]}};

assign tmp_s_fu_247_p2 = ((tempMetadata_destina_fu_237_p4 == ap_const_lv16_281) ? 1'b1 : 1'b0);

assign txDataFAST_V_data_V1_status = (txDataFAST_V_data_V_full_n & txDataFAST_V_keep_V_full_n & txDataFAST_V_last_V_full_n);

assign txDataFAST_V_data_V_din = rxDataNetwork_V_data_dout;

assign txDataFAST_V_data_V_write = txDataFAST_V_data_V1_update;

assign txDataFAST_V_keep_V_din = rxDataNetwork_V_keep_dout;

assign txDataFAST_V_keep_V_write = txDataFAST_V_data_V1_update;

assign txDataFAST_V_last_V_din = rxDataNetwork_V_last_dout;

assign txDataFAST_V_last_V_write = txDataFAST_V_data_V1_update;

assign txMetadataFAST_V_din = {{{tmp_destinationSocke_fu_259_p4}, {ap_const_lv16_281}}, {tmp_11_fu_269_p1}};

assign txTimeFAST_V_V_din = CurrTime_V_V_dout;

endmodule //appMuxRxPath
