Classic Timing Analyzer report for USB2_SDRAM_Project
Fri Sep 20 14:26:43 2013
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0'
  7. Clock Setup: 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1'
  8. Clock Setup: 'CLK50M'
  9. Clock Setup: 'PCLK'
 10. Clock Hold: 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0'
 11. Clock Hold: 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1'
 12. Clock Hold: 'CLK50M'
 13. tsu
 14. tco
 15. tpd
 16. th
 17. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+
; Type                                                               ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                     ; To                                                                                                                                                                    ; From Clock                                          ; To Clock                                            ; Failed Paths ;
+--------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+
; Worst-case tsu                                                     ; N/A       ; None                             ; 10.214 ns                        ; DQ0[3]                                                                                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1 ; --                                                  ; CLK50M                                              ; 0            ;
; Worst-case tco                                                     ; N/A       ; None                             ; 11.093 ns                        ; Camera:U1|iic_data_t                                                                                                     ; IIC_DATA                                                                                                                                                              ; CLK50M                                              ; --                                                  ; 0            ;
; Worst-case tpd                                                     ; N/A       ; None                             ; 5.163 ns                         ; CLK50M                                                                                                                   ; XCLK                                                                                                                                                                  ; --                                                  ; --                                                  ; 0            ;
; Worst-case th                                                      ; N/A       ; None                             ; -1.145 ns                        ; IIC_DATA                                                                                                                 ; Camera:U1|ack_t3                                                                                                                                                      ; --                                                  ; CLK50M                                              ; 0            ;
; Clock Setup: 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0' ; 0.627 ns  ; 108.34 MHz ( period = 9.230 ns ) ; 125.38 MHz ( period = 7.976 ns ) ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                       ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7]                          ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1' ; 0.973 ns  ; 72.22 MHz ( period = 13.846 ns ) ; N/A                              ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[0]            ; Controller:U6|present_state                                                                                                                                           ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0            ;
; Clock Setup: 'CLK50M'                                              ; 6.033 ns  ; 50.00 MHz ( period = 20.000 ns ) ; 126.04 MHz ( period = 7.934 ns ) ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7                          ; Camera:U1|temp_data[0]                                                                                                                                                ; CLK50M                                              ; CLK50M                                              ; 0            ;
; Clock Setup: 'PCLK'                                                ; N/A       ; None                             ; 95.32 MHz ( period = 10.491 ns ) ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                                             ; PCLK                                                ; PCLK                                                ; 0            ;
; Clock Hold: 'CLK50M'                                               ; -0.151 ns ; 50.00 MHz ( period = 20.000 ns ) ; N/A                              ; Camera:U1|count_clk[2]                                                                                                   ; Camera:U1|clk_200k_t                                                                                                                                                  ; CLK50M                                              ; CLK50M                                              ; 1            ;
; Clock Hold: 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0'  ; 0.499 ns  ; 108.34 MHz ( period = 9.230 ns ) ; N/A                              ; SDRAM_Controller:U5|A[10]                                                                                                ; SDRAM_Controller:U5|A[10]                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1'  ; 0.499 ns  ; 72.22 MHz ( period = 13.846 ns ) ; N/A                              ; Controller:U6|present_state                                                                                              ; Controller:U6|present_state                                                                                                                                           ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0            ;
; Total number of failed paths                                       ;           ;                                  ;                                  ;                                                                                                                          ;                                                                                                                                                                       ;                                                     ;                                                     ; 1            ;
+--------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP2C5Q208C8        ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe18|dffe19a ; dcfifo_tvm1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe20|dffe21a ; dcfifo_tvm1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                      ;
+-----------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                     ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+-----------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ;                    ; PLL output ; 108.34 MHz       ; 0.000 ns      ; 0.000 ns     ; CLK50M   ; 13                    ; 6                   ; -2.184 ns ;              ;
; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ;                    ; PLL output ; 72.22 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK50M   ; 13                    ; 9                   ; -2.184 ns ;              ;
; CLK50M                                              ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; PCLK                                                ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+-----------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                        ; To                                                                                                                                                                      ; From Clock                                          ; To Clock                                            ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 0.627 ns                                ; 125.38 MHz ( period = 7.976 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.319 ns                  ; 3.692 ns                ;
; 0.627 ns                                ; 125.38 MHz ( period = 7.976 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[6]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.319 ns                  ; 3.692 ns                ;
; 0.657 ns                                ; 126.33 MHz ( period = 7.916 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[3]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.325 ns                  ; 3.668 ns                ;
; 0.657 ns                                ; 126.33 MHz ( period = 7.916 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[2]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.325 ns                  ; 3.668 ns                ;
; 0.679 ns                                ; 127.03 MHz ( period = 7.872 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[5]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.337 ns                  ; 3.658 ns                ;
; 0.679 ns                                ; 127.03 MHz ( period = 7.872 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[4]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.337 ns                  ; 3.658 ns                ;
; 0.823 ns                                ; 131.86 MHz ( period = 7.584 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 3.516 ns                ;
; 0.826 ns                                ; 131.96 MHz ( period = 7.578 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 3.513 ns                ;
; 0.840 ns                                ; 132.45 MHz ( period = 7.550 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 3.499 ns                ;
; 0.841 ns                                ; 132.49 MHz ( period = 7.548 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 3.498 ns                ;
; 0.867 ns                                ; 133.40 MHz ( period = 7.496 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg10 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.357 ns                  ; 3.490 ns                ;
; 0.867 ns                                ; 133.40 MHz ( period = 7.496 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg9  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.357 ns                  ; 3.490 ns                ;
; 0.867 ns                                ; 133.40 MHz ( period = 7.496 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg8  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.357 ns                  ; 3.490 ns                ;
; 0.867 ns                                ; 133.40 MHz ( period = 7.496 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg7  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.357 ns                  ; 3.490 ns                ;
; 0.867 ns                                ; 133.40 MHz ( period = 7.496 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg6  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.357 ns                  ; 3.490 ns                ;
; 0.867 ns                                ; 133.40 MHz ( period = 7.496 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg5  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.357 ns                  ; 3.490 ns                ;
; 0.867 ns                                ; 133.40 MHz ( period = 7.496 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg4  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.357 ns                  ; 3.490 ns                ;
; 0.867 ns                                ; 133.40 MHz ( period = 7.496 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg3  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.357 ns                  ; 3.490 ns                ;
; 0.867 ns                                ; 133.40 MHz ( period = 7.496 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg2  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.357 ns                  ; 3.490 ns                ;
; 0.867 ns                                ; 133.40 MHz ( period = 7.496 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg1  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.357 ns                  ; 3.490 ns                ;
; 0.867 ns                                ; 133.40 MHz ( period = 7.496 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg0  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.357 ns                  ; 3.490 ns                ;
; 0.871 ns                                ; 133.55 MHz ( period = 7.488 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.319 ns                  ; 3.448 ns                ;
; 0.871 ns                                ; 133.55 MHz ( period = 7.488 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[6]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.319 ns                  ; 3.448 ns                ;
; 0.882 ns                                ; 133.94 MHz ( period = 7.466 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 3.469 ns                ;
; 0.887 ns                                ; 134.12 MHz ( period = 7.456 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 3.464 ns                ;
; 0.901 ns                                ; 134.63 MHz ( period = 7.428 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[3]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.325 ns                  ; 3.424 ns                ;
; 0.901 ns                                ; 134.63 MHz ( period = 7.428 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[2]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.325 ns                  ; 3.424 ns                ;
; 0.923 ns                                ; 135.43 MHz ( period = 7.384 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[5]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.337 ns                  ; 3.414 ns                ;
; 0.923 ns                                ; 135.43 MHz ( period = 7.384 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[4]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.337 ns                  ; 3.414 ns                ;
; 1.067 ns                                ; 140.92 MHz ( period = 7.096 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 3.272 ns                ;
; 1.070 ns                                ; 141.04 MHz ( period = 7.090 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 3.269 ns                ;
; 1.084 ns                                ; 141.60 MHz ( period = 7.062 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 3.255 ns                ;
; 1.085 ns                                ; 141.64 MHz ( period = 7.060 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 3.254 ns                ;
; 1.098 ns                                ; 142.17 MHz ( period = 7.034 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[1]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.341 ns                  ; 3.243 ns                ;
; 1.098 ns                                ; 142.17 MHz ( period = 7.034 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[0]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.341 ns                  ; 3.243 ns                ;
; 1.111 ns                                ; 142.69 MHz ( period = 7.008 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg10 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.357 ns                  ; 3.246 ns                ;
; 1.111 ns                                ; 142.69 MHz ( period = 7.008 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg9  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.357 ns                  ; 3.246 ns                ;
; 1.111 ns                                ; 142.69 MHz ( period = 7.008 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg8  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.357 ns                  ; 3.246 ns                ;
; 1.111 ns                                ; 142.69 MHz ( period = 7.008 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg7  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.357 ns                  ; 3.246 ns                ;
; 1.111 ns                                ; 142.69 MHz ( period = 7.008 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg6  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.357 ns                  ; 3.246 ns                ;
; 1.111 ns                                ; 142.69 MHz ( period = 7.008 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg5  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.357 ns                  ; 3.246 ns                ;
; 1.111 ns                                ; 142.69 MHz ( period = 7.008 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg4  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.357 ns                  ; 3.246 ns                ;
; 1.111 ns                                ; 142.69 MHz ( period = 7.008 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg3  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.357 ns                  ; 3.246 ns                ;
; 1.111 ns                                ; 142.69 MHz ( period = 7.008 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg2  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.357 ns                  ; 3.246 ns                ;
; 1.111 ns                                ; 142.69 MHz ( period = 7.008 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg1  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.357 ns                  ; 3.246 ns                ;
; 1.111 ns                                ; 142.69 MHz ( period = 7.008 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg0  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.357 ns                  ; 3.246 ns                ;
; 1.126 ns                                ; 143.31 MHz ( period = 6.978 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 3.225 ns                ;
; 1.131 ns                                ; 143.51 MHz ( period = 6.968 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 3.220 ns                ;
; 1.150 ns                                ; 144.30 MHz ( period = 6.930 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[0]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.334 ns                  ; 3.184 ns                ;
; 1.150 ns                                ; 144.30 MHz ( period = 6.930 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[1]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.334 ns                  ; 3.184 ns                ;
; 1.150 ns                                ; 144.30 MHz ( period = 6.930 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[2]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.334 ns                  ; 3.184 ns                ;
; 1.150 ns                                ; 144.30 MHz ( period = 6.930 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[3]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.334 ns                  ; 3.184 ns                ;
; 1.165 ns                                ; 144.93 MHz ( period = 6.900 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[4]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.334 ns                  ; 3.169 ns                ;
; 1.252 ns                                ; 148.68 MHz ( period = 6.726 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg10 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 3.087 ns                ;
; 1.252 ns                                ; 148.68 MHz ( period = 6.726 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg9  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 3.087 ns                ;
; 1.252 ns                                ; 148.68 MHz ( period = 6.726 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg8  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 3.087 ns                ;
; 1.252 ns                                ; 148.68 MHz ( period = 6.726 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg7  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 3.087 ns                ;
; 1.252 ns                                ; 148.68 MHz ( period = 6.726 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg6  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 3.087 ns                ;
; 1.252 ns                                ; 148.68 MHz ( period = 6.726 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg5  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 3.087 ns                ;
; 1.252 ns                                ; 148.68 MHz ( period = 6.726 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg4  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 3.087 ns                ;
; 1.252 ns                                ; 148.68 MHz ( period = 6.726 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg3  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 3.087 ns                ;
; 1.252 ns                                ; 148.68 MHz ( period = 6.726 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg2  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 3.087 ns                ;
; 1.252 ns                                ; 148.68 MHz ( period = 6.726 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg1  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 3.087 ns                ;
; 1.252 ns                                ; 148.68 MHz ( period = 6.726 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg0  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 3.087 ns                ;
; 1.263 ns                                ; 149.16 MHz ( period = 6.704 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 3.088 ns                ;
; 1.265 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg10 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.345 ns                  ; 3.080 ns                ;
; 1.265 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg9  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.345 ns                  ; 3.080 ns                ;
; 1.265 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg8  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.345 ns                  ; 3.080 ns                ;
; 1.265 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg7  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.345 ns                  ; 3.080 ns                ;
; 1.265 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg6  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.345 ns                  ; 3.080 ns                ;
; 1.265 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg5  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.345 ns                  ; 3.080 ns                ;
; 1.265 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg4  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.345 ns                  ; 3.080 ns                ;
; 1.265 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg3  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.345 ns                  ; 3.080 ns                ;
; 1.265 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg2  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.345 ns                  ; 3.080 ns                ;
; 1.265 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg1  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.345 ns                  ; 3.080 ns                ;
; 1.265 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg0  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.345 ns                  ; 3.080 ns                ;
; 1.342 ns                                ; 152.77 MHz ( period = 6.546 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[1]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.341 ns                  ; 2.999 ns                ;
; 1.342 ns                                ; 152.77 MHz ( period = 6.546 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[0]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.341 ns                  ; 2.999 ns                ;
; 1.394 ns                                ; 155.23 MHz ( period = 6.442 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[0]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.334 ns                  ; 2.940 ns                ;
; 1.394 ns                                ; 155.23 MHz ( period = 6.442 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[1]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.334 ns                  ; 2.940 ns                ;
; 1.394 ns                                ; 155.23 MHz ( period = 6.442 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[2]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.334 ns                  ; 2.940 ns                ;
; 1.394 ns                                ; 155.23 MHz ( period = 6.442 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[3]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.334 ns                  ; 2.940 ns                ;
; 1.409 ns                                ; 155.96 MHz ( period = 6.412 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[4]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.334 ns                  ; 2.925 ns                ;
; 1.484 ns                                ; 159.69 MHz ( period = 6.262 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 2.867 ns                ;
; 1.485 ns                                ; 159.74 MHz ( period = 6.260 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 2.866 ns                ;
; 1.487 ns                                ; 159.85 MHz ( period = 6.256 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 2.864 ns                ;
; 1.496 ns                                ; 160.31 MHz ( period = 6.238 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg10 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.843 ns                ;
; 1.496 ns                                ; 160.31 MHz ( period = 6.238 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg9  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.843 ns                ;
; 1.496 ns                                ; 160.31 MHz ( period = 6.238 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg8  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.843 ns                ;
; 1.496 ns                                ; 160.31 MHz ( period = 6.238 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg7  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.843 ns                ;
; 1.496 ns                                ; 160.31 MHz ( period = 6.238 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg6  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.843 ns                ;
; 1.496 ns                                ; 160.31 MHz ( period = 6.238 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg5  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.843 ns                ;
; 1.496 ns                                ; 160.31 MHz ( period = 6.238 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg4  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.843 ns                ;
; 1.496 ns                                ; 160.31 MHz ( period = 6.238 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg3  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.843 ns                ;
; 1.496 ns                                ; 160.31 MHz ( period = 6.238 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg2  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.843 ns                ;
; 1.496 ns                                ; 160.31 MHz ( period = 6.238 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg1  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.843 ns                ;
; 1.496 ns                                ; 160.31 MHz ( period = 6.238 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg0  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.843 ns                ;
; 1.507 ns                                ; 160.88 MHz ( period = 6.216 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 2.844 ns                ;
; 1.509 ns                                ; 160.98 MHz ( period = 6.212 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg10 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.345 ns                  ; 2.836 ns                ;
; 1.509 ns                                ; 160.98 MHz ( period = 6.212 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg9  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.345 ns                  ; 2.836 ns                ;
; 1.509 ns                                ; 160.98 MHz ( period = 6.212 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg8  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.345 ns                  ; 2.836 ns                ;
; 1.509 ns                                ; 160.98 MHz ( period = 6.212 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg7  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.345 ns                  ; 2.836 ns                ;
; 1.509 ns                                ; 160.98 MHz ( period = 6.212 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg6  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.345 ns                  ; 2.836 ns                ;
; 1.509 ns                                ; 160.98 MHz ( period = 6.212 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg5  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.345 ns                  ; 2.836 ns                ;
; 1.509 ns                                ; 160.98 MHz ( period = 6.212 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg4  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.345 ns                  ; 2.836 ns                ;
; 1.509 ns                                ; 160.98 MHz ( period = 6.212 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg3  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.345 ns                  ; 2.836 ns                ;
; 1.509 ns                                ; 160.98 MHz ( period = 6.212 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg2  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.345 ns                  ; 2.836 ns                ;
; 1.509 ns                                ; 160.98 MHz ( period = 6.212 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg1  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.345 ns                  ; 2.836 ns                ;
; 1.509 ns                                ; 160.98 MHz ( period = 6.212 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg0  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.345 ns                  ; 2.836 ns                ;
; 1.565 ns                                ; 163.93 MHz ( period = 6.100 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a2                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 2.786 ns                ;
; 1.565 ns                                ; 163.93 MHz ( period = 6.100 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a1                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 2.786 ns                ;
; 1.565 ns                                ; 163.93 MHz ( period = 6.100 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a0                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 2.786 ns                ;
; 1.565 ns                                ; 163.93 MHz ( period = 6.100 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|parity5                                                     ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 2.786 ns                ;
; 1.565 ns                                ; 163.93 MHz ( period = 6.100 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 2.786 ns                ;
; 1.615 ns                                ; 166.67 MHz ( period = 6.000 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[7]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.724 ns                ;
; 1.615 ns                                ; 166.67 MHz ( period = 6.000 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[6]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.724 ns                ;
; 1.615 ns                                ; 166.67 MHz ( period = 6.000 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[5]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.724 ns                ;
; 1.615 ns                                ; 166.67 MHz ( period = 6.000 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[11]                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.724 ns                ;
; 1.615 ns                                ; 166.67 MHz ( period = 6.000 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[10]                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.724 ns                ;
; 1.615 ns                                ; 166.67 MHz ( period = 6.000 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[8]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.724 ns                ;
; 1.615 ns                                ; 166.67 MHz ( period = 6.000 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[9]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.724 ns                ;
; 1.638 ns                                ; 167.95 MHz ( period = 5.954 ns )                    ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[1]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 2.713 ns                ;
; 1.679 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg10 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.361 ns                  ; 2.682 ns                ;
; 1.679 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg9  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.361 ns                  ; 2.682 ns                ;
; 1.679 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg8  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.361 ns                  ; 2.682 ns                ;
; 1.679 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg7  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.361 ns                  ; 2.682 ns                ;
; 1.679 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg6  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.361 ns                  ; 2.682 ns                ;
; 1.679 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg5  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.361 ns                  ; 2.682 ns                ;
; 1.679 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg4  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.361 ns                  ; 2.682 ns                ;
; 1.679 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg3  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.361 ns                  ; 2.682 ns                ;
; 1.679 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg2  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.361 ns                  ; 2.682 ns                ;
; 1.679 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg1  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.361 ns                  ; 2.682 ns                ;
; 1.679 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg0  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.361 ns                  ; 2.682 ns                ;
; 1.686 ns                                ; 170.71 MHz ( period = 5.858 ns )                    ; SDRAM_Controller:U4|readcamerafifo_t                                                                                                        ; SDRAM_Controller:U4|ReadCameraFIFO                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.337 ns                  ; 2.651 ns                ;
; 1.728 ns                                ; 173.19 MHz ( period = 5.774 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 2.623 ns                ;
; 1.729 ns                                ; 173.25 MHz ( period = 5.772 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 2.622 ns                ;
; 1.731 ns                                ; 173.37 MHz ( period = 5.768 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 2.620 ns                ;
; 1.809 ns                                ; 178.19 MHz ( period = 5.612 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a2                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 2.542 ns                ;
; 1.809 ns                                ; 178.19 MHz ( period = 5.612 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a1                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 2.542 ns                ;
; 1.809 ns                                ; 178.19 MHz ( period = 5.612 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a0                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 2.542 ns                ;
; 1.809 ns                                ; 178.19 MHz ( period = 5.612 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|parity5                                                     ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 2.542 ns                ;
; 1.809 ns                                ; 178.19 MHz ( period = 5.612 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 2.542 ns                ;
; 1.859 ns                                ; 181.42 MHz ( period = 5.512 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[7]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.480 ns                ;
; 1.859 ns                                ; 181.42 MHz ( period = 5.512 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[6]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.480 ns                ;
; 1.859 ns                                ; 181.42 MHz ( period = 5.512 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[5]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.480 ns                ;
; 1.859 ns                                ; 181.42 MHz ( period = 5.512 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[11]                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.480 ns                ;
; 1.859 ns                                ; 181.42 MHz ( period = 5.512 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[10]                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.480 ns                ;
; 1.859 ns                                ; 181.42 MHz ( period = 5.512 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[8]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.480 ns                ;
; 1.859 ns                                ; 181.42 MHz ( period = 5.512 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[9]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.339 ns                  ; 2.480 ns                ;
; 1.882 ns                                ; 182.95 MHz ( period = 5.466 ns )                    ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[1]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.351 ns                  ; 2.469 ns                ;
; 1.923 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg10 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.361 ns                  ; 2.438 ns                ;
; 1.923 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg9  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.361 ns                  ; 2.438 ns                ;
; 1.923 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg8  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.361 ns                  ; 2.438 ns                ;
; 1.923 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg7  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.361 ns                  ; 2.438 ns                ;
; 1.923 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg6  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.361 ns                  ; 2.438 ns                ;
; 1.923 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg5  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.361 ns                  ; 2.438 ns                ;
; 1.923 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg4  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.361 ns                  ; 2.438 ns                ;
; 1.923 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg3  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.361 ns                  ; 2.438 ns                ;
; 1.923 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg2  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.361 ns                  ; 2.438 ns                ;
; 1.923 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg1  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.361 ns                  ; 2.438 ns                ;
; 1.923 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                          ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg0  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.361 ns                  ; 2.438 ns                ;
; 2.297 ns                                ; 144.24 MHz ( period = 6.933 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[5]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 8.978 ns                  ; 6.681 ns                ;
; 2.340 ns                                ; 145.14 MHz ( period = 6.890 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[4] ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[5]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 8.966 ns                  ; 6.626 ns                ;
; 2.355 ns                                ; 145.45 MHz ( period = 6.875 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[3]                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[5]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 8.966 ns                  ; 6.611 ns                ;
; 2.395 ns                                ; 146.31 MHz ( period = 6.835 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[5]                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[5]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 8.966 ns                  ; 6.571 ns                ;
; 2.406 ns                                ; 226.35 MHz ( period = 4.418 ns )                    ; SDRAM_Controller:U5|readcamerafifo_t                                                                                                        ; SDRAM_Controller:U5|ReadCameraFIFO                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 4.615 ns                    ; 4.361 ns                  ; 1.955 ns                ;
; 2.446 ns                                ; 147.41 MHz ( period = 6.784 ns )                    ; Controller:U6|WR[0]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[5]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 8.978 ns                  ; 6.532 ns                ;
; 2.603 ns                                ; 150.90 MHz ( period = 6.627 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[3]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 8.978 ns                  ; 6.375 ns                ;
; 2.608 ns                                ; 151.01 MHz ( period = 6.622 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[4]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 8.978 ns                  ; 6.370 ns                ;
; 2.617 ns                                ; 151.22 MHz ( period = 6.613 ns )                    ; Controller:U6|WR[2]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[5]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 8.978 ns                  ; 6.361 ns                ;
; 2.635 ns                                ; 151.63 MHz ( period = 6.595 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg1   ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.031 ns                  ; 6.396 ns                ;
; 2.635 ns                                ; 151.63 MHz ( period = 6.595 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg10 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.051 ns                  ; 6.416 ns                ;
; 2.635 ns                                ; 151.63 MHz ( period = 6.595 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg9  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.051 ns                  ; 6.416 ns                ;
; 2.635 ns                                ; 151.63 MHz ( period = 6.595 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg8  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.051 ns                  ; 6.416 ns                ;
; 2.635 ns                                ; 151.63 MHz ( period = 6.595 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg7  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.051 ns                  ; 6.416 ns                ;
; 2.635 ns                                ; 151.63 MHz ( period = 6.595 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg6  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.051 ns                  ; 6.416 ns                ;
; 2.635 ns                                ; 151.63 MHz ( period = 6.595 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg5  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.051 ns                  ; 6.416 ns                ;
; 2.635 ns                                ; 151.63 MHz ( period = 6.595 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg4  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.051 ns                  ; 6.416 ns                ;
; 2.635 ns                                ; 151.63 MHz ( period = 6.595 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg3  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.051 ns                  ; 6.416 ns                ;
; 2.635 ns                                ; 151.63 MHz ( period = 6.595 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg2  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.051 ns                  ; 6.416 ns                ;
; 2.635 ns                                ; 151.63 MHz ( period = 6.595 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg1  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.051 ns                  ; 6.416 ns                ;
; 2.635 ns                                ; 151.63 MHz ( period = 6.595 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg0  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.051 ns                  ; 6.416 ns                ;
; 2.635 ns                                ; 151.63 MHz ( period = 6.595 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg0   ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.031 ns                  ; 6.396 ns                ;
; 2.635 ns                                ; 151.63 MHz ( period = 6.595 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_we_reg        ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.051 ns                  ; 6.416 ns                ;
; 2.646 ns                                ; 151.88 MHz ( period = 6.584 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[4] ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[3]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 8.966 ns                  ; 6.320 ns                ;
; 2.651 ns                                ; 152.00 MHz ( period = 6.579 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[4] ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[4]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 8.966 ns                  ; 6.315 ns                ;
; 2.653 ns                                ; 152.05 MHz ( period = 6.577 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg1   ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.017 ns                  ; 6.364 ns                ;
; 2.653 ns                                ; 152.05 MHz ( period = 6.577 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg10 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.037 ns                  ; 6.384 ns                ;
; 2.653 ns                                ; 152.05 MHz ( period = 6.577 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg9  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.037 ns                  ; 6.384 ns                ;
; 2.653 ns                                ; 152.05 MHz ( period = 6.577 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg8  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.037 ns                  ; 6.384 ns                ;
; 2.653 ns                                ; 152.05 MHz ( period = 6.577 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg7  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.037 ns                  ; 6.384 ns                ;
; 2.653 ns                                ; 152.05 MHz ( period = 6.577 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg6  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.037 ns                  ; 6.384 ns                ;
; 2.653 ns                                ; 152.05 MHz ( period = 6.577 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg5  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.037 ns                  ; 6.384 ns                ;
; 2.653 ns                                ; 152.05 MHz ( period = 6.577 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg4  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.037 ns                  ; 6.384 ns                ;
; 2.653 ns                                ; 152.05 MHz ( period = 6.577 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg3  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.037 ns                  ; 6.384 ns                ;
; 2.653 ns                                ; 152.05 MHz ( period = 6.577 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg2  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.037 ns                  ; 6.384 ns                ;
; 2.653 ns                                ; 152.05 MHz ( period = 6.577 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg1  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.037 ns                  ; 6.384 ns                ;
; 2.653 ns                                ; 152.05 MHz ( period = 6.577 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg0  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.037 ns                  ; 6.384 ns                ;
; 2.653 ns                                ; 152.05 MHz ( period = 6.577 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg0   ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.017 ns                  ; 6.364 ns                ;
; 2.653 ns                                ; 152.05 MHz ( period = 6.577 ns )                    ; Controller:U6|WR[3]                                                                                                                         ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_we_reg        ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 9.230 ns                    ; 9.037 ns                  ; 6.384 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                             ;                                                                                                                                                                         ;                                                     ;                                                     ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                         ; To                                                                                                                                                                      ; From Clock                                          ; To Clock                                            ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 0.973 ns                                ; None                                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[0]                                ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 4.615 ns                    ; 4.353 ns                  ; 3.380 ns                ;
; 0.984 ns                                ; None                                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[1]                                ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 4.615 ns                    ; 4.353 ns                  ; 3.369 ns                ;
; 1.068 ns                                ; None                                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[2]                                ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 4.615 ns                    ; 4.350 ns                  ; 3.282 ns                ;
; 1.106 ns                                ; None                                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_brp|dffe19a[2]                                ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 4.615 ns                    ; 4.350 ns                  ; 3.244 ns                ;
; 1.203 ns                                ; None                                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[3]                                ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 4.615 ns                    ; 4.353 ns                  ; 3.150 ns                ;
; 1.228 ns                                ; None                                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[4]                                ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 4.615 ns                    ; 4.353 ns                  ; 3.125 ns                ;
; 1.248 ns                                ; None                                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_brp|dffe19a[0]                                ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 4.615 ns                    ; 4.351 ns                  ; 3.103 ns                ;
; 1.272 ns                                ; None                                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_brp|dffe19a[4]                                ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 4.615 ns                    ; 4.350 ns                  ; 3.078 ns                ;
; 1.327 ns                                ; None                                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_brp|dffe19a[1]                                ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 4.615 ns                    ; 4.351 ns                  ; 3.024 ns                ;
; 1.464 ns                                ; None                                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_brp|dffe19a[3]                                ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 4.615 ns                    ; 4.351 ns                  ; 2.887 ns                ;
; 1.471 ns                                ; None                                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[5]                                ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 4.615 ns                    ; 4.350 ns                  ; 2.879 ns                ;
; 1.516 ns                                ; None                                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[6]                                ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 4.615 ns                    ; 4.353 ns                  ; 2.837 ns                ;
; 1.601 ns                                ; None                                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_brp|dffe19a[7]                                ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 4.615 ns                    ; 4.350 ns                  ; 2.749 ns                ;
; 1.686 ns                                ; None                                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_brp|dffe19a[8]                                ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 4.615 ns                    ; 4.351 ns                  ; 2.665 ns                ;
; 1.733 ns                                ; None                                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_brp|dffe19a[5]                                ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 4.615 ns                    ; 4.351 ns                  ; 2.618 ns                ;
; 1.818 ns                                ; None                                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[9]                                ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 4.615 ns                    ; 4.353 ns                  ; 2.535 ns                ;
; 1.869 ns                                ; None                                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_brp|dffe19a[6]                                ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 4.615 ns                    ; 4.351 ns                  ; 2.482 ns                ;
; 1.899 ns                                ; None                                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_brp|dffe19a[10]                               ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 4.615 ns                    ; 4.354 ns                  ; 2.455 ns                ;
; 1.956 ns                                ; None                                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[7]                                ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 4.615 ns                    ; 4.351 ns                  ; 2.395 ns                ;
; 2.034 ns                                ; None                                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[8]                                ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 4.615 ns                    ; 4.351 ns                  ; 2.317 ns                ;
; 2.076 ns                                ; None                                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_brp|dffe19a[9]                                ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 4.615 ns                    ; 4.351 ns                  ; 2.275 ns                ;
; 2.249 ns                                ; None                                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[10]                               ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 4.615 ns                    ; 4.351 ns                  ; 2.102 ns                ;
; 2.810 ns                                ; 121.57 MHz ( period = 8.226 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.659 ns                  ; 3.849 ns                ;
; 2.850 ns                                ; 122.76 MHz ( period = 8.146 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.659 ns                  ; 3.809 ns                ;
; 2.865 ns                                ; 123.21 MHz ( period = 8.116 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.659 ns                  ; 3.794 ns                ;
; 2.865 ns                                ; 123.21 MHz ( period = 8.116 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.659 ns                  ; 3.794 ns                ;
; 3.001 ns                                ; 127.49 MHz ( period = 7.844 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.660 ns                  ; 3.659 ns                ;
; 3.275 ns                                ; 137.06 MHz ( period = 7.296 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.659 ns                  ; 3.384 ns                ;
; 3.337 ns                                ; 139.43 MHz ( period = 7.172 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg10 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.667 ns                  ; 3.330 ns                ;
; 3.337 ns                                ; 139.43 MHz ( period = 7.172 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg9  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.667 ns                  ; 3.330 ns                ;
; 3.337 ns                                ; 139.43 MHz ( period = 7.172 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg8  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.667 ns                  ; 3.330 ns                ;
; 3.337 ns                                ; 139.43 MHz ( period = 7.172 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg7  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.667 ns                  ; 3.330 ns                ;
; 3.337 ns                                ; 139.43 MHz ( period = 7.172 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg6  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.667 ns                  ; 3.330 ns                ;
; 3.337 ns                                ; 139.43 MHz ( period = 7.172 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg5  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.667 ns                  ; 3.330 ns                ;
; 3.337 ns                                ; 139.43 MHz ( period = 7.172 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg4  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.667 ns                  ; 3.330 ns                ;
; 3.337 ns                                ; 139.43 MHz ( period = 7.172 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg3  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.667 ns                  ; 3.330 ns                ;
; 3.337 ns                                ; 139.43 MHz ( period = 7.172 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg2  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.667 ns                  ; 3.330 ns                ;
; 3.337 ns                                ; 139.43 MHz ( period = 7.172 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg1  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.667 ns                  ; 3.330 ns                ;
; 3.337 ns                                ; 139.43 MHz ( period = 7.172 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg0  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.667 ns                  ; 3.330 ns                ;
; 3.523 ns                                ; 147.06 MHz ( period = 6.800 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[5]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.633 ns                  ; 3.110 ns                ;
; 3.523 ns                                ; 147.06 MHz ( period = 6.800 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[4]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.633 ns                  ; 3.110 ns                ;
; 3.531 ns                                ; 147.41 MHz ( period = 6.784 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.631 ns                  ; 3.100 ns                ;
; 3.531 ns                                ; 147.41 MHz ( period = 6.784 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[6]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.631 ns                  ; 3.100 ns                ;
; 3.574 ns                                ; 149.30 MHz ( period = 6.698 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[1]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.647 ns                  ; 3.073 ns                ;
; 3.574 ns                                ; 149.30 MHz ( period = 6.698 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[0]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.647 ns                  ; 3.073 ns                ;
; 3.689 ns                                ; 154.61 MHz ( period = 6.468 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[7]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.654 ns                  ; 2.965 ns                ;
; 3.689 ns                                ; 154.61 MHz ( period = 6.468 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[6]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.654 ns                  ; 2.965 ns                ;
; 3.689 ns                                ; 154.61 MHz ( period = 6.468 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[11]                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.654 ns                  ; 2.965 ns                ;
; 3.689 ns                                ; 154.61 MHz ( period = 6.468 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[0]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.654 ns                  ; 2.965 ns                ;
; 3.689 ns                                ; 154.61 MHz ( period = 6.468 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[1]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.654 ns                  ; 2.965 ns                ;
; 3.689 ns                                ; 154.61 MHz ( period = 6.468 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[2]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.654 ns                  ; 2.965 ns                ;
; 3.689 ns                                ; 154.61 MHz ( period = 6.468 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[3]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.654 ns                  ; 2.965 ns                ;
; 3.731 ns                                ; 156.64 MHz ( period = 6.384 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg10 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.653 ns                  ; 2.922 ns                ;
; 3.731 ns                                ; 156.64 MHz ( period = 6.384 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg9  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.653 ns                  ; 2.922 ns                ;
; 3.731 ns                                ; 156.64 MHz ( period = 6.384 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg8  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.653 ns                  ; 2.922 ns                ;
; 3.731 ns                                ; 156.64 MHz ( period = 6.384 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg7  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.653 ns                  ; 2.922 ns                ;
; 3.731 ns                                ; 156.64 MHz ( period = 6.384 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg6  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.653 ns                  ; 2.922 ns                ;
; 3.731 ns                                ; 156.64 MHz ( period = 6.384 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg5  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.653 ns                  ; 2.922 ns                ;
; 3.731 ns                                ; 156.64 MHz ( period = 6.384 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg4  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.653 ns                  ; 2.922 ns                ;
; 3.731 ns                                ; 156.64 MHz ( period = 6.384 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg3  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.653 ns                  ; 2.922 ns                ;
; 3.731 ns                                ; 156.64 MHz ( period = 6.384 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg2  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.653 ns                  ; 2.922 ns                ;
; 3.731 ns                                ; 156.64 MHz ( period = 6.384 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg1  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.653 ns                  ; 2.922 ns                ;
; 3.731 ns                                ; 156.64 MHz ( period = 6.384 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg0  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.653 ns                  ; 2.922 ns                ;
; 3.747 ns                                ; 157.43 MHz ( period = 6.352 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.660 ns                  ; 2.913 ns                ;
; 3.749 ns                                ; 157.53 MHz ( period = 6.348 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.660 ns                  ; 2.911 ns                ;
; 3.869 ns                                ; 163.72 MHz ( period = 6.108 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.659 ns                  ; 2.790 ns                ;
; 3.986 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[3]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.653 ns                  ; 2.667 ns                ;
; 3.986 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[2]                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.653 ns                  ; 2.667 ns                ;
; 4.046 ns                                ; 173.79 MHz ( period = 5.754 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[10]                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.653 ns                  ; 2.607 ns                ;
; 4.046 ns                                ; 173.79 MHz ( period = 5.754 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[8]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.653 ns                  ; 2.607 ns                ;
; 4.046 ns                                ; 173.79 MHz ( period = 5.754 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[9]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.653 ns                  ; 2.607 ns                ;
; 4.046 ns                                ; 173.79 MHz ( period = 5.754 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[4]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.653 ns                  ; 2.607 ns                ;
; 4.046 ns                                ; 173.79 MHz ( period = 5.754 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[5]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.653 ns                  ; 2.607 ns                ;
; 4.150 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg10 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.651 ns                  ; 2.501 ns                ;
; 4.150 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg9  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.651 ns                  ; 2.501 ns                ;
; 4.150 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg8  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.651 ns                  ; 2.501 ns                ;
; 4.150 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg7  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.651 ns                  ; 2.501 ns                ;
; 4.150 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg6  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.651 ns                  ; 2.501 ns                ;
; 4.150 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg5  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.651 ns                  ; 2.501 ns                ;
; 4.150 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg4  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.651 ns                  ; 2.501 ns                ;
; 4.150 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg3  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.651 ns                  ; 2.501 ns                ;
; 4.150 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg2  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.651 ns                  ; 2.501 ns                ;
; 4.150 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg1  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.651 ns                  ; 2.501 ns                ;
; 4.150 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg0  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.651 ns                  ; 2.501 ns                ;
; 4.153 ns                                ; 180.51 MHz ( period = 5.540 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.660 ns                  ; 2.507 ns                ;
; 4.430 ns                                ; 200.56 MHz ( period = 4.986 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a0                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.660 ns                  ; 2.230 ns                ;
; 4.430 ns                                ; 200.56 MHz ( period = 4.986 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a1                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.660 ns                  ; 2.230 ns                ;
; 4.430 ns                                ; 200.56 MHz ( period = 4.986 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a2                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.660 ns                  ; 2.230 ns                ;
; 4.430 ns                                ; 200.56 MHz ( period = 4.986 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|parity5                                                     ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.660 ns                  ; 2.230 ns                ;
; 4.430 ns                                ; 200.56 MHz ( period = 4.986 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.660 ns                  ; 2.230 ns                ;
; 4.453 ns                                ; 202.43 MHz ( period = 4.940 ns )                    ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[1]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.660 ns                  ; 2.207 ns                ;
; 4.606 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg10 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.673 ns                  ; 2.067 ns                ;
; 4.606 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg9  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.673 ns                  ; 2.067 ns                ;
; 4.606 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg8  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.673 ns                  ; 2.067 ns                ;
; 4.606 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg7  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.673 ns                  ; 2.067 ns                ;
; 4.606 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg6  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.673 ns                  ; 2.067 ns                ;
; 4.606 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg5  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.673 ns                  ; 2.067 ns                ;
; 4.606 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg4  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.673 ns                  ; 2.067 ns                ;
; 4.606 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg3  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.673 ns                  ; 2.067 ns                ;
; 4.606 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg2  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.673 ns                  ; 2.067 ns                ;
; 4.606 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg1  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.673 ns                  ; 2.067 ns                ;
; 4.606 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Controller:U6|clk36m_t                                                                                                                       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg0  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 6.923 ns                    ; 6.673 ns                  ; 2.067 ns                ;
; 6.520 ns                                ; 136.50 MHz ( period = 7.326 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 7.068 ns                ;
; 6.560 ns                                ; 137.25 MHz ( period = 7.286 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 7.028 ns                ;
; 6.562 ns                                ; 137.29 MHz ( period = 7.284 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[9]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 7.026 ns                ;
; 6.564 ns                                ; 137.32 MHz ( period = 7.282 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[5]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 7.024 ns                ;
; 6.575 ns                                ; 137.53 MHz ( period = 7.271 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 7.013 ns                ;
; 6.575 ns                                ; 137.53 MHz ( period = 7.271 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 7.013 ns                ;
; 6.602 ns                                ; 138.05 MHz ( period = 7.244 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[9]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.986 ns                ;
; 6.604 ns                                ; 138.08 MHz ( period = 7.242 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[5]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.984 ns                ;
; 6.617 ns                                ; 138.33 MHz ( period = 7.229 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[9]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.971 ns                ;
; 6.617 ns                                ; 138.33 MHz ( period = 7.229 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[9]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.971 ns                ;
; 6.619 ns                                ; 138.37 MHz ( period = 7.227 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[5]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.969 ns                ;
; 6.619 ns                                ; 138.37 MHz ( period = 7.227 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[5]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.969 ns                ;
; 6.622 ns                                ; 138.43 MHz ( period = 7.224 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[9]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.966 ns                ;
; 6.662 ns                                ; 139.20 MHz ( period = 7.184 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[9]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.926 ns                ;
; 6.677 ns                                ; 139.49 MHz ( period = 7.169 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[9]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.911 ns                ;
; 6.677 ns                                ; 139.49 MHz ( period = 7.169 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[9]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.911 ns                ;
; 6.678 ns                                ; 139.51 MHz ( period = 7.168 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[6]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.587 ns                 ; 6.909 ns                ;
; 6.711 ns                                ; 140.15 MHz ( period = 7.135 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.589 ns                 ; 6.878 ns                ;
; 6.718 ns                                ; 140.29 MHz ( period = 7.128 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[6]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.587 ns                 ; 6.869 ns                ;
; 6.733 ns                                ; 140.59 MHz ( period = 7.113 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[6]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.587 ns                 ; 6.854 ns                ;
; 6.733 ns                                ; 140.59 MHz ( period = 7.113 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[6]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.587 ns                 ; 6.854 ns                ;
; 6.740 ns                                ; 140.73 MHz ( period = 7.106 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[7]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.587 ns                 ; 6.847 ns                ;
; 6.753 ns                                ; 140.98 MHz ( period = 7.093 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[9]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.589 ns                 ; 6.836 ns                ;
; 6.755 ns                                ; 141.02 MHz ( period = 7.091 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[5]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.589 ns                 ; 6.834 ns                ;
; 6.780 ns                                ; 141.52 MHz ( period = 7.066 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[7]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.587 ns                 ; 6.807 ns                ;
; 6.795 ns                                ; 141.82 MHz ( period = 7.051 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[7]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.587 ns                 ; 6.792 ns                ;
; 6.795 ns                                ; 141.82 MHz ( period = 7.051 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[7]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.587 ns                 ; 6.792 ns                ;
; 6.813 ns                                ; 142.19 MHz ( period = 7.033 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[9]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.589 ns                 ; 6.776 ns                ;
; 6.869 ns                                ; 143.33 MHz ( period = 6.977 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[6]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.719 ns                ;
; 6.875 ns                                ; 143.45 MHz ( period = 6.971 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[11] ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.713 ns                ;
; 6.912 ns                                ; 144.22 MHz ( period = 6.934 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[10]                                                  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.676 ns                ;
; 6.915 ns                                ; 144.28 MHz ( period = 6.931 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[11] ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.673 ns                ;
; 6.930 ns                                ; 144.59 MHz ( period = 6.916 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[11] ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.658 ns                ;
; 6.930 ns                                ; 144.59 MHz ( period = 6.916 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[11] ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.658 ns                ;
; 6.931 ns                                ; 144.61 MHz ( period = 6.915 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[7]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.657 ns                ;
; 6.952 ns                                ; 145.05 MHz ( period = 6.894 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[10]                                                  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.636 ns                ;
; 6.967 ns                                ; 145.37 MHz ( period = 6.879 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[10]                                                  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.621 ns                ;
; 6.967 ns                                ; 145.37 MHz ( period = 6.879 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[10]                                                  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.621 ns                ;
; 6.985 ns                                ; 145.75 MHz ( period = 6.861 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.603 ns                ;
; 6.988 ns                                ; 145.82 MHz ( period = 6.858 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[4]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.600 ns                ;
; 7.027 ns                                ; 146.65 MHz ( period = 6.819 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[9]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.561 ns                ;
; 7.028 ns                                ; 146.67 MHz ( period = 6.818 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[4]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.560 ns                ;
; 7.029 ns                                ; 146.69 MHz ( period = 6.817 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[5]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.559 ns                ;
; 7.041 ns                                ; 146.95 MHz ( period = 6.805 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[11]                                                  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.587 ns                 ; 6.546 ns                ;
; 7.041 ns                                ; 146.95 MHz ( period = 6.805 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[8]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.547 ns                ;
; 7.043 ns                                ; 146.99 MHz ( period = 6.803 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[4]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.545 ns                ;
; 7.043 ns                                ; 146.99 MHz ( period = 6.803 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[4]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.545 ns                ;
; 7.047 ns                                ; 147.08 MHz ( period = 6.799 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg10 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.549 ns                ;
; 7.047 ns                                ; 147.08 MHz ( period = 6.799 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg9  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.549 ns                ;
; 7.047 ns                                ; 147.08 MHz ( period = 6.799 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg8  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.549 ns                ;
; 7.047 ns                                ; 147.08 MHz ( period = 6.799 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg7  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.549 ns                ;
; 7.047 ns                                ; 147.08 MHz ( period = 6.799 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg6  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.549 ns                ;
; 7.047 ns                                ; 147.08 MHz ( period = 6.799 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg5  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.549 ns                ;
; 7.047 ns                                ; 147.08 MHz ( period = 6.799 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg4  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.549 ns                ;
; 7.047 ns                                ; 147.08 MHz ( period = 6.799 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg3  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.549 ns                ;
; 7.047 ns                                ; 147.08 MHz ( period = 6.799 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg2  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.549 ns                ;
; 7.047 ns                                ; 147.08 MHz ( period = 6.799 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg1  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.549 ns                ;
; 7.047 ns                                ; 147.08 MHz ( period = 6.799 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg0  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.549 ns                ;
; 7.066 ns                                ; 147.49 MHz ( period = 6.780 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[11] ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.589 ns                 ; 6.523 ns                ;
; 7.081 ns                                ; 147.82 MHz ( period = 6.765 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[11]                                                  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.587 ns                 ; 6.506 ns                ;
; 7.081 ns                                ; 147.82 MHz ( period = 6.765 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[8]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.507 ns                ;
; 7.087 ns                                ; 147.95 MHz ( period = 6.759 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[9]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.501 ns                ;
; 7.089 ns                                ; 147.99 MHz ( period = 6.757 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[9]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg10 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.507 ns                ;
; 7.089 ns                                ; 147.99 MHz ( period = 6.757 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[9]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg9  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.507 ns                ;
; 7.089 ns                                ; 147.99 MHz ( period = 6.757 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[9]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg8  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.507 ns                ;
; 7.089 ns                                ; 147.99 MHz ( period = 6.757 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[9]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg7  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.507 ns                ;
; 7.089 ns                                ; 147.99 MHz ( period = 6.757 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[9]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg6  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.507 ns                ;
; 7.089 ns                                ; 147.99 MHz ( period = 6.757 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[9]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg5  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.507 ns                ;
; 7.089 ns                                ; 147.99 MHz ( period = 6.757 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[9]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg4  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.507 ns                ;
; 7.089 ns                                ; 147.99 MHz ( period = 6.757 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[9]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg3  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.507 ns                ;
; 7.089 ns                                ; 147.99 MHz ( period = 6.757 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[9]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg2  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.507 ns                ;
; 7.089 ns                                ; 147.99 MHz ( period = 6.757 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[9]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg1  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.507 ns                ;
; 7.089 ns                                ; 147.99 MHz ( period = 6.757 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[9]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg0  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.507 ns                ;
; 7.091 ns                                ; 148.04 MHz ( period = 6.755 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[5]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg10 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.505 ns                ;
; 7.091 ns                                ; 148.04 MHz ( period = 6.755 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[5]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg9  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.505 ns                ;
; 7.091 ns                                ; 148.04 MHz ( period = 6.755 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[5]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg8  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.505 ns                ;
; 7.091 ns                                ; 148.04 MHz ( period = 6.755 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[5]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg7  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.505 ns                ;
; 7.091 ns                                ; 148.04 MHz ( period = 6.755 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[5]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg6  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.505 ns                ;
; 7.091 ns                                ; 148.04 MHz ( period = 6.755 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[5]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg5  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.505 ns                ;
; 7.091 ns                                ; 148.04 MHz ( period = 6.755 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[5]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg4  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.505 ns                ;
; 7.091 ns                                ; 148.04 MHz ( period = 6.755 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[5]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg3  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.505 ns                ;
; 7.091 ns                                ; 148.04 MHz ( period = 6.755 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[5]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg2  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.505 ns                ;
; 7.091 ns                                ; 148.04 MHz ( period = 6.755 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[5]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg1  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.505 ns                ;
; 7.091 ns                                ; 148.04 MHz ( period = 6.755 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[5]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg0  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.505 ns                ;
; 7.096 ns                                ; 148.15 MHz ( period = 6.750 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[11]                                                  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.587 ns                 ; 6.491 ns                ;
; 7.096 ns                                ; 148.15 MHz ( period = 6.750 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[8]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.492 ns                ;
; 7.096 ns                                ; 148.15 MHz ( period = 6.750 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[11]                                                  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.587 ns                 ; 6.491 ns                ;
; 7.096 ns                                ; 148.15 MHz ( period = 6.750 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[8]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.588 ns                 ; 6.492 ns                ;
; 7.103 ns                                ; 148.30 MHz ( period = 6.743 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[10]                                                  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.589 ns                 ; 6.486 ns                ;
; 7.143 ns                                ; 149.19 MHz ( period = 6.703 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[6]                                                   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.587 ns                 ; 6.444 ns                ;
; 7.149 ns                                ; 149.32 MHz ( period = 6.697 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[9]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg10 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.447 ns                ;
; 7.149 ns                                ; 149.32 MHz ( period = 6.697 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[9]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg9  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.447 ns                ;
; 7.149 ns                                ; 149.32 MHz ( period = 6.697 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[9]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg8  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.447 ns                ;
; 7.149 ns                                ; 149.32 MHz ( period = 6.697 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[9]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg7  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.447 ns                ;
; 7.149 ns                                ; 149.32 MHz ( period = 6.697 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[9]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg6  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.447 ns                ;
; 7.149 ns                                ; 149.32 MHz ( period = 6.697 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[9]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg5  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.447 ns                ;
; 7.149 ns                                ; 149.32 MHz ( period = 6.697 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[9]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg4  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.447 ns                ;
; 7.149 ns                                ; 149.32 MHz ( period = 6.697 ns )                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[9]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg3  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 13.846 ns                   ; 13.596 ns                 ; 6.447 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                              ;                                                                                                                                                                         ;                                                     ;                                                     ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                            ; To                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 ; Camera:U1|temp_data[0]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg6 ; Camera:U1|temp_data[0]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg5 ; Camera:U1|temp_data[0]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg4 ; Camera:U1|temp_data[0]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg3 ; Camera:U1|temp_data[0]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg2 ; Camera:U1|temp_data[0]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg1 ; Camera:U1|temp_data[0]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg0 ; Camera:U1|temp_data[0]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 ; Camera:U1|temp_data[1]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg6 ; Camera:U1|temp_data[1]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg5 ; Camera:U1|temp_data[1]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg4 ; Camera:U1|temp_data[1]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg3 ; Camera:U1|temp_data[1]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg2 ; Camera:U1|temp_data[1]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg1 ; Camera:U1|temp_data[1]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg0 ; Camera:U1|temp_data[1]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 ; Camera:U1|temp_data[2]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg6 ; Camera:U1|temp_data[2]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg5 ; Camera:U1|temp_data[2]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg4 ; Camera:U1|temp_data[2]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg3 ; Camera:U1|temp_data[2]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg2 ; Camera:U1|temp_data[2]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg1 ; Camera:U1|temp_data[2]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg0 ; Camera:U1|temp_data[2]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 ; Camera:U1|temp_data[3]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg6 ; Camera:U1|temp_data[3]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg5 ; Camera:U1|temp_data[3]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg4 ; Camera:U1|temp_data[3]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg3 ; Camera:U1|temp_data[3]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg2 ; Camera:U1|temp_data[3]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg1 ; Camera:U1|temp_data[3]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg0 ; Camera:U1|temp_data[3]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 ; Camera:U1|temp_data[4]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg6 ; Camera:U1|temp_data[4]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg5 ; Camera:U1|temp_data[4]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg4 ; Camera:U1|temp_data[4]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg3 ; Camera:U1|temp_data[4]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg2 ; Camera:U1|temp_data[4]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg1 ; Camera:U1|temp_data[4]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg0 ; Camera:U1|temp_data[4]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 ; Camera:U1|temp_data[5]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg6 ; Camera:U1|temp_data[5]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg5 ; Camera:U1|temp_data[5]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg4 ; Camera:U1|temp_data[5]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg3 ; Camera:U1|temp_data[5]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg2 ; Camera:U1|temp_data[5]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg1 ; Camera:U1|temp_data[5]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg0 ; Camera:U1|temp_data[5]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 ; Camera:U1|temp_data[6]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg6 ; Camera:U1|temp_data[6]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg5 ; Camera:U1|temp_data[6]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg4 ; Camera:U1|temp_data[6]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg3 ; Camera:U1|temp_data[6]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg2 ; Camera:U1|temp_data[6]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg1 ; Camera:U1|temp_data[6]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg0 ; Camera:U1|temp_data[6]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 ; Camera:U1|temp_data[7]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg6 ; Camera:U1|temp_data[7]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg5 ; Camera:U1|temp_data[7]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg4 ; Camera:U1|temp_data[7]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg3 ; Camera:U1|temp_data[7]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg2 ; Camera:U1|temp_data[7]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg1 ; Camera:U1|temp_data[7]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg0 ; Camera:U1|temp_data[7]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 ; Camera:U1|temp_data[8]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg6 ; Camera:U1|temp_data[8]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg5 ; Camera:U1|temp_data[8]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg4 ; Camera:U1|temp_data[8]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg3 ; Camera:U1|temp_data[8]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg2 ; Camera:U1|temp_data[8]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg1 ; Camera:U1|temp_data[8]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg0 ; Camera:U1|temp_data[8]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 ; Camera:U1|temp_data[9]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg6 ; Camera:U1|temp_data[9]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg5 ; Camera:U1|temp_data[9]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg4 ; Camera:U1|temp_data[9]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg3 ; Camera:U1|temp_data[9]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg2 ; Camera:U1|temp_data[9]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg1 ; Camera:U1|temp_data[9]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg0 ; Camera:U1|temp_data[9]                                                                          ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 ; Camera:U1|temp_data[10]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg6 ; Camera:U1|temp_data[10]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg5 ; Camera:U1|temp_data[10]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg4 ; Camera:U1|temp_data[10]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg3 ; Camera:U1|temp_data[10]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg2 ; Camera:U1|temp_data[10]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg1 ; Camera:U1|temp_data[10]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg0 ; Camera:U1|temp_data[10]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 ; Camera:U1|temp_data[11]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg6 ; Camera:U1|temp_data[11]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg5 ; Camera:U1|temp_data[11]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg4 ; Camera:U1|temp_data[11]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg3 ; Camera:U1|temp_data[11]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg2 ; Camera:U1|temp_data[11]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg1 ; Camera:U1|temp_data[11]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg0 ; Camera:U1|temp_data[11]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 ; Camera:U1|temp_data[12]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg6 ; Camera:U1|temp_data[12]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg5 ; Camera:U1|temp_data[12]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg4 ; Camera:U1|temp_data[12]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg3 ; Camera:U1|temp_data[12]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg2 ; Camera:U1|temp_data[12]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg1 ; Camera:U1|temp_data[12]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg0 ; Camera:U1|temp_data[12]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 ; Camera:U1|temp_data[13]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg6 ; Camera:U1|temp_data[13]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg5 ; Camera:U1|temp_data[13]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg4 ; Camera:U1|temp_data[13]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg3 ; Camera:U1|temp_data[13]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg2 ; Camera:U1|temp_data[13]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg1 ; Camera:U1|temp_data[13]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg0 ; Camera:U1|temp_data[13]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 ; Camera:U1|temp_data[14]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg6 ; Camera:U1|temp_data[14]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg5 ; Camera:U1|temp_data[14]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg4 ; Camera:U1|temp_data[14]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg3 ; Camera:U1|temp_data[14]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg2 ; Camera:U1|temp_data[14]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg1 ; Camera:U1|temp_data[14]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg0 ; Camera:U1|temp_data[14]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 ; Camera:U1|temp_data[15]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg6 ; Camera:U1|temp_data[15]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg5 ; Camera:U1|temp_data[15]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg4 ; Camera:U1|temp_data[15]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg3 ; Camera:U1|temp_data[15]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg2 ; Camera:U1|temp_data[15]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg1 ; Camera:U1|temp_data[15]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 6.033 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg0 ; Camera:U1|temp_data[15]                                                                         ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.674 ns                  ; 3.641 ns                ;
; 7.579 ns                                ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[6]                                                                         ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg6 ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.750 ns                  ; 2.171 ns                ;
; 7.581 ns                                ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[7]                                                                         ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.750 ns                  ; 2.169 ns                ;
; 8.229 ns                                ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[1]                                                                         ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg1 ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.750 ns                  ; 1.521 ns                ;
; 8.266 ns                                ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[2]                                                                         ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg2 ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.750 ns                  ; 1.484 ns                ;
; 8.271 ns                                ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[5]                                                                         ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg5 ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.750 ns                  ; 1.479 ns                ;
; 8.296 ns                                ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[4]                                                                         ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg4 ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.750 ns                  ; 1.454 ns                ;
; 8.297 ns                                ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[3]                                                                         ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg3 ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.750 ns                  ; 1.453 ns                ;
; 8.680 ns                                ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[0]                                                                         ; Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50M     ; CLK50M   ; 10.000 ns                   ; 9.750 ns                  ; 1.070 ns                ;
; 13.226 ns                               ; 147.62 MHz ( period = 6.774 ns )                    ; Camera:U1|count_data[4]                                                                         ; Camera:U1|iic_clk_t                                                                             ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.736 ns                 ; 6.510 ns                ;
; 13.484 ns                               ; 153.47 MHz ( period = 6.516 ns )                    ; Camera:U1|temp_data[10]                                                                         ; Camera:U1|iic_data_t                                                                            ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.704 ns                 ; 6.220 ns                ;
; 13.521 ns                               ; 154.34 MHz ( period = 6.479 ns )                    ; Camera:U1|temp_data[12]                                                                         ; Camera:U1|iic_data_t                                                                            ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.704 ns                 ; 6.183 ns                ;
; 13.567 ns                               ; 155.45 MHz ( period = 6.433 ns )                    ; Camera:U1|count_data[1]                                                                         ; Camera:U1|iic_data_t                                                                            ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.736 ns                 ; 6.169 ns                ;
; 13.665 ns                               ; 157.85 MHz ( period = 6.335 ns )                    ; Camera:U1|count_data[2]                                                                         ; Camera:U1|iic_data_t                                                                            ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.736 ns                 ; 6.071 ns                ;
; 13.772 ns                               ; 160.57 MHz ( period = 6.228 ns )                    ; Camera:U1|temp_data[7]                                                                          ; Camera:U1|iic_data_t                                                                            ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.704 ns                 ; 5.932 ns                ;
; 13.911 ns                               ; 164.23 MHz ( period = 6.089 ns )                    ; Camera:U1|temp_data[9]                                                                          ; Camera:U1|iic_data_t                                                                            ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.704 ns                 ; 5.793 ns                ;
; 13.932 ns                               ; 164.80 MHz ( period = 6.068 ns )                    ; Camera:U1|count_data[6]                                                                         ; Camera:U1|iic_clk_t                                                                             ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.736 ns                 ; 5.804 ns                ;
; 13.953 ns                               ; 165.37 MHz ( period = 6.047 ns )                    ; Camera:U1|count_data[3]                                                                         ; Camera:U1|iic_data_t                                                                            ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.736 ns                 ; 5.783 ns                ;
; 14.155 ns                               ; 171.09 MHz ( period = 5.845 ns )                    ; Camera:U1|temp_data[8]                                                                          ; Camera:U1|iic_data_t                                                                            ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.704 ns                 ; 5.549 ns                ;
; 14.215 ns                               ; 172.86 MHz ( period = 5.785 ns )                    ; Camera:U1|count_data[3]                                                                         ; Camera:U1|iic_clk_t                                                                             ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.736 ns                 ; 5.521 ns                ;
; 14.232 ns                               ; 173.37 MHz ( period = 5.768 ns )                    ; Camera:U1|temp_data[6]                                                                          ; Camera:U1|iic_data_t                                                                            ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.704 ns                 ; 5.472 ns                ;
; 14.309 ns                               ; 175.72 MHz ( period = 5.691 ns )                    ; Camera:U1|temp_data[3]                                                                          ; Camera:U1|iic_data_t                                                                            ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.704 ns                 ; 5.395 ns                ;
; 14.321 ns                               ; 176.09 MHz ( period = 5.679 ns )                    ; Camera:U1|count_data[0]                                                                         ; Camera:U1|iic_data_t                                                                            ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.736 ns                 ; 5.415 ns                ;
; 14.355 ns                               ; 177.15 MHz ( period = 5.645 ns )                    ; Camera:U1|count_data[5]                                                                         ; Camera:U1|iic_clk_t                                                                             ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.736 ns                 ; 5.381 ns                ;
; 14.549 ns                               ; 183.45 MHz ( period = 5.451 ns )                    ; Camera:U1|count_data[1]                                                                         ; Camera:U1|ack_t2                                                                                ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.724 ns                 ; 5.175 ns                ;
; 14.563 ns                               ; 183.92 MHz ( period = 5.437 ns )                    ; Camera:U1|count_data[2]                                                                         ; Camera:U1|ack_t1                                                                                ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.736 ns                 ; 5.173 ns                ;
; 14.614 ns                               ; 185.67 MHz ( period = 5.386 ns )                    ; Camera:U1|count_data[1]                                                                         ; Camera:U1|ack_t1                                                                                ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.736 ns                 ; 5.122 ns                ;
; 14.623 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|temp_data[1]                                                                          ; Camera:U1|iic_data_t                                                                            ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.704 ns                 ; 5.081 ns                ;
; 14.775 ns                               ; 191.39 MHz ( period = 5.225 ns )                    ; Camera:U1|temp_data[22]                                                                         ; Camera:U1|iic_data_t                                                                            ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.740 ns                 ; 4.965 ns                ;
; 14.953 ns                               ; 198.14 MHz ( period = 5.047 ns )                    ; Camera:U1|count_data[4]                                                                         ; Camera:U1|iic_link                                                                              ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.736 ns                 ; 4.783 ns                ;
; 14.972 ns                               ; 198.89 MHz ( period = 5.028 ns )                    ; Camera:U1|count_data[1]                                                                         ; Camera:U1|iic_link                                                                              ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.736 ns                 ; 4.764 ns                ;
; 14.972 ns                               ; 198.89 MHz ( period = 5.028 ns )                    ; Camera:U1|count_data[3]                                                                         ; Camera:U1|ack_t1                                                                                ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.736 ns                 ; 4.764 ns                ;
; 14.984 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|temp_data[0]                                                                          ; Camera:U1|iic_data_t                                                                            ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.704 ns                 ; 4.720 ns                ;
; 15.038 ns                               ; 201.53 MHz ( period = 4.962 ns )                    ; Camera:U1|count_data[2]                                                                         ; Camera:U1|ack_t3                                                                                ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.724 ns                 ; 4.686 ns                ;
; 15.102 ns                               ; 204.16 MHz ( period = 4.898 ns )                    ; Camera:U1|count_data[0]                                                                         ; Camera:U1|ack_t3                                                                                ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.724 ns                 ; 4.622 ns                ;
; 15.158 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|temp_data[15]                                                                         ; Camera:U1|iic_data_t                                                                            ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.704 ns                 ; 4.546 ns                ;
; 15.174 ns                               ; 207.21 MHz ( period = 4.826 ns )                    ; Camera:U1|count_data[3]                                                                         ; Camera:U1|ack_t3                                                                                ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.724 ns                 ; 4.550 ns                ;
; 15.178 ns                               ; 207.38 MHz ( period = 4.822 ns )                    ; Camera:U1|count_data[0]                                                                         ; Camera:U1|ack_t2                                                                                ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.724 ns                 ; 4.546 ns                ;
; 15.191 ns                               ; 207.94 MHz ( period = 4.809 ns )                    ; Camera:U1|count_data[2]                                                                         ; Camera:U1|ack_t2                                                                                ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.724 ns                 ; 4.533 ns                ;
; 15.194 ns                               ; 208.07 MHz ( period = 4.806 ns )                    ; Camera:U1|count_data[4]                                                                         ; Camera:U1|ack_t1                                                                                ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.736 ns                 ; 4.542 ns                ;
; 15.206 ns                               ; 208.59 MHz ( period = 4.794 ns )                    ; Camera:U1|count_data[3]                                                                         ; Camera:U1|ack_t2                                                                                ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.724 ns                 ; 4.518 ns                ;
; 15.217 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|temp_data[11]                                                                         ; Camera:U1|iic_data_t                                                                            ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.704 ns                 ; 4.487 ns                ;
; 15.226 ns                               ; 209.47 MHz ( period = 4.774 ns )                    ; Camera:U1|count_data[1]                                                                         ; Camera:U1|iic_end                                                                               ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.724 ns                 ; 4.498 ns                ;
; 15.256 ns                               ; 210.79 MHz ( period = 4.744 ns )                    ; Camera:U1|count_data[2]                                                                         ; Camera:U1|iic_link                                                                              ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.736 ns                 ; 4.480 ns                ;
; 15.296 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[1]                                                                         ; Camera:U1|temp_data[0]                                                                          ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.434 ns                ;
; 15.296 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[1]                                                                         ; Camera:U1|temp_data[1]                                                                          ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.434 ns                ;
; 15.296 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[1]                                                                         ; Camera:U1|temp_data[2]                                                                          ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.434 ns                ;
; 15.296 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[1]                                                                         ; Camera:U1|temp_data[3]                                                                          ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.434 ns                ;
; 15.296 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[1]                                                                         ; Camera:U1|temp_data[4]                                                                          ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.434 ns                ;
; 15.296 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[1]                                                                         ; Camera:U1|temp_data[5]                                                                          ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.434 ns                ;
; 15.296 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[1]                                                                         ; Camera:U1|temp_data[6]                                                                          ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.434 ns                ;
; 15.296 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[1]                                                                         ; Camera:U1|temp_data[7]                                                                          ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.434 ns                ;
; 15.296 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[1]                                                                         ; Camera:U1|temp_data[8]                                                                          ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.434 ns                ;
; 15.296 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[1]                                                                         ; Camera:U1|temp_data[9]                                                                          ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.434 ns                ;
; 15.296 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[1]                                                                         ; Camera:U1|temp_data[10]                                                                         ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.434 ns                ;
; 15.296 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[1]                                                                         ; Camera:U1|temp_data[11]                                                                         ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.434 ns                ;
; 15.296 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[1]                                                                         ; Camera:U1|temp_data[12]                                                                         ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.434 ns                ;
; 15.296 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[1]                                                                         ; Camera:U1|temp_data[13]                                                                         ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.434 ns                ;
; 15.296 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[1]                                                                         ; Camera:U1|temp_data[14]                                                                         ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.434 ns                ;
; 15.296 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[1]                                                                         ; Camera:U1|temp_data[15]                                                                         ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.434 ns                ;
; 15.339 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[4]                                                                         ; Camera:U1|temp_data[0]                                                                          ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.391 ns                ;
; 15.339 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[4]                                                                         ; Camera:U1|temp_data[1]                                                                          ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.391 ns                ;
; 15.339 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[4]                                                                         ; Camera:U1|temp_data[2]                                                                          ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.391 ns                ;
; 15.339 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[4]                                                                         ; Camera:U1|temp_data[3]                                                                          ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.391 ns                ;
; 15.339 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[4]                                                                         ; Camera:U1|temp_data[4]                                                                          ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.391 ns                ;
; 15.339 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[4]                                                                         ; Camera:U1|temp_data[5]                                                                          ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.391 ns                ;
; 15.339 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[4]                                                                         ; Camera:U1|temp_data[6]                                                                          ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.391 ns                ;
; 15.339 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[4]                                                                         ; Camera:U1|temp_data[7]                                                                          ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.391 ns                ;
; 15.339 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[4]                                                                         ; Camera:U1|temp_data[8]                                                                          ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.391 ns                ;
; 15.339 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[4]                                                                         ; Camera:U1|temp_data[9]                                                                          ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.391 ns                ;
; 15.339 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[4]                                                                         ; Camera:U1|temp_data[10]                                                                         ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.391 ns                ;
; 15.339 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[4]                                                                         ; Camera:U1|temp_data[11]                                                                         ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.391 ns                ;
; 15.339 ns                               ; Restricted to 180.05 MHz ( period = 5.55 ns )       ; Camera:U1|count_addr[4]                                                                         ; Camera:U1|temp_data[12]                                                                         ; CLK50M     ; CLK50M   ; 20.000 ns                   ; 19.730 ns                 ; 4.391 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                 ;                                                                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                         ; To                                                                                                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 95.32 MHz ( period = 10.491 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 10.230 ns               ;
; N/A                                     ; 95.33 MHz ( period = 10.490 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                                                ; PCLK       ; PCLK     ; None                        ; None                      ; 10.229 ns               ;
; N/A                                     ; 95.34 MHz ( period = 10.489 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 10.228 ns               ;
; N/A                                     ; 106.15 MHz ( period = 9.421 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_we_reg        ; PCLK       ; PCLK     ; None                        ; None                      ; 9.194 ns                ;
; N/A                                     ; 106.15 MHz ( period = 9.421 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg0   ; PCLK       ; PCLK     ; None                        ; None                      ; 9.174 ns                ;
; N/A                                     ; 106.15 MHz ( period = 9.421 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg0  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.194 ns                ;
; N/A                                     ; 106.15 MHz ( period = 9.421 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg1  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.194 ns                ;
; N/A                                     ; 106.15 MHz ( period = 9.421 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg2  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.194 ns                ;
; N/A                                     ; 106.15 MHz ( period = 9.421 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg3  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.194 ns                ;
; N/A                                     ; 106.15 MHz ( period = 9.421 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg4  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.194 ns                ;
; N/A                                     ; 106.15 MHz ( period = 9.421 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg5  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.194 ns                ;
; N/A                                     ; 106.15 MHz ( period = 9.421 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg6  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.194 ns                ;
; N/A                                     ; 106.15 MHz ( period = 9.421 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg7  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.194 ns                ;
; N/A                                     ; 106.15 MHz ( period = 9.421 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg8  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.194 ns                ;
; N/A                                     ; 106.15 MHz ( period = 9.421 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg9  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.194 ns                ;
; N/A                                     ; 106.15 MHz ( period = 9.421 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg10 ; PCLK       ; PCLK     ; None                        ; None                      ; 9.194 ns                ;
; N/A                                     ; 106.15 MHz ( period = 9.421 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg1   ; PCLK       ; PCLK     ; None                        ; None                      ; 9.174 ns                ;
; N/A                                     ; 106.22 MHz ( period = 9.414 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_we_reg        ; PCLK       ; PCLK     ; None                        ; None                      ; 9.193 ns                ;
; N/A                                     ; 106.22 MHz ( period = 9.414 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg0   ; PCLK       ; PCLK     ; None                        ; None                      ; 9.173 ns                ;
; N/A                                     ; 106.22 MHz ( period = 9.414 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg0  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.193 ns                ;
; N/A                                     ; 106.22 MHz ( period = 9.414 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg1  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.193 ns                ;
; N/A                                     ; 106.22 MHz ( period = 9.414 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg2  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.193 ns                ;
; N/A                                     ; 106.22 MHz ( period = 9.414 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg3  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.193 ns                ;
; N/A                                     ; 106.22 MHz ( period = 9.414 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg4  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.193 ns                ;
; N/A                                     ; 106.22 MHz ( period = 9.414 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg5  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.193 ns                ;
; N/A                                     ; 106.22 MHz ( period = 9.414 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg6  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.193 ns                ;
; N/A                                     ; 106.22 MHz ( period = 9.414 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg7  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.193 ns                ;
; N/A                                     ; 106.22 MHz ( period = 9.414 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg8  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.193 ns                ;
; N/A                                     ; 106.22 MHz ( period = 9.414 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg9  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.193 ns                ;
; N/A                                     ; 106.22 MHz ( period = 9.414 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg10 ; PCLK       ; PCLK     ; None                        ; None                      ; 9.193 ns                ;
; N/A                                     ; 106.22 MHz ( period = 9.414 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1   ; PCLK       ; PCLK     ; None                        ; None                      ; 9.173 ns                ;
; N/A                                     ; 106.53 MHz ( period = 9.387 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_we_reg        ; PCLK       ; PCLK     ; None                        ; None                      ; 9.178 ns                ;
; N/A                                     ; 106.53 MHz ( period = 9.387 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg0   ; PCLK       ; PCLK     ; None                        ; None                      ; 9.158 ns                ;
; N/A                                     ; 106.53 MHz ( period = 9.387 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg0  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.178 ns                ;
; N/A                                     ; 106.53 MHz ( period = 9.387 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg1  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.178 ns                ;
; N/A                                     ; 106.53 MHz ( period = 9.387 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg2  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.178 ns                ;
; N/A                                     ; 106.53 MHz ( period = 9.387 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg3  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.178 ns                ;
; N/A                                     ; 106.53 MHz ( period = 9.387 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg4  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.178 ns                ;
; N/A                                     ; 106.53 MHz ( period = 9.387 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg5  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.178 ns                ;
; N/A                                     ; 106.53 MHz ( period = 9.387 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg6  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.178 ns                ;
; N/A                                     ; 106.53 MHz ( period = 9.387 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg7  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.178 ns                ;
; N/A                                     ; 106.53 MHz ( period = 9.387 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg8  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.178 ns                ;
; N/A                                     ; 106.53 MHz ( period = 9.387 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg9  ; PCLK       ; PCLK     ; None                        ; None                      ; 9.178 ns                ;
; N/A                                     ; 106.53 MHz ( period = 9.387 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg10 ; PCLK       ; PCLK     ; None                        ; None                      ; 9.178 ns                ;
; N/A                                     ; 106.53 MHz ( period = 9.387 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg1   ; PCLK       ; PCLK     ; None                        ; None                      ; 9.158 ns                ;
; N/A                                     ; 107.46 MHz ( period = 9.306 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 9.042 ns                ;
; N/A                                     ; 107.47 MHz ( period = 9.305 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                                                ; PCLK       ; PCLK     ; None                        ; None                      ; 9.041 ns                ;
; N/A                                     ; 107.48 MHz ( period = 9.304 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 9.040 ns                ;
; N/A                                     ; 108.66 MHz ( period = 9.203 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 8.939 ns                ;
; N/A                                     ; 108.67 MHz ( period = 9.202 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                                                ; PCLK       ; PCLK     ; None                        ; None                      ; 8.938 ns                ;
; N/A                                     ; 108.68 MHz ( period = 9.201 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 8.937 ns                ;
; N/A                                     ; 111.41 MHz ( period = 8.976 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                                                ; PCLK       ; PCLK     ; None                        ; None                      ; 8.712 ns                ;
; N/A                                     ; 111.79 MHz ( period = 8.945 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_we_reg        ; PCLK       ; PCLK     ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 111.79 MHz ( period = 8.945 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg0   ; PCLK       ; PCLK     ; None                        ; None                      ; 8.720 ns                ;
; N/A                                     ; 111.79 MHz ( period = 8.945 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg0  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 111.79 MHz ( period = 8.945 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg1  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 111.79 MHz ( period = 8.945 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg2  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 111.79 MHz ( period = 8.945 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg3  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 111.79 MHz ( period = 8.945 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg4  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 111.79 MHz ( period = 8.945 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg5  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 111.79 MHz ( period = 8.945 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg6  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 111.79 MHz ( period = 8.945 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg7  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 111.79 MHz ( period = 8.945 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg8  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 111.79 MHz ( period = 8.945 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg9  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 111.79 MHz ( period = 8.945 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg10 ; PCLK       ; PCLK     ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 111.79 MHz ( period = 8.945 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg1   ; PCLK       ; PCLK     ; None                        ; None                      ; 8.720 ns                ;
; N/A                                     ; 112.23 MHz ( period = 8.910 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[10] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 8.646 ns                ;
; N/A                                     ; 112.25 MHz ( period = 8.909 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[10] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                                                ; PCLK       ; PCLK     ; None                        ; None                      ; 8.645 ns                ;
; N/A                                     ; 112.26 MHz ( period = 8.908 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[10] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 8.644 ns                ;
; N/A                                     ; 112.76 MHz ( period = 8.868 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 8.604 ns                ;
; N/A                                     ; 112.78 MHz ( period = 8.867 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                                                ; PCLK       ; PCLK     ; None                        ; None                      ; 8.603 ns                ;
; N/A                                     ; 112.79 MHz ( period = 8.866 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 8.602 ns                ;
; N/A                                     ; 115.09 MHz ( period = 8.689 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[6]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 8.428 ns                ;
; N/A                                     ; 115.10 MHz ( period = 8.688 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[6]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                                                ; PCLK       ; PCLK     ; None                        ; None                      ; 8.427 ns                ;
; N/A                                     ; 115.11 MHz ( period = 8.687 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[6]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 8.426 ns                ;
; N/A                                     ; 115.93 MHz ( period = 8.626 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[8]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 8.362 ns                ;
; N/A                                     ; 115.94 MHz ( period = 8.625 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[8]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                                                ; PCLK       ; PCLK     ; None                        ; None                      ; 8.361 ns                ;
; N/A                                     ; 115.96 MHz ( period = 8.624 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[8]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 8.360 ns                ;
; N/A                                     ; 116.06 MHz ( period = 8.616 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[4]                                                ; PCLK       ; PCLK     ; None                        ; None                      ; 8.352 ns                ;
; N/A                                     ; 117.00 MHz ( period = 8.547 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[5]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 8.286 ns                ;
; N/A                                     ; 117.01 MHz ( period = 8.546 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[5]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                                                ; PCLK       ; PCLK     ; None                        ; None                      ; 8.285 ns                ;
; N/A                                     ; 117.03 MHz ( period = 8.545 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[5]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 8.284 ns                ;
; N/A                                     ; 118.48 MHz ( period = 8.440 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 8.176 ns                ;
; N/A                                     ; 118.50 MHz ( period = 8.439 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                                                ; PCLK       ; PCLK     ; None                        ; None                      ; 8.175 ns                ;
; N/A                                     ; 118.51 MHz ( period = 8.438 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 8.174 ns                ;
; N/A                                     ; 119.40 MHz ( period = 8.375 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[7]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 8.114 ns                ;
; N/A                                     ; 119.42 MHz ( period = 8.374 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[7]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                                                ; PCLK       ; PCLK     ; None                        ; None                      ; 8.113 ns                ;
; N/A                                     ; 119.43 MHz ( period = 8.373 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[7]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 8.112 ns                ;
; N/A                                     ; 121.42 MHz ( period = 8.236 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_we_reg        ; PCLK       ; PCLK     ; None                        ; None                      ; 8.006 ns                ;
; N/A                                     ; 121.42 MHz ( period = 8.236 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg0   ; PCLK       ; PCLK     ; None                        ; None                      ; 7.986 ns                ;
; N/A                                     ; 121.42 MHz ( period = 8.236 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg0  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.006 ns                ;
; N/A                                     ; 121.42 MHz ( period = 8.236 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg1  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.006 ns                ;
; N/A                                     ; 121.42 MHz ( period = 8.236 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg2  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.006 ns                ;
; N/A                                     ; 121.42 MHz ( period = 8.236 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg3  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.006 ns                ;
; N/A                                     ; 121.42 MHz ( period = 8.236 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg4  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.006 ns                ;
; N/A                                     ; 121.42 MHz ( period = 8.236 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg5  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.006 ns                ;
; N/A                                     ; 121.42 MHz ( period = 8.236 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg6  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.006 ns                ;
; N/A                                     ; 121.42 MHz ( period = 8.236 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg7  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.006 ns                ;
; N/A                                     ; 121.42 MHz ( period = 8.236 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg8  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.006 ns                ;
; N/A                                     ; 121.42 MHz ( period = 8.236 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg9  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.006 ns                ;
; N/A                                     ; 121.42 MHz ( period = 8.236 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg10 ; PCLK       ; PCLK     ; None                        ; None                      ; 8.006 ns                ;
; N/A                                     ; 121.42 MHz ( period = 8.236 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg1   ; PCLK       ; PCLK     ; None                        ; None                      ; 7.986 ns                ;
; N/A                                     ; 121.52 MHz ( period = 8.229 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_we_reg        ; PCLK       ; PCLK     ; None                        ; None                      ; 8.005 ns                ;
; N/A                                     ; 121.52 MHz ( period = 8.229 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg0   ; PCLK       ; PCLK     ; None                        ; None                      ; 7.985 ns                ;
; N/A                                     ; 121.52 MHz ( period = 8.229 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg0  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.005 ns                ;
; N/A                                     ; 121.52 MHz ( period = 8.229 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg1  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.005 ns                ;
; N/A                                     ; 121.52 MHz ( period = 8.229 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg2  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.005 ns                ;
; N/A                                     ; 121.52 MHz ( period = 8.229 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg3  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.005 ns                ;
; N/A                                     ; 121.52 MHz ( period = 8.229 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg4  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.005 ns                ;
; N/A                                     ; 121.52 MHz ( period = 8.229 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg5  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.005 ns                ;
; N/A                                     ; 121.52 MHz ( period = 8.229 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg6  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.005 ns                ;
; N/A                                     ; 121.52 MHz ( period = 8.229 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg7  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.005 ns                ;
; N/A                                     ; 121.52 MHz ( period = 8.229 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg8  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.005 ns                ;
; N/A                                     ; 121.52 MHz ( period = 8.229 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg9  ; PCLK       ; PCLK     ; None                        ; None                      ; 8.005 ns                ;
; N/A                                     ; 121.52 MHz ( period = 8.229 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg10 ; PCLK       ; PCLK     ; None                        ; None                      ; 8.005 ns                ;
; N/A                                     ; 121.52 MHz ( period = 8.229 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1   ; PCLK       ; PCLK     ; None                        ; None                      ; 7.985 ns                ;
; N/A                                     ; 121.92 MHz ( period = 8.202 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_we_reg        ; PCLK       ; PCLK     ; None                        ; None                      ; 7.990 ns                ;
; N/A                                     ; 121.92 MHz ( period = 8.202 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg0   ; PCLK       ; PCLK     ; None                        ; None                      ; 7.970 ns                ;
; N/A                                     ; 121.92 MHz ( period = 8.202 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg0  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.990 ns                ;
; N/A                                     ; 121.92 MHz ( period = 8.202 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg1  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.990 ns                ;
; N/A                                     ; 121.92 MHz ( period = 8.202 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg2  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.990 ns                ;
; N/A                                     ; 121.92 MHz ( period = 8.202 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg3  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.990 ns                ;
; N/A                                     ; 121.92 MHz ( period = 8.202 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg4  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.990 ns                ;
; N/A                                     ; 121.92 MHz ( period = 8.202 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg5  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.990 ns                ;
; N/A                                     ; 121.92 MHz ( period = 8.202 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg6  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.990 ns                ;
; N/A                                     ; 121.92 MHz ( period = 8.202 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg7  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.990 ns                ;
; N/A                                     ; 121.92 MHz ( period = 8.202 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg8  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.990 ns                ;
; N/A                                     ; 121.92 MHz ( period = 8.202 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg9  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.990 ns                ;
; N/A                                     ; 121.92 MHz ( period = 8.202 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg10 ; PCLK       ; PCLK     ; None                        ; None                      ; 7.990 ns                ;
; N/A                                     ; 121.92 MHz ( period = 8.202 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[9]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg1   ; PCLK       ; PCLK     ; None                        ; None                      ; 7.970 ns                ;
; N/A                                     ; 122.43 MHz ( period = 8.168 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[11] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 7.904 ns                ;
; N/A                                     ; 122.44 MHz ( period = 8.167 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[11] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                                                ; PCLK       ; PCLK     ; None                        ; None                      ; 7.903 ns                ;
; N/A                                     ; 122.46 MHz ( period = 8.166 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[11] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 122.49 MHz ( period = 8.164 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[7]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 122.50 MHz ( period = 8.163 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[7]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                                                ; PCLK       ; PCLK     ; None                        ; None                      ; 7.901 ns                ;
; N/A                                     ; 122.52 MHz ( period = 8.162 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[7]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 122.77 MHz ( period = 8.145 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[7]                                                ; PCLK       ; PCLK     ; None                        ; None                      ; 7.881 ns                ;
; N/A                                     ; 122.79 MHz ( period = 8.144 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[6]                                                ; PCLK       ; PCLK     ; None                        ; None                      ; 7.880 ns                ;
; N/A                                     ; 122.82 MHz ( period = 8.142 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[3]                                                ; PCLK       ; PCLK     ; None                        ; None                      ; 7.878 ns                ;
; N/A                                     ; 122.96 MHz ( period = 8.133 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_we_reg        ; PCLK       ; PCLK     ; None                        ; None                      ; 7.903 ns                ;
; N/A                                     ; 122.96 MHz ( period = 8.133 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg0   ; PCLK       ; PCLK     ; None                        ; None                      ; 7.883 ns                ;
; N/A                                     ; 122.96 MHz ( period = 8.133 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg0  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.903 ns                ;
; N/A                                     ; 122.96 MHz ( period = 8.133 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg1  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.903 ns                ;
; N/A                                     ; 122.96 MHz ( period = 8.133 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg2  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.903 ns                ;
; N/A                                     ; 122.96 MHz ( period = 8.133 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg3  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.903 ns                ;
; N/A                                     ; 122.96 MHz ( period = 8.133 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg4  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.903 ns                ;
; N/A                                     ; 122.96 MHz ( period = 8.133 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg5  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.903 ns                ;
; N/A                                     ; 122.96 MHz ( period = 8.133 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg6  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.903 ns                ;
; N/A                                     ; 122.96 MHz ( period = 8.133 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg7  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.903 ns                ;
; N/A                                     ; 122.96 MHz ( period = 8.133 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg8  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.903 ns                ;
; N/A                                     ; 122.96 MHz ( period = 8.133 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg9  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.903 ns                ;
; N/A                                     ; 122.96 MHz ( period = 8.133 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg10 ; PCLK       ; PCLK     ; None                        ; None                      ; 7.903 ns                ;
; N/A                                     ; 122.96 MHz ( period = 8.133 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg1   ; PCLK       ; PCLK     ; None                        ; None                      ; 7.883 ns                ;
; N/A                                     ; 123.06 MHz ( period = 8.126 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_we_reg        ; PCLK       ; PCLK     ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 123.06 MHz ( period = 8.126 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg0   ; PCLK       ; PCLK     ; None                        ; None                      ; 7.882 ns                ;
; N/A                                     ; 123.06 MHz ( period = 8.126 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg0  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 123.06 MHz ( period = 8.126 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg1  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 123.06 MHz ( period = 8.126 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg2  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 123.06 MHz ( period = 8.126 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg3  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 123.06 MHz ( period = 8.126 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg4  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 123.06 MHz ( period = 8.126 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg5  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 123.06 MHz ( period = 8.126 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg6  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 123.06 MHz ( period = 8.126 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg7  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 123.06 MHz ( period = 8.126 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg8  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 123.06 MHz ( period = 8.126 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg9  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 123.06 MHz ( period = 8.126 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg10 ; PCLK       ; PCLK     ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 123.06 MHz ( period = 8.126 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1   ; PCLK       ; PCLK     ; None                        ; None                      ; 7.882 ns                ;
; N/A                                     ; 123.47 MHz ( period = 8.099 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_we_reg        ; PCLK       ; PCLK     ; None                        ; None                      ; 7.887 ns                ;
; N/A                                     ; 123.47 MHz ( period = 8.099 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg0   ; PCLK       ; PCLK     ; None                        ; None                      ; 7.867 ns                ;
; N/A                                     ; 123.47 MHz ( period = 8.099 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg0  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.887 ns                ;
; N/A                                     ; 123.47 MHz ( period = 8.099 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg1  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.887 ns                ;
; N/A                                     ; 123.47 MHz ( period = 8.099 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg2  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.887 ns                ;
; N/A                                     ; 123.47 MHz ( period = 8.099 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg3  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.887 ns                ;
; N/A                                     ; 123.47 MHz ( period = 8.099 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg4  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.887 ns                ;
; N/A                                     ; 123.47 MHz ( period = 8.099 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg5  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.887 ns                ;
; N/A                                     ; 123.47 MHz ( period = 8.099 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg6  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.887 ns                ;
; N/A                                     ; 123.47 MHz ( period = 8.099 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg7  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.887 ns                ;
; N/A                                     ; 123.47 MHz ( period = 8.099 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg8  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.887 ns                ;
; N/A                                     ; 123.47 MHz ( period = 8.099 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg9  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.887 ns                ;
; N/A                                     ; 123.47 MHz ( period = 8.099 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg10 ; PCLK       ; PCLK     ; None                        ; None                      ; 7.887 ns                ;
; N/A                                     ; 123.47 MHz ( period = 8.099 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg1   ; PCLK       ; PCLK     ; None                        ; None                      ; 7.867 ns                ;
; N/A                                     ; 123.72 MHz ( period = 8.083 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[4]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 7.822 ns                ;
; N/A                                     ; 123.73 MHz ( period = 8.082 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[4]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                                                ; PCLK       ; PCLK     ; None                        ; None                      ; 7.821 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[4]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 7.820 ns                ;
; N/A                                     ; 124.41 MHz ( period = 8.038 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|parity11                                                     ; PCLK       ; PCLK     ; None                        ; None                      ; 7.774 ns                ;
; N/A                                     ; 124.41 MHz ( period = 8.038 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a0                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 7.774 ns                ;
; N/A                                     ; 124.41 MHz ( period = 8.038 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a1                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 7.774 ns                ;
; N/A                                     ; 124.41 MHz ( period = 8.038 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a2                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 7.774 ns                ;
; N/A                                     ; 126.04 MHz ( period = 7.934 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[5]                                                ; PCLK       ; PCLK     ; None                        ; None                      ; 7.670 ns                ;
; N/A                                     ; 127.53 MHz ( period = 7.841 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[6]  ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                                               ; PCLK       ; PCLK     ; None                        ; None                      ; 7.582 ns                ;
; N/A                                     ; 127.55 MHz ( period = 7.840 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[10] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg1  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.610 ns                ;
; N/A                                     ; 127.55 MHz ( period = 7.840 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[10] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg2  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.610 ns                ;
; N/A                                     ; 127.55 MHz ( period = 7.840 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[10] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg3  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.610 ns                ;
; N/A                                     ; 127.55 MHz ( period = 7.840 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[10] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg4  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.610 ns                ;
; N/A                                     ; 127.55 MHz ( period = 7.840 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[10] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg5  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.610 ns                ;
; N/A                                     ; 127.55 MHz ( period = 7.840 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[10] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg6  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.610 ns                ;
; N/A                                     ; 127.55 MHz ( period = 7.840 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[10] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg7  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.610 ns                ;
; N/A                                     ; 127.55 MHz ( period = 7.840 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[10] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg8  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.610 ns                ;
; N/A                                     ; 127.55 MHz ( period = 7.840 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[10] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg9  ; PCLK       ; PCLK     ; None                        ; None                      ; 7.610 ns                ;
; N/A                                     ; 127.55 MHz ( period = 7.840 ns )                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[10] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg10 ; PCLK       ; PCLK     ; None                        ; None                      ; 7.610 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                              ;                                                                                                                                                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                         ; To                                                                                                                                                                     ; From Clock                                          ; To Clock                                            ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; SDRAM_Controller:U5|A[10]                                                                                                                    ; SDRAM_Controller:U5|A[10]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|BA[1]                                                                                                                    ; SDRAM_Controller:U5|BA[1]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|BA[0]                                                                                                                    ; SDRAM_Controller:U5|BA[0]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|DQM                                                                                                                      ; SDRAM_Controller:U5|DQM                                                                                                                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|WEn                                                                                                                      ; SDRAM_Controller:U5|WEn                                                                                                                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|CASn                                                                                                                     ; SDRAM_Controller:U5|CASn                                                                                                                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|RASn                                                                                                                     ; SDRAM_Controller:U5|RASn                                                                                                                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|A[10]                                                                                                                    ; SDRAM_Controller:U4|A[10]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|BA[1]                                                                                                                    ; SDRAM_Controller:U4|BA[1]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|BA[0]                                                                                                                    ; SDRAM_Controller:U4|BA[0]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|DQM                                                                                                                      ; SDRAM_Controller:U4|DQM                                                                                                                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|WEn                                                                                                                      ; SDRAM_Controller:U4|WEn                                                                                                                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|CASn                                                                                                                     ; SDRAM_Controller:U4|CASn                                                                                                                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|RASn                                                                                                                     ; SDRAM_Controller:U4|RASn                                                                                                                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|count_twr[0]                                                                                                             ; SDRAM_Controller:U4|count_twr[0]                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|count_twr[1]                                                                                                             ; SDRAM_Controller:U4|count_twr[1]                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|count_twr[0]                                                                                                             ; SDRAM_Controller:U5|count_twr[0]                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|count_twr[1]                                                                                                             ; SDRAM_Controller:U5|count_twr[1]                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|present_state.LOADMODE_TRMD                                                                                              ; SDRAM_Controller:U4|present_state.LOADMODE_TRMD                                                                                                                        ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|count_tmrd[1]                                                                                                            ; SDRAM_Controller:U4|count_tmrd[1]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|count_tmrd[0]                                                                                                            ; SDRAM_Controller:U4|count_tmrd[0]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|count_trc[1]                                                                                                             ; SDRAM_Controller:U4|count_trc[1]                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|count_trc[0]                                                                                                             ; SDRAM_Controller:U4|count_trc[0]                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|count_trcd[0]                                                                                                            ; SDRAM_Controller:U4|count_trcd[0]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|count_trcd[1]                                                                                                            ; SDRAM_Controller:U4|count_trcd[1]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|count_trc_init                                                                                                           ; SDRAM_Controller:U4|count_trc_init                                                                                                                                     ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|present_state.AUTOREFRESH_TRC                                                                                            ; SDRAM_Controller:U4|present_state.AUTOREFRESH_TRC                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|count_trc_init                                                                                                           ; SDRAM_Controller:U5|count_trc_init                                                                                                                                     ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|present_state.ACTIVEROW_TRCD                                                                                             ; SDRAM_Controller:U4|present_state.ACTIVEROW_TRCD                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|count_trcd[0]                                                                                                            ; SDRAM_Controller:U5|count_trcd[0]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|count_trcd[1]                                                                                                            ; SDRAM_Controller:U5|count_trcd[1]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|present_state.AUTOREFRESH_TRC                                                                                            ; SDRAM_Controller:U5|present_state.AUTOREFRESH_TRC                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|count_trc[1]                                                                                                             ; SDRAM_Controller:U5|count_trc[1]                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|count_trc[0]                                                                                                             ; SDRAM_Controller:U5|count_trc[0]                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|count_done[1]                                                                                                            ; SDRAM_Controller:U4|count_done[1]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|count_done[0]                                                                                                            ; SDRAM_Controller:U4|count_done[0]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|count_done[0]                                                                                                            ; SDRAM_Controller:U5|count_done[0]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|count_done[1]                                                                                                            ; SDRAM_Controller:U5|count_done[1]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|present_state.ACTIVEROW_TRCD                                                                                             ; SDRAM_Controller:U5|present_state.ACTIVEROW_TRCD                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|autorefresh_en                                                                                                           ; SDRAM_Controller:U4|autorefresh_en                                                                                                                                     ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|col[0]                                                                                                                   ; SDRAM_Controller:U4|col[0]                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|present_state.LOADMODE_TRMD                                                                                              ; SDRAM_Controller:U5|present_state.LOADMODE_TRMD                                                                                                                        ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|count_tmrd[1]                                                                                                            ; SDRAM_Controller:U5|count_tmrd[1]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|count_tmrd[0]                                                                                                            ; SDRAM_Controller:U5|count_tmrd[0]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|count_wr[1]                                                                                                              ; SDRAM_Controller:U4|count_wr[1]                                                                                                                                        ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|count_wr[0]                                                                                                              ; SDRAM_Controller:U4|count_wr[0]                                                                                                                                        ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|count_trp[1]                                                                                                             ; SDRAM_Controller:U4|count_trp[1]                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|count_trp[0]                                                                                                             ; SDRAM_Controller:U4|count_trp[0]                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|bank[0]                                                                                                                  ; SDRAM_Controller:U4|bank[0]                                                                                                                                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|bank[1]                                                                                                                  ; SDRAM_Controller:U4|bank[1]                                                                                                                                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|count_wr[1]                                                                                                              ; SDRAM_Controller:U5|count_wr[1]                                                                                                                                        ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|count_trp[1]                                                                                                             ; SDRAM_Controller:U5|count_trp[1]                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|count_wr[0]                                                                                                              ; SDRAM_Controller:U5|count_wr[0]                                                                                                                                        ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|count_trp[0]                                                                                                             ; SDRAM_Controller:U5|count_trp[0]                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|bank[0]                                                                                                                  ; SDRAM_Controller:U5|bank[0]                                                                                                                                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|bank[1]                                                                                                                  ; SDRAM_Controller:U5|bank[1]                                                                                                                                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|readcamerafifo_t                                                                                                         ; SDRAM_Controller:U4|readcamerafifo_t                                                                                                                                   ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|present_state.READDATA                                                                                                   ; SDRAM_Controller:U4|present_state.READDATA                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|present_state.WRITEDATA                                                                                                  ; SDRAM_Controller:U4|present_state.WRITEDATA                                                                                                                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|col[0]                                                                                                                   ; SDRAM_Controller:U5|col[0]                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|autorefresh_en                                                                                                           ; SDRAM_Controller:U5|autorefresh_en                                                                                                                                     ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|init_precharge                                                                                                           ; SDRAM_Controller:U4|init_precharge                                                                                                                                     ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|present_state.COMMANDDONE                                                                                                ; SDRAM_Controller:U4|present_state.COMMANDDONE                                                                                                                          ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|present_state.PRECHARGE_TRP                                                                                              ; SDRAM_Controller:U4|present_state.PRECHARGE_TRP                                                                                                                        ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|init_precharge                                                                                                           ; SDRAM_Controller:U5|init_precharge                                                                                                                                     ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|present_state.COMMANDDONE                                                                                                ; SDRAM_Controller:U5|present_state.COMMANDDONE                                                                                                                          ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|present_state.PRECHARGE_TRP                                                                                              ; SDRAM_Controller:U5|present_state.PRECHARGE_TRP                                                                                                                        ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|readcamerafifo_t                                                                                                         ; SDRAM_Controller:U5|readcamerafifo_t                                                                                                                                   ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|col[3]                                                                                                                   ; SDRAM_Controller:U4|col[3]                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|col[4]                                                                                                                   ; SDRAM_Controller:U4|col[4]                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|col[5]                                                                                                                   ; SDRAM_Controller:U4|col[5]                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|col[2]                                                                                                                   ; SDRAM_Controller:U4|col[2]                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|col[8]                                                                                                                   ; SDRAM_Controller:U4|col[8]                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|col[7]                                                                                                                   ; SDRAM_Controller:U4|col[7]                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|col[9]                                                                                                                   ; SDRAM_Controller:U4|col[9]                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|present_state.INIT                                                                                                       ; SDRAM_Controller:U4|present_state.INIT                                                                                                                                 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|refreshsdram                                                                                                             ; SDRAM_Controller:U4|refreshsdram                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|present_state.WRITEDATA                                                                                                  ; SDRAM_Controller:U5|present_state.WRITEDATA                                                                                                                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|present_state.READDATA                                                                                                   ; SDRAM_Controller:U5|present_state.READDATA                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|col[6]                                                                                                                   ; SDRAM_Controller:U4|col[6]                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|col[4]                                                                                                                   ; SDRAM_Controller:U5|col[4]                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|col[5]                                                                                                                   ; SDRAM_Controller:U5|col[5]                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|col[6]                                                                                                                   ; SDRAM_Controller:U5|col[6]                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|col[3]                                                                                                                   ; SDRAM_Controller:U5|col[3]                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|col[8]                                                                                                                   ; SDRAM_Controller:U5|col[8]                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|col[7]                                                                                                                   ; SDRAM_Controller:U5|col[7]                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|col[9]                                                                                                                   ; SDRAM_Controller:U5|col[9]                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|present_state.INIT                                                                                                       ; SDRAM_Controller:U5|present_state.INIT                                                                                                                                 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|refreshsdram                                                                                                             ; SDRAM_Controller:U5|refreshsdram                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|col[10]                                                                                                                  ; SDRAM_Controller:U4|col[10]                                                                                                                                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|col[2]                                                                                                                   ; SDRAM_Controller:U5|col[2]                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|Empty                                                                                                                    ; SDRAM_Controller:U4|Empty                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|Empty                                                                                                                    ; SDRAM_Controller:U5|Empty                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U4|Full                                                                                                                     ; SDRAM_Controller:U4|Full                                                                                                                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|Full                                                                                                                     ; SDRAM_Controller:U5|Full                                                                                                                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[1]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[1]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SDRAM_Controller:U5|col[10]                                                                                                                  ; SDRAM_Controller:U5|col[10]                                                                                                                                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[7]                     ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[7]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[6]                     ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[6]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[5]                     ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[5]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[4]                     ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[4]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[3]                     ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[3]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[2]                     ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[2]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[1]                     ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[1]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[0]                     ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[0]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.736 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a0                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|parity11                                                    ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.747 ns                                ; SDRAM_Controller:U4|count_done[1]                                                                                                            ; SDRAM_Controller:U4|present_state.COMMANDDONE                                                                                                                          ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.749 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[10]                                                                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.753 ns                                ; SDRAM_Controller:U4|count_autorefresh[9]                                                                                                     ; SDRAM_Controller:U4|count_autorefresh[9]                                                                                                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; SDRAM_Controller:U5|count_autorefresh[9]                                                                                                     ; SDRAM_Controller:U5|count_autorefresh[9]                                                                                                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.763 ns                                ; SDRAM_Controller:U5|row[12]                                                                                                                  ; SDRAM_Controller:U5|row[12]                                                                                                                                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.764 ns                                ; SDRAM_Controller:U5|count_done[0]                                                                                                            ; SDRAM_Controller:U5|count_done[1]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.767 ns                                ; SDRAM_Controller:U5|count_trcd[1]                                                                                                            ; SDRAM_Controller:U5|present_state.ACTIVEROW_TRCD                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.769 ns                 ;
; 0.767 ns                                ; SDRAM_Controller:U5|count_done[0]                                                                                                            ; SDRAM_Controller:U5|present_state.COMMANDDONE                                                                                                                          ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.769 ns                 ;
; 0.771 ns                                ; SDRAM_Controller:U5|init_precharge                                                                                                           ; SDRAM_Controller:U5|count_trc_init                                                                                                                                     ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.773 ns                 ;
; 0.772 ns                                ; SDRAM_Controller:U4|present_state.AUTOREFRESH_TRC                                                                                            ; SDRAM_Controller:U4|count_trc[1]                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.774 ns                 ;
; 0.772 ns                                ; SDRAM_Controller:U4|row[12]                                                                                                                  ; SDRAM_Controller:U4|row[12]                                                                                                                                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.774 ns                 ;
; 0.773 ns                                ; SDRAM_Controller:U4|init_precharge                                                                                                           ; SDRAM_Controller:U4|present_state.AUTOREFRESH                                                                                                                          ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.775 ns                 ;
; 0.774 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[9]                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.776 ns                 ;
; 0.775 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a2                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|parity5                                                    ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.777 ns                 ;
; 0.776 ns                                ; SDRAM_Controller:U5|init_precharge                                                                                                           ; SDRAM_Controller:U5|present_state.LOADMODE                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.778 ns                 ;
; 0.776 ns                                ; SDRAM_Controller:U4|refreshsdram                                                                                                             ; SDRAM_Controller:U4|writesdram_en                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.778 ns                 ;
; 0.779 ns                                ; SDRAM_Controller:U4|present_state.ACTIVEROW_TRCD                                                                                             ; SDRAM_Controller:U4|count_trcd[0]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.781 ns                 ;
; 0.779 ns                                ; SDRAM_Controller:U4|present_state.ACTIVEROW_TRCD                                                                                             ; SDRAM_Controller:U4|count_trcd[1]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.781 ns                 ;
; 0.779 ns                                ; SDRAM_Controller:U4|init_precharge                                                                                                           ; SDRAM_Controller:U4|count_trc_init                                                                                                                                     ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.781 ns                 ;
; 0.781 ns                                ; SDRAM_Controller:U4|init_precharge                                                                                                           ; SDRAM_Controller:U4|present_state.LOADMODE                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.783 ns                 ;
; 0.782 ns                                ; SDRAM_Controller:U5|count_trp[0]                                                                                                             ; SDRAM_Controller:U5|count_trp[1]                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.784 ns                 ;
; 0.783 ns                                ; SDRAM_Controller:U4|present_state.IDEL                                                                                                       ; SDRAM_Controller:U4|present_state.ACTIVEROW                                                                                                                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.785 ns                 ;
; 0.785 ns                                ; SDRAM_Controller:U5|count_trp[0]                                                                                                             ; SDRAM_Controller:U5|present_state.PRECHARGE_TRP                                                                                                                        ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.787 ns                 ;
; 0.789 ns                                ; SDRAM_Controller:U5|count_tmrd[0]                                                                                                            ; SDRAM_Controller:U5|count_tmrd[1]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.791 ns                 ;
; 0.791 ns                                ; SDRAM_Controller:U5|count_tmrd[0]                                                                                                            ; SDRAM_Controller:U5|present_state.LOADMODE_TRMD                                                                                                                        ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.793 ns                 ;
; 0.792 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[1]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.794 ns                 ;
; 0.793 ns                                ; SDRAM_Controller:U5|present_state.ACTIVEROW_TRCD                                                                                             ; SDRAM_Controller:U5|count_trcd[0]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.795 ns                 ;
; 0.796 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a0                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.798 ns                 ;
; 0.798 ns                                ; SDRAM_Controller:U5|present_state.WRITEDATA_TWR                                                                                              ; SDRAM_Controller:U5|count_twr[1]                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.800 ns                 ;
; 0.798 ns                                ; SDRAM_Controller:U5|present_state.ACTIVEROW_TRCD                                                                                             ; SDRAM_Controller:U5|count_trcd[1]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.800 ns                 ;
; 0.799 ns                                ; SDRAM_Controller:U5|present_state.WRITEDATA_TWR                                                                                              ; SDRAM_Controller:U5|count_twr[0]                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.801 ns                 ;
; 0.809 ns                                ; SDRAM_Controller:U5|present_state.IDEL                                                                                                       ; SDRAM_Controller:U5|writesdram_en                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.811 ns                 ;
; 0.920 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a2                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|parity11                                                    ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.925 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[11]                                                                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.927 ns                 ;
; 0.929 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[2]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_brp|dffe19a[2]                                                          ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.931 ns                 ;
; 0.934 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a1                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|parity5                                                    ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.936 ns                 ;
; 0.938 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[8]                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.940 ns                 ;
; 0.939 ns                                ; SDRAM_Controller:U4|count_trc_init                                                                                                           ; SDRAM_Controller:U4|present_state.LOADMODE                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.941 ns                 ;
; 0.939 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[2]                     ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a0                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.941 ns                 ;
; 0.942 ns                                ; SDRAM_Controller:U5|col[10]                                                                                                                  ; SDRAM_Controller:U5|writemcufifo_t                                                                                                                                     ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.944 ns                 ;
; 0.952 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a0                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.954 ns                 ;
; 0.955 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[10] ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_brp|dffe19a[10]                                                         ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.957 ns                 ;
; 0.956 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a1                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.958 ns                 ;
; 0.960 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[0]                     ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[0]                                                          ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.962 ns                 ;
; 0.977 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[6]                     ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[7]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 0.978 ns                 ;
; 0.988 ns                                ; SDRAM_Controller:U5|row[12]                                                                                                                  ; SDRAM_Controller:U5|A[12]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 0.989 ns                 ;
; 0.990 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[7]                     ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|delayed_wrptr_g[7]                                                                     ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 0.993 ns                 ;
; 1.030 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg4 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.059 ns                   ; 1.089 ns                 ;
; 1.051 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg5 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.059 ns                   ; 1.110 ns                 ;
; 1.054 ns                                ; SDRAM_Controller:U5|count_tmrd[1]                                                                                                            ; SDRAM_Controller:U5|count_tmrd[0]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.056 ns                 ;
; 1.055 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg6 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.059 ns                   ; 1.114 ns                 ;
; 1.058 ns                                ; SDRAM_Controller:U4|present_state.AUTOREFRESH                                                                                                ; SDRAM_Controller:U4|CASn                                                                                                                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 1.062 ns                 ;
; 1.066 ns                                ; SDRAM_Controller:U5|row[11]                                                                                                                  ; SDRAM_Controller:U5|A[11]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.067 ns                 ;
; 1.066 ns                                ; SDRAM_Controller:U5|count_trcd[1]                                                                                                            ; SDRAM_Controller:U5|count_trcd[0]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.068 ns                 ;
; 1.070 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe20|dffe21a[1]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_brp|dffe19a[0]                                                          ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.071 ns                 ;
; 1.077 ns                                ; SDRAM_Controller:U4|present_state.WRITEDATA                                                                                                  ; SDRAM_Controller:U4|readcamerafifo_t                                                                                                                                   ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.079 ns                 ;
; 1.079 ns                                ; SDRAM_Controller:U4|count_trcd[1]                                                                                                            ; SDRAM_Controller:U4|count_trcd[0]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.081 ns                 ;
; 1.087 ns                                ; SDRAM_Controller:U4|refreshsdram                                                                                                             ; SDRAM_Controller:U4|present_state.ACTIVEROW                                                                                                                            ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.089 ns                 ;
; 1.106 ns                                ; SDRAM_Controller:U4|present_state.WRITEDATA_TWR                                                                                              ; SDRAM_Controller:U4|count_twr[0]                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.107 ns                 ;
; 1.106 ns                                ; SDRAM_Controller:U4|present_state.WRITEDATA_TWR                                                                                              ; SDRAM_Controller:U4|count_twr[1]                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.107 ns                 ;
; 1.126 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]                     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[7]                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.010 ns                  ; 1.116 ns                 ;
; 1.126 ns                                ; SDRAM_Controller:U4|refreshsdram                                                                                                             ; SDRAM_Controller:U4|readsdram_en                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.128 ns                 ;
; 1.129 ns                                ; SDRAM_Controller:U4|count_trcd[0]                                                                                                            ; SDRAM_Controller:U4|count_trcd[1]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.131 ns                 ;
; 1.134 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[6]                     ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|delayed_wrptr_g[6]                                                                     ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.136 ns                 ;
; 1.136 ns                                ; SDRAM_Controller:U5|present_state.LOADMODE_TRMD                                                                                              ; SDRAM_Controller:U5|count_tmrd[1]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.138 ns                 ;
; 1.169 ns                                ; SDRAM_Controller:U4|count_twr[0]                                                                                                             ; SDRAM_Controller:U4|count_twr[1]                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a1                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|parity11                                                    ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.172 ns                                ; SDRAM_Controller:U4|count_twr[1]                                                                                                             ; SDRAM_Controller:U4|count_twr[0]                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.175 ns                                ; SDRAM_Controller:U4|autorefresh_en                                                                                                           ; SDRAM_Controller:U4|refreshsdram                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.176 ns                                ; SDRAM_Controller:U4|count_tmrd[1]                                                                                                            ; SDRAM_Controller:U4|count_tmrd[0]                                                                                                                                      ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; SDRAM_Controller:U5|count_autorefresh[7]                                                                                                     ; SDRAM_Controller:U5|count_autorefresh[7]                                                                                                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; SDRAM_Controller:U4|count_autorefresh[7]                                                                                                     ; SDRAM_Controller:U4|count_autorefresh[7]                                                                                                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; SDRAM_Controller:U4|count_autorefresh[0]                                                                                                     ; SDRAM_Controller:U4|count_autorefresh[0]                                                                                                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; SDRAM_Controller:U5|present_state.IDEL                                                                                                       ; SDRAM_Controller:U5|readsdram_en                                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.179 ns                                ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a0                    ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|parity5                                                    ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.180 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[5]                     ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[4]                                                          ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.180 ns                                ; SDRAM_Controller:U4|count_trcd[0]                                                                                                            ; SDRAM_Controller:U4|present_state.ACTIVEROW_TRCD                                                                                                                       ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.180 ns                                ; SDRAM_Controller:U5|row[6]                                                                                                                   ; SDRAM_Controller:U5|row[6]                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.181 ns                                ; SDRAM_Controller:U4|row[8]                                                                                                                   ; SDRAM_Controller:U4|row[8]                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                          ;                                                                                                                                                                        ;                                                     ;                                                     ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                      ; To                                                                                                                                                                      ; From Clock                                          ; To Clock                                            ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; Controller:U6|present_state                                                                                               ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11] ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10] ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[1]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[1]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.742 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a0 ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|parity5                                                     ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.751 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.765 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.767 ns                 ;
; 0.766 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.768 ns                 ;
; 0.784 ns                                ; Controller:U6|clk36m_t                                                                                                    ; Controller:U6|IFCLK                                                                                                                                                     ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.786 ns                 ;
; 0.786 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[1]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.788 ns                 ;
; 0.787 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11] ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a2                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.789 ns                 ;
; 0.795 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a0                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.797 ns                 ;
; 0.797 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|parity5       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.799 ns                 ;
; 0.801 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[1]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.803 ns                 ;
; 0.804 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[1]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.806 ns                 ;
; 0.907 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a1 ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|parity5                                                     ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.909 ns                 ;
; 0.946 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a1                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.948 ns                 ;
; 1.021 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg3  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.062 ns                   ; 1.083 ns                 ;
; 1.027 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[1]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg1  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.062 ns                   ; 1.089 ns                 ;
; 1.035 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg2  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.062 ns                   ; 1.097 ns                 ;
; 1.079 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.001 ns                   ; 1.080 ns                 ;
; 1.094 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a1                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.003 ns                   ; 1.097 ns                 ;
; 1.166 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a2 ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|parity5                                                     ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.177 ns                                ; Controller:U6|count_clk[1]                                                                                                ; Controller:U6|count_clk[1]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Controller:U6|count_clk[4]                                                                                                ; Controller:U6|count_clk[4]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.182 ns                                ; Controller:U6|count_clk[6]                                                                                                ; Controller:U6|count_clk[6]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.186 ns                                ; Controller:U6|count_clk[8]                                                                                                ; Controller:U6|count_clk[8]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.200 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.200 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.218 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a0                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.223 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|parity5       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[1]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.225 ns                 ;
; 1.231 ns                                ; Controller:U6|count_clk[2]                                                                                                ; Controller:U6|count_clk[2]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.235 ns                                ; Controller:U6|count_clk[0]                                                                                                ; Controller:U6|count_clk[0]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.235 ns                                ; Controller:U6|count_clk[3]                                                                                                ; Controller:U6|count_clk[3]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.238 ns                                ; Controller:U6|count_clk[5]                                                                                                ; Controller:U6|count_clk[5]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.239 ns                                ; Controller:U6|count_clk[7]                                                                                                ; Controller:U6|count_clk[7]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.241 ns                 ;
; 1.243 ns                                ; Controller:U6|count_clk[9]                                                                                                ; Controller:U6|count_clk[9]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.248 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[1]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a0                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.256 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.265 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.267 ns                 ;
; 1.267 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a0                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.269 ns                 ;
; 1.267 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.269 ns                 ;
; 1.389 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.391 ns                 ;
; 1.394 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg0  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.062 ns                   ; 1.456 ns                 ;
; 1.415 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg9  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 1.478 ns                 ;
; 1.415 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg4  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.062 ns                   ; 1.477 ns                 ;
; 1.419 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg6  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 1.482 ns                 ;
; 1.432 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg7  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 1.495 ns                 ;
; 1.450 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg3  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.056 ns                   ; 1.506 ns                 ;
; 1.463 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11] ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[11]                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.004 ns                  ; 1.459 ns                 ;
; 1.476 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg2  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.056 ns                   ; 1.532 ns                 ;
; 1.481 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10] ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a2                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.003 ns                   ; 1.484 ns                 ;
; 1.481 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[8]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.004 ns                  ; 1.477 ns                 ;
; 1.490 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg3  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.042 ns                   ; 1.532 ns                 ;
; 1.493 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[0]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.004 ns                  ; 1.489 ns                 ;
; 1.495 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg2  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.042 ns                   ; 1.537 ns                 ;
; 1.498 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[3]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.004 ns                  ; 1.494 ns                 ;
; 1.498 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.500 ns                 ;
; 1.501 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[1]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[1]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.004 ns                  ; 1.497 ns                 ;
; 1.503 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[2]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.004 ns                  ; 1.499 ns                 ;
; 1.507 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg0  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.042 ns                   ; 1.549 ns                 ;
; 1.510 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg2  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.040 ns                   ; 1.550 ns                 ;
; 1.511 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg0  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.040 ns                   ; 1.551 ns                 ;
; 1.520 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg3  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.040 ns                   ; 1.560 ns                 ;
; 1.531 ns                                ; Controller:U6|clk36m_t                                                                                                    ; Controller:U6|clk36m_t                                                                                                                                                  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.533 ns                 ;
; 1.533 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a1                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.003 ns                   ; 1.536 ns                 ;
; 1.536 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a1                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.003 ns                   ; 1.539 ns                 ;
; 1.547 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a2                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.003 ns                   ; 1.550 ns                 ;
; 1.549 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.003 ns                   ; 1.552 ns                 ;
; 1.556 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.001 ns                   ; 1.557 ns                 ;
; 1.567 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.569 ns                 ;
; 1.572 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.574 ns                 ;
; 1.613 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10] ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[10]                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.004 ns                  ; 1.609 ns                 ;
; 1.616 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a2                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.003 ns                   ; 1.619 ns                 ;
; 1.645 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[7]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.003 ns                  ; 1.642 ns                 ;
; 1.645 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[6]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.003 ns                  ; 1.642 ns                 ;
; 1.656 ns                                ; Controller:U6|count_clk[1]                                                                                                ; Controller:U6|count_clk[2]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.661 ns                                ; Controller:U6|count_clk[6]                                                                                                ; Controller:U6|count_clk[7]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.663 ns                 ;
; 1.665 ns                                ; Controller:U6|count_clk[8]                                                                                                ; Controller:U6|count_clk[9]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.667 ns                 ;
; 1.679 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.001 ns                   ; 1.680 ns                 ;
; 1.711 ns                                ; Controller:U6|count_clk[0]                                                                                                ; Controller:U6|count_clk[1]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.713 ns                 ;
; 1.711 ns                                ; Controller:U6|count_clk[2]                                                                                                ; Controller:U6|count_clk[3]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.713 ns                 ;
; 1.715 ns                                ; Controller:U6|count_clk[3]                                                                                                ; Controller:U6|count_clk[4]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.717 ns                 ;
; 1.718 ns                                ; Controller:U6|count_clk[5]                                                                                                ; Controller:U6|count_clk[6]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.720 ns                 ;
; 1.719 ns                                ; Controller:U6|count_clk[7]                                                                                                ; Controller:U6|count_clk[8]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.721 ns                 ;
; 1.742 ns                                ; Controller:U6|count_clk[1]                                                                                                ; Controller:U6|count_clk[3]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.744 ns                 ;
; 1.747 ns                                ; Controller:U6|count_clk[6]                                                                                                ; Controller:U6|count_clk[8]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.749 ns                 ;
; 1.750 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[1]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.752 ns                 ;
; 1.766 ns                                ; Controller:U6|count_clk[4]                                                                                                ; Controller:U6|count_clk[5]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.768 ns                 ;
; 1.793 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.795 ns                 ;
; 1.795 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.797 ns                 ;
; 1.797 ns                                ; Controller:U6|count_clk[0]                                                                                                ; Controller:U6|count_clk[2]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.799 ns                 ;
; 1.797 ns                                ; Controller:U6|count_clk[2]                                                                                                ; Controller:U6|count_clk[4]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.799 ns                 ;
; 1.804 ns                                ; Controller:U6|count_clk[5]                                                                                                ; Controller:U6|count_clk[7]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.806 ns                 ;
; 1.805 ns                                ; Controller:U6|count_clk[7]                                                                                                ; Controller:U6|count_clk[9]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.807 ns                 ;
; 1.828 ns                                ; Controller:U6|count_clk[1]                                                                                                ; Controller:U6|count_clk[4]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.830 ns                 ;
; 1.833 ns                                ; Controller:U6|count_clk[6]                                                                                                ; Controller:U6|count_clk[9]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.835 ns                 ;
; 1.841 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[1]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg1  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.056 ns                   ; 1.897 ns                 ;
; 1.844 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg8  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.057 ns                   ; 1.901 ns                 ;
; 1.844 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg7  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.057 ns                   ; 1.901 ns                 ;
; 1.851 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg4  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.056 ns                   ; 1.907 ns                 ;
; 1.852 ns                                ; Controller:U6|count_clk[4]                                                                                                ; Controller:U6|count_clk[6]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.854 ns                 ;
; 1.857 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg7  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.043 ns                   ; 1.900 ns                 ;
; 1.863 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg0  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.056 ns                   ; 1.919 ns                 ;
; 1.869 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.003 ns                   ; 1.872 ns                 ;
; 1.875 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[1]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg1  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.042 ns                   ; 1.917 ns                 ;
; 1.881 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg4  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.042 ns                   ; 1.923 ns                 ;
; 1.883 ns                                ; Controller:U6|count_clk[0]                                                                                                ; Controller:U6|count_clk[3]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.885 ns                 ;
; 1.884 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg5  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.043 ns                   ; 1.927 ns                 ;
; 1.885 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg9  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.043 ns                   ; 1.928 ns                 ;
; 1.887 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg8  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.041 ns                   ; 1.928 ns                 ;
; 1.890 ns                                ; Controller:U6|count_clk[5]                                                                                                ; Controller:U6|count_clk[8]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.892 ns                 ;
; 1.897 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg4  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.040 ns                   ; 1.937 ns                 ;
; 1.900 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg5  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.041 ns                   ; 1.941 ns                 ;
; 1.903 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg9  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.041 ns                   ; 1.944 ns                 ;
; 1.903 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~porta_address_reg6  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.043 ns                   ; 1.946 ns                 ;
; 1.905 ns                                ; Controller:U6|count_clk[3]                                                                                                ; Controller:U6|count_clk[5]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.907 ns                 ;
; 1.906 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg6  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.041 ns                   ; 1.947 ns                 ;
; 1.912 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.003 ns                   ; 1.915 ns                 ;
; 1.917 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[1]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg1  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.040 ns                   ; 1.957 ns                 ;
; 1.922 ns                                ; Controller:U6|clk36m_t                                                                                                    ; Controller:U6|present_state                                                                                                                                             ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.018 ns                  ; 1.904 ns                 ;
; 1.938 ns                                ; Controller:U6|count_clk[4]                                                                                                ; Controller:U6|count_clk[7]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.940 ns                 ;
; 1.969 ns                                ; Controller:U6|count_clk[0]                                                                                                ; Controller:U6|count_clk[4]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.971 ns                 ;
; 1.976 ns                                ; Controller:U6|count_clk[5]                                                                                                ; Controller:U6|count_clk[9]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.978 ns                 ;
; 1.987 ns                                ; Controller:U6|count_clk[2]                                                                                                ; Controller:U6|count_clk[5]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.989 ns                 ;
; 1.991 ns                                ; Controller:U6|count_clk[3]                                                                                                ; Controller:U6|count_clk[6]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.993 ns                 ;
; 1.995 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.001 ns                   ; 1.996 ns                 ;
; 2.018 ns                                ; Controller:U6|count_clk[1]                                                                                                ; Controller:U6|count_clk[5]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.020 ns                 ;
; 2.020 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11] ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg10 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.062 ns                   ; 2.082 ns                 ;
; 2.024 ns                                ; Controller:U6|count_clk[4]                                                                                                ; Controller:U6|count_clk[8]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.026 ns                 ;
; 2.048 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.050 ns                 ;
; 2.048 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.050 ns                 ;
; 2.049 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.001 ns                   ; 2.050 ns                 ;
; 2.073 ns                                ; Controller:U6|count_clk[2]                                                                                                ; Controller:U6|count_clk[6]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.075 ns                 ;
; 2.077 ns                                ; Controller:U6|count_clk[3]                                                                                                ; Controller:U6|count_clk[7]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.079 ns                 ;
; 2.104 ns                                ; Controller:U6|count_clk[1]                                                                                                ; Controller:U6|count_clk[6]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.106 ns                 ;
; 2.110 ns                                ; Controller:U6|count_clk[4]                                                                                                ; Controller:U6|count_clk[9]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.112 ns                 ;
; 2.122 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.001 ns                   ; 2.123 ns                 ;
; 2.137 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.003 ns                   ; 2.140 ns                 ;
; 2.151 ns                                ; Controller:U6|clk36m_t                                                                                                    ; Controller:U6|count_clk[0]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.001 ns                   ; 2.152 ns                 ;
; 2.151 ns                                ; Controller:U6|clk36m_t                                                                                                    ; Controller:U6|count_clk[1]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.001 ns                   ; 2.152 ns                 ;
; 2.151 ns                                ; Controller:U6|clk36m_t                                                                                                    ; Controller:U6|count_clk[3]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.001 ns                   ; 2.152 ns                 ;
; 2.151 ns                                ; Controller:U6|clk36m_t                                                                                                    ; Controller:U6|count_clk[2]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.001 ns                   ; 2.152 ns                 ;
; 2.151 ns                                ; Controller:U6|clk36m_t                                                                                                    ; Controller:U6|count_clk[6]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.001 ns                   ; 2.152 ns                 ;
; 2.151 ns                                ; Controller:U6|clk36m_t                                                                                                    ; Controller:U6|count_clk[5]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.001 ns                   ; 2.152 ns                 ;
; 2.151 ns                                ; Controller:U6|clk36m_t                                                                                                    ; Controller:U6|count_clk[4]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.001 ns                   ; 2.152 ns                 ;
; 2.151 ns                                ; Controller:U6|clk36m_t                                                                                                    ; Controller:U6|count_clk[7]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.001 ns                   ; 2.152 ns                 ;
; 2.151 ns                                ; Controller:U6|clk36m_t                                                                                                    ; Controller:U6|count_clk[9]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.001 ns                   ; 2.152 ns                 ;
; 2.151 ns                                ; Controller:U6|clk36m_t                                                                                                    ; Controller:U6|count_clk[8]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.001 ns                   ; 2.152 ns                 ;
; 2.159 ns                                ; Controller:U6|count_clk[0]                                                                                                ; Controller:U6|count_clk[5]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.161 ns                 ;
; 2.159 ns                                ; Controller:U6|count_clk[2]                                                                                                ; Controller:U6|count_clk[7]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.161 ns                 ;
; 2.161 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|parity5       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.163 ns                 ;
; 2.163 ns                                ; Controller:U6|count_clk[3]                                                                                                ; Controller:U6|count_clk[8]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.165 ns                 ;
; 2.190 ns                                ; Controller:U6|count_clk[1]                                                                                                ; Controller:U6|count_clk[7]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.192 ns                 ;
; 2.227 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|parity5       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.229 ns                 ;
; 2.229 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|parity5       ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.231 ns                 ;
; 2.233 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg9  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.057 ns                   ; 2.290 ns                 ;
; 2.238 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg5  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 2.301 ns                 ;
; 2.239 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg5  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.057 ns                   ; 2.296 ns                 ;
; 2.245 ns                                ; Controller:U6|count_clk[0]                                                                                                ; Controller:U6|count_clk[6]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.247 ns                 ;
; 2.245 ns                                ; Controller:U6|count_clk[2]                                                                                                ; Controller:U6|count_clk[8]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.247 ns                 ;
; 2.249 ns                                ; Controller:U6|count_clk[3]                                                                                                ; Controller:U6|count_clk[9]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.251 ns                 ;
; 2.252 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[4]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.005 ns                  ; 2.247 ns                 ;
; 2.262 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.003 ns                   ; 2.265 ns                 ;
; 2.267 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.001 ns                   ; 2.268 ns                 ;
; 2.273 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.275 ns                 ;
; 2.273 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.275 ns                 ;
; 2.276 ns                                ; Controller:U6|count_clk[1]                                                                                                ; Controller:U6|count_clk[8]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.278 ns                 ;
; 2.278 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~porta_address_reg6  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.057 ns                   ; 2.335 ns                 ;
; 2.285 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~porta_address_reg7  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.041 ns                   ; 2.326 ns                 ;
; 2.305 ns                                ; Controller:U6|present_state                                                                                               ; Controller:U6|clk36m_t                                                                                                                                                  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.022 ns                   ; 2.327 ns                 ;
; 2.327 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.329 ns                 ;
; 2.331 ns                                ; Controller:U6|count_clk[0]                                                                                                ; Controller:U6|count_clk[7]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.333 ns                 ;
; 2.331 ns                                ; Controller:U6|count_clk[2]                                                                                                ; Controller:U6|count_clk[9]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.333 ns                 ;
; 2.344 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|p0addr                                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg10 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 2.407 ns                 ;
; 2.344 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|p0addr                                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg9  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 2.407 ns                 ;
; 2.344 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|p0addr                                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg8  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 2.407 ns                 ;
; 2.344 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|p0addr                                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg7  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 2.407 ns                 ;
; 2.344 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|p0addr                                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg6  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 2.407 ns                 ;
; 2.344 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|p0addr                                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg5  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 2.407 ns                 ;
; 2.344 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|p0addr                                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg4  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 2.407 ns                 ;
; 2.344 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|p0addr                                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg3  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 2.407 ns                 ;
; 2.344 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|p0addr                                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg2  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 2.407 ns                 ;
; 2.344 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|p0addr                                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg1  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 2.407 ns                 ;
; 2.344 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|p0addr                                    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~porta_address_reg0  ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 2.407 ns                 ;
; 2.362 ns                                ; Controller:U6|count_clk[1]                                                                                                ; Controller:U6|count_clk[9]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.364 ns                 ;
; 2.398 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.400 ns                 ;
; 2.398 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.400 ns                 ;
; 2.416 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|rdptr_g[5]                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.004 ns                  ; 2.412 ns                 ;
; 2.417 ns                                ; Controller:U6|count_clk[0]                                                                                                ; Controller:U6|count_clk[8]                                                                                                                                              ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.419 ns                 ;
; 2.420 ns                                ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]  ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                                ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.001 ns                   ; 2.421 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                       ;                                                                                                                                                                         ;                                                     ;                                                     ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK50M'                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -0.151 ns                               ; Camera:U1|count_clk[2]                              ; Camera:U1|clk_200k_t     ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.951 ns                   ; 0.800 ns                 ;
; 0.499 ns                                ; Camera:U1|iic_clk_t                                 ; Camera:U1|iic_clk_t      ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Camera:U1|iic_link                                  ; Camera:U1|iic_link       ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Camera:U1|iic_en                                    ; Camera:U1|iic_en         ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Camera:U1|iic_end                                   ; Camera:U1|iic_end        ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Camera:U1|ack_t2                                    ; Camera:U1|ack_t2         ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Camera:U1|ack_t3                                    ; Camera:U1|ack_t3         ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Camera:U1|ack_t1                                    ; Camera:U1|ack_t1         ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Camera:U1|count_state[0]                            ; Camera:U1|count_state[0] ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Camera:U1|count_state[1]                            ; Camera:U1|count_state[1] ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Camera:U1|count_clk[2]                              ; Camera:U1|count_clk[2]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Camera:U1|iic_start                                 ; Camera:U1|iic_start      ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Camera:U1|clk_200k_t                                ; Camera:U1|clk_200k_t     ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.752 ns                                ; Camera:U1|count_addr[7]                             ; Camera:U1|count_addr[7]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.758 ns                                ; Camera:U1|count_data[6]                             ; Camera:U1|count_data[6]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.761 ns                                ; Camera:U1|count_state[0]                            ; Camera:U1|iic_start      ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.763 ns                                ; Camera:U1|count_state[0]                            ; Camera:U1|iic_en         ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.801 ns                                ; Camera:U1|count_clk[2]                              ; Camera:U1|count_clk[6]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 0.803 ns                 ;
; 0.801 ns                                ; Camera:U1|count_clk[2]                              ; Camera:U1|count_clk[3]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 0.803 ns                 ;
; 0.803 ns                                ; Camera:U1|count_clk[2]                              ; Camera:U1|count_clk[5]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 0.805 ns                 ;
; 0.808 ns                                ; Camera:U1|count_clk[2]                              ; Camera:U1|count_clk[0]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 0.810 ns                 ;
; 0.808 ns                                ; Camera:U1|count_clk[2]                              ; Camera:U1|count_clk[4]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 0.810 ns                 ;
; 0.877 ns                                ; Camera:U1|count_clk[0]                              ; Camera:U1|clk_200k_t     ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.951 ns                   ; 1.828 ns                 ;
; 0.914 ns                                ; Camera:U1|count_clk[5]                              ; Camera:U1|clk_200k_t     ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.951 ns                   ; 1.865 ns                 ;
; 1.083 ns                                ; Camera:U1|iic_end                                   ; Camera:U1|count_state[0] ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.085 ns                 ;
; 1.084 ns                                ; Camera:U1|iic_end                                   ; Camera:U1|count_state[1] ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.086 ns                 ;
; 1.127 ns                                ; Camera:U1|count_state[1]                            ; Camera:U1|count_state[0] ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.129 ns                 ;
; 1.185 ns                                ; Camera:U1|count_addr[1]                             ; Camera:U1|count_addr[1]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.194 ns                                ; Camera:U1|count_addr[3]                             ; Camera:U1|count_addr[3]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.195 ns                                ; Camera:U1|count_addr[5]                             ; Camera:U1|count_addr[5]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.195 ns                                ; Camera:U1|count_state[0]                            ; Camera:U1|count_state[1] ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.195 ns                                ; Camera:U1|count_data[0]                             ; Camera:U1|count_data[0]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.196 ns                                ; Camera:U1|count_data[4]                             ; Camera:U1|count_data[4]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.208 ns                                ; Camera:U1|count_data[2]                             ; Camera:U1|count_data[2]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.210 ns                 ;
; 1.217 ns                                ; Camera:U1|count_addr[0]                             ; Camera:U1|count_addr[0]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.238 ns                                ; Camera:U1|count_state[1]                            ; Camera:U1|iic_en         ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.241 ns                                ; Camera:U1|count_addr[2]                             ; Camera:U1|count_addr[2]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.243 ns                 ;
; 1.241 ns                                ; Camera:U1|count_addr[4]                             ; Camera:U1|count_addr[4]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.243 ns                 ;
; 1.241 ns                                ; Camera:U1|count_clk[1]                              ; Camera:U1|clk_200k_t     ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.951 ns                   ; 2.192 ns                 ;
; 1.242 ns                                ; Camera:U1|count_addr[6]                             ; Camera:U1|count_addr[6]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.242 ns                                ; Camera:U1|count_state[1]                            ; Camera:U1|iic_start      ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.252 ns                                ; Camera:U1|count_clk[1]                              ; Camera:U1|count_clk[1]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.252 ns                                ; Camera:U1|count_data[1]                             ; Camera:U1|count_data[1]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.261 ns                                ; Camera:U1|count_data[5]                             ; Camera:U1|count_data[5]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.263 ns                 ;
; 1.270 ns                                ; Camera:U1|count_data[6]                             ; Camera:U1|iic_data_t     ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.272 ns                 ;
; 1.305 ns                                ; Camera:U1|count_clk[6]                              ; Camera:U1|clk_200k_t     ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.951 ns                   ; 2.256 ns                 ;
; 1.368 ns                                ; Camera:U1|count_clk[4]                              ; Camera:U1|clk_200k_t     ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.951 ns                   ; 2.319 ns                 ;
; 1.386 ns                                ; Camera:U1|count_clk[5]                              ; Camera:U1|count_clk[2]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.388 ns                 ;
; 1.499 ns                                ; Camera:U1|count_clk[6]                              ; Camera:U1|count_clk[6]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.501 ns                 ;
; 1.502 ns                                ; Camera:U1|count_data[3]                             ; Camera:U1|count_data[3]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.504 ns                 ;
; 1.573 ns                                ; Camera:U1|count_clk[0]                              ; Camera:U1|count_clk[5]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.575 ns                 ;
; 1.634 ns                                ; Camera:U1|count_clk[3]                              ; Camera:U1|clk_200k_t     ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.951 ns                   ; 2.585 ns                 ;
; 1.673 ns                                ; Camera:U1|count_addr[3]                             ; Camera:U1|count_addr[4]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.675 ns                 ;
; 1.674 ns                                ; Camera:U1|count_addr[5]                             ; Camera:U1|count_addr[6]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.676 ns                 ;
; 1.675 ns                                ; Camera:U1|count_data[4]                             ; Camera:U1|count_data[5]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.677 ns                 ;
; 1.687 ns                                ; Camera:U1|count_data[2]                             ; Camera:U1|count_data[3]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.689 ns                 ;
; 1.689 ns                                ; Camera:U1|count_clk[0]                              ; Camera:U1|count_clk[1]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.691 ns                 ;
; 1.693 ns                                ; Camera:U1|count_addr[0]                             ; Camera:U1|count_addr[1]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.695 ns                 ;
; 1.694 ns                                ; Camera:U1|count_data[1]                             ; Camera:U1|iic_clk_t      ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.696 ns                 ;
; 1.721 ns                                ; Camera:U1|count_addr[2]                             ; Camera:U1|count_addr[3]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.723 ns                 ;
; 1.721 ns                                ; Camera:U1|count_addr[4]                             ; Camera:U1|count_addr[5]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.723 ns                 ;
; 1.722 ns                                ; Camera:U1|count_addr[6]                             ; Camera:U1|count_addr[7]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.724 ns                 ;
; 1.732 ns                                ; Camera:U1|count_data[1]                             ; Camera:U1|count_data[2]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.734 ns                 ;
; 1.741 ns                                ; Camera:U1|count_data[5]                             ; Camera:U1|count_data[6]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.743 ns                 ;
; 1.754 ns                                ; Camera:U1|count_data[5]                             ; Camera:U1|iic_data_t     ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.756 ns                 ;
; 1.759 ns                                ; Camera:U1|count_addr[3]                             ; Camera:U1|count_addr[5]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.761 ns                 ;
; 1.760 ns                                ; Camera:U1|count_addr[5]                             ; Camera:U1|count_addr[7]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.762 ns                 ;
; 1.761 ns                                ; Camera:U1|count_data[4]                             ; Camera:U1|count_data[6]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.763 ns                 ;
; 1.773 ns                                ; Camera:U1|count_data[2]                             ; Camera:U1|count_data[4]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.775 ns                 ;
; 1.774 ns                                ; Camera:U1|count_addr[1]                             ; Camera:U1|count_addr[2]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.776 ns                 ;
; 1.777 ns                                ; Camera:U1|count_clk[6]                              ; Camera:U1|count_clk[2]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.779 ns                 ;
; 1.783 ns                                ; Camera:U1|count_data[0]                             ; Camera:U1|count_data[1]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.785 ns                 ;
; 1.807 ns                                ; Camera:U1|count_addr[2]                             ; Camera:U1|count_addr[4]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.809 ns                 ;
; 1.807 ns                                ; Camera:U1|count_addr[4]                             ; Camera:U1|count_addr[6]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.809 ns                 ;
; 1.818 ns                                ; Camera:U1|count_data[1]                             ; Camera:U1|count_data[3]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.820 ns                 ;
; 1.818 ns                                ; Camera:U1|count_clk[0]                              ; Camera:U1|count_clk[0]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.820 ns                 ;
; 1.818 ns                                ; Camera:U1|count_clk[0]                              ; Camera:U1|count_clk[4]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.820 ns                 ;
; 1.825 ns                                ; Camera:U1|count_clk[0]                              ; Camera:U1|count_clk[6]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.827 ns                 ;
; 1.825 ns                                ; Camera:U1|count_clk[0]                              ; Camera:U1|count_clk[3]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.827 ns                 ;
; 1.826 ns                                ; Camera:U1|count_clk[0]                              ; Camera:U1|count_clk[2]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.828 ns                 ;
; 1.840 ns                                ; Camera:U1|count_clk[4]                              ; Camera:U1|count_clk[2]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.842 ns                 ;
; 1.845 ns                                ; Camera:U1|count_addr[3]                             ; Camera:U1|count_addr[6]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.847 ns                 ;
; 1.855 ns                                ; Camera:U1|count_clk[5]                              ; Camera:U1|count_clk[0]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.857 ns                 ;
; 1.855 ns                                ; Camera:U1|count_clk[5]                              ; Camera:U1|count_clk[4]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.857 ns                 ;
; 1.859 ns                                ; Camera:U1|count_data[2]                             ; Camera:U1|count_data[5]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.861 ns                 ;
; 1.859 ns                                ; Camera:U1|count_clk[5]                              ; Camera:U1|count_clk[5]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.861 ns                 ;
; 1.860 ns                                ; Camera:U1|count_addr[1]                             ; Camera:U1|count_addr[3]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.862 ns                 ;
; 1.862 ns                                ; Camera:U1|count_clk[5]                              ; Camera:U1|count_clk[6]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.864 ns                 ;
; 1.862 ns                                ; Camera:U1|count_clk[5]                              ; Camera:U1|count_clk[3]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.864 ns                 ;
; 1.869 ns                                ; Camera:U1|count_data[0]                             ; Camera:U1|count_data[2]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.871 ns                 ;
; 1.874 ns                                ; Camera:U1|count_data[6]                             ; Camera:U1|ack_t1         ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.876 ns                 ;
; 1.883 ns                                ; Camera:U1|count_addr[0]                             ; Camera:U1|count_addr[2]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.885 ns                 ;
; 1.893 ns                                ; Camera:U1|count_addr[2]                             ; Camera:U1|count_addr[5]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.895 ns                 ;
; 1.893 ns                                ; Camera:U1|count_addr[4]                             ; Camera:U1|count_addr[7]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.895 ns                 ;
; 1.904 ns                                ; Camera:U1|count_data[1]                             ; Camera:U1|count_data[4]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.906 ns                 ;
; 1.913 ns                                ; Camera:U1|count_data[6]                             ; Camera:U1|iic_link       ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.915 ns                 ;
; 1.915 ns                                ; Camera:U1|count_clk[4]                              ; Camera:U1|count_clk[4]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.917 ns                 ;
; 1.931 ns                                ; Camera:U1|count_addr[3]                             ; Camera:U1|count_addr[7]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.933 ns                 ;
; 1.937 ns                                ; Camera:U1|count_clk[1]                              ; Camera:U1|count_clk[5]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.939 ns                 ;
; 1.945 ns                                ; Camera:U1|count_data[2]                             ; Camera:U1|count_data[6]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.947 ns                 ;
; 1.946 ns                                ; Camera:U1|count_addr[1]                             ; Camera:U1|count_addr[4]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.948 ns                 ;
; 1.951 ns                                ; Camera:U1|count_data[6]                             ; Camera:U1|ack_t2         ; CLK50M     ; CLK50M   ; 0.000 ns                   ; -0.010 ns                  ; 1.941 ns                 ;
; 1.955 ns                                ; Camera:U1|count_data[0]                             ; Camera:U1|count_data[3]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.957 ns                 ;
; 1.963 ns                                ; Camera:U1|count_clk[3]                              ; Camera:U1|count_clk[3]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.965 ns                 ;
; 1.967 ns                                ; Camera:U1|count_data[5]                             ; Camera:U1|ack_t1         ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.969 ns                 ;
; 1.969 ns                                ; Camera:U1|count_addr[0]                             ; Camera:U1|count_addr[3]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.971 ns                 ;
; 1.979 ns                                ; Camera:U1|count_addr[2]                             ; Camera:U1|count_addr[6]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.981 ns                 ;
; 1.981 ns                                ; Camera:U1|count_data[3]                             ; Camera:U1|count_data[4]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.983 ns                 ;
; 1.990 ns                                ; Camera:U1|count_data[1]                             ; Camera:U1|count_data[5]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 1.992 ns                 ;
; 2.032 ns                                ; Camera:U1|count_addr[1]                             ; Camera:U1|count_addr[5]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.034 ns                 ;
; 2.037 ns                                ; Camera:U1|count_data[0]                             ; Camera:U1|iic_clk_t      ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.039 ns                 ;
; 2.041 ns                                ; Camera:U1|count_data[0]                             ; Camera:U1|count_data[4]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.043 ns                 ;
; 2.055 ns                                ; Camera:U1|count_addr[0]                             ; Camera:U1|count_addr[4]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.057 ns                 ;
; 2.065 ns                                ; Camera:U1|count_addr[2]                             ; Camera:U1|count_addr[7]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.067 ns                 ;
; 2.067 ns                                ; Camera:U1|count_data[3]                             ; Camera:U1|count_data[5]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.069 ns                 ;
; 2.067 ns                                ; Camera:U1|iic_end                                   ; Camera:U1|iic_start      ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.069 ns                 ;
; 2.076 ns                                ; Camera:U1|count_data[1]                             ; Camera:U1|count_data[6]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.078 ns                 ;
; 2.106 ns                                ; Camera:U1|count_clk[3]                              ; Camera:U1|count_clk[2]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.108 ns                 ;
; 2.118 ns                                ; Camera:U1|count_addr[1]                             ; Camera:U1|count_addr[6]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.120 ns                 ;
; 2.127 ns                                ; Camera:U1|count_data[4]                             ; Camera:U1|iic_data_t     ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.129 ns                 ;
; 2.127 ns                                ; Camera:U1|count_data[0]                             ; Camera:U1|count_data[5]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.129 ns                 ;
; 2.132 ns                                ; Camera:U1|count_state[0]                            ; Camera:U1|count_addr[0]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.010 ns                   ; 2.142 ns                 ;
; 2.132 ns                                ; Camera:U1|count_state[0]                            ; Camera:U1|count_addr[3]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.010 ns                   ; 2.142 ns                 ;
; 2.132 ns                                ; Camera:U1|count_state[0]                            ; Camera:U1|count_addr[2]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.010 ns                   ; 2.142 ns                 ;
; 2.132 ns                                ; Camera:U1|count_state[0]                            ; Camera:U1|count_addr[1]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.010 ns                   ; 2.142 ns                 ;
; 2.132 ns                                ; Camera:U1|count_state[0]                            ; Camera:U1|count_addr[4]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.010 ns                   ; 2.142 ns                 ;
; 2.132 ns                                ; Camera:U1|count_state[0]                            ; Camera:U1|count_addr[5]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.010 ns                   ; 2.142 ns                 ;
; 2.132 ns                                ; Camera:U1|count_state[0]                            ; Camera:U1|count_addr[7]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.010 ns                   ; 2.142 ns                 ;
; 2.132 ns                                ; Camera:U1|count_state[0]                            ; Camera:U1|count_addr[6]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.010 ns                   ; 2.142 ns                 ;
; 2.141 ns                                ; Camera:U1|count_addr[0]                             ; Camera:U1|count_addr[5]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.143 ns                 ;
; 2.153 ns                                ; Camera:U1|count_data[3]                             ; Camera:U1|count_data[6]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.155 ns                 ;
; 2.174 ns                                ; Camera:U1|ack_t2                                    ; Camera:U1|count_state[1] ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.176 ns                 ;
; 2.182 ns                                ; Camera:U1|count_clk[1]                              ; Camera:U1|count_clk[0]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.184 ns                 ;
; 2.182 ns                                ; Camera:U1|count_clk[1]                              ; Camera:U1|count_clk[4]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.184 ns                 ;
; 2.189 ns                                ; Camera:U1|count_clk[1]                              ; Camera:U1|count_clk[6]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.191 ns                 ;
; 2.189 ns                                ; Camera:U1|count_clk[1]                              ; Camera:U1|count_clk[3]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.191 ns                 ;
; 2.190 ns                                ; Camera:U1|count_clk[1]                              ; Camera:U1|count_clk[2]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.192 ns                 ;
; 2.204 ns                                ; Camera:U1|count_addr[1]                             ; Camera:U1|count_addr[7]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.206 ns                 ;
; 2.212 ns                                ; Camera:U1|ack_t2                                    ; Camera:U1|iic_start      ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.214 ns                 ;
; 2.213 ns                                ; Camera:U1|count_data[0]                             ; Camera:U1|count_data[6]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.215 ns                 ;
; 2.227 ns                                ; Camera:U1|count_addr[0]                             ; Camera:U1|count_addr[6]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.229 ns                 ;
; 2.246 ns                                ; Camera:U1|count_clk[6]                              ; Camera:U1|count_clk[0]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.248 ns                 ;
; 2.246 ns                                ; Camera:U1|count_clk[6]                              ; Camera:U1|count_clk[4]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.248 ns                 ;
; 2.250 ns                                ; Camera:U1|count_clk[6]                              ; Camera:U1|count_clk[5]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.252 ns                 ;
; 2.253 ns                                ; Camera:U1|count_clk[6]                              ; Camera:U1|count_clk[3]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.255 ns                 ;
; 2.269 ns                                ; Camera:U1|ack_t3                                    ; Camera:U1|count_state[1] ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.271 ns                 ;
; 2.283 ns                                ; Camera:U1|count_data[5]                             ; Camera:U1|iic_end        ; CLK50M     ; CLK50M   ; 0.000 ns                   ; -0.010 ns                  ; 2.273 ns                 ;
; 2.283 ns                                ; Camera:U1|count_data[5]                             ; Camera:U1|ack_t3         ; CLK50M     ; CLK50M   ; 0.000 ns                   ; -0.010 ns                  ; 2.273 ns                 ;
; 2.309 ns                                ; Camera:U1|count_clk[4]                              ; Camera:U1|count_clk[0]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.311 ns                 ;
; 2.313 ns                                ; Camera:U1|count_addr[0]                             ; Camera:U1|count_addr[7]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.315 ns                 ;
; 2.313 ns                                ; Camera:U1|count_clk[4]                              ; Camera:U1|count_clk[5]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.315 ns                 ;
; 2.316 ns                                ; Camera:U1|count_clk[4]                              ; Camera:U1|count_clk[6]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.318 ns                 ;
; 2.316 ns                                ; Camera:U1|count_clk[4]                              ; Camera:U1|count_clk[3]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.318 ns                 ;
; 2.375 ns                                ; Camera:U1|count_data[5]                             ; Camera:U1|iic_link       ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.377 ns                 ;
; 2.395 ns                                ; Camera:U1|ack_t3                                    ; Camera:U1|iic_start      ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.397 ns                 ;
; 2.412 ns                                ; Camera:U1|ack_t1                                    ; Camera:U1|count_state[1] ; CLK50M     ; CLK50M   ; 0.000 ns                   ; -0.010 ns                  ; 2.402 ns                 ;
; 2.449 ns                                ; Camera:U1|count_addr[5]                             ; Camera:U1|count_addr[0]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.451 ns                 ;
; 2.449 ns                                ; Camera:U1|count_addr[5]                             ; Camera:U1|count_addr[3]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.451 ns                 ;
; 2.449 ns                                ; Camera:U1|count_addr[5]                             ; Camera:U1|count_addr[2]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.451 ns                 ;
; 2.449 ns                                ; Camera:U1|count_addr[5]                             ; Camera:U1|count_addr[1]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.451 ns                 ;
; 2.449 ns                                ; Camera:U1|count_addr[5]                             ; Camera:U1|count_addr[4]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.451 ns                 ;
; 2.456 ns                                ; Camera:U1|count_data[6]                             ; Camera:U1|iic_end        ; CLK50M     ; CLK50M   ; 0.000 ns                   ; -0.010 ns                  ; 2.446 ns                 ;
; 2.456 ns                                ; Camera:U1|count_data[6]                             ; Camera:U1|ack_t3         ; CLK50M     ; CLK50M   ; 0.000 ns                   ; -0.010 ns                  ; 2.446 ns                 ;
; 2.508 ns                                ; Camera:U1|count_data[1]                             ; Camera:U1|iic_link       ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.510 ns                 ;
; 2.521 ns                                ; Camera:U1|count_clk[3]                              ; Camera:U1|count_clk[4]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.523 ns                 ;
; 2.547 ns                                ; Camera:U1|count_data[4]                             ; Camera:U1|iic_link       ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.549 ns                 ;
; 2.549 ns                                ; Camera:U1|count_data[0]                             ; Camera:U1|ack_t1         ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.551 ns                 ;
; 2.575 ns                                ; Camera:U1|count_clk[3]                              ; Camera:U1|count_clk[0]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.577 ns                 ;
; 2.579 ns                                ; Camera:U1|count_clk[3]                              ; Camera:U1|count_clk[5]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.581 ns                 ;
; 2.582 ns                                ; Camera:U1|count_clk[3]                              ; Camera:U1|count_clk[6]   ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.584 ns                 ;
; 2.670 ns                                ; Camera:U1|count_data[0]                             ; Camera:U1|ack_t2         ; CLK50M     ; CLK50M   ; 0.000 ns                   ; -0.010 ns                  ; 2.660 ns                 ;
; 2.675 ns                                ; Camera:U1|count_state[1]                            ; Camera:U1|count_addr[0]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.010 ns                   ; 2.685 ns                 ;
; 2.675 ns                                ; Camera:U1|count_state[1]                            ; Camera:U1|count_addr[3]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.010 ns                   ; 2.685 ns                 ;
; 2.675 ns                                ; Camera:U1|count_state[1]                            ; Camera:U1|count_addr[2]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.010 ns                   ; 2.685 ns                 ;
; 2.675 ns                                ; Camera:U1|count_state[1]                            ; Camera:U1|count_addr[1]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.010 ns                   ; 2.685 ns                 ;
; 2.675 ns                                ; Camera:U1|count_state[1]                            ; Camera:U1|count_addr[4]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.010 ns                   ; 2.685 ns                 ;
; 2.675 ns                                ; Camera:U1|count_data[0]                             ; Camera:U1|iic_end        ; CLK50M     ; CLK50M   ; 0.000 ns                   ; -0.010 ns                  ; 2.665 ns                 ;
; 2.675 ns                                ; Camera:U1|count_data[0]                             ; Camera:U1|ack_t3         ; CLK50M     ; CLK50M   ; 0.000 ns                   ; -0.010 ns                  ; 2.665 ns                 ;
; 2.675 ns                                ; Camera:U1|count_state[1]                            ; Camera:U1|count_addr[5]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.010 ns                   ; 2.685 ns                 ;
; 2.675 ns                                ; Camera:U1|count_state[1]                            ; Camera:U1|count_addr[7]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.010 ns                   ; 2.685 ns                 ;
; 2.675 ns                                ; Camera:U1|count_state[1]                            ; Camera:U1|count_addr[6]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.010 ns                   ; 2.685 ns                 ;
; 2.693 ns                                ; Camera:U1|count_data[2]                             ; Camera:U1|iic_link       ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.695 ns                 ;
; 2.726 ns                                ; Camera:U1|count_data[0]                             ; Camera:U1|iic_link       ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.728 ns                 ;
; 2.726 ns                                ; Camera:U1|count_data[5]                             ; Camera:U1|ack_t2         ; CLK50M     ; CLK50M   ; 0.000 ns                   ; -0.010 ns                  ; 2.716 ns                 ;
; 2.757 ns                                ; Camera:U1|count_data[2]                             ; Camera:U1|iic_clk_t      ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.759 ns                 ;
; 2.759 ns                                ; Camera:U1|count_data[4]                             ; Camera:U1|ack_t3         ; CLK50M     ; CLK50M   ; 0.000 ns                   ; -0.010 ns                  ; 2.749 ns                 ;
; 2.782 ns                                ; Camera:U1|count_data[1]                             ; Camera:U1|ack_t1         ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.784 ns                 ;
; 2.845 ns                                ; Camera:U1|count_addr[7]                             ; Camera:U1|count_addr[0]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.847 ns                 ;
; 2.845 ns                                ; Camera:U1|count_addr[7]                             ; Camera:U1|count_addr[3]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.847 ns                 ;
; 2.845 ns                                ; Camera:U1|count_addr[7]                             ; Camera:U1|count_addr[2]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.847 ns                 ;
; 2.845 ns                                ; Camera:U1|count_addr[7]                             ; Camera:U1|count_addr[1]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.847 ns                 ;
; 2.845 ns                                ; Camera:U1|count_addr[7]                             ; Camera:U1|count_addr[4]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.847 ns                 ;
; 2.845 ns                                ; Camera:U1|count_addr[7]                             ; Camera:U1|count_addr[5]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.847 ns                 ;
; 2.845 ns                                ; Camera:U1|count_addr[7]                             ; Camera:U1|count_addr[6]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.847 ns                 ;
; 2.872 ns                                ; Camera:U1|count_addr[5]                             ; Camera:U1|iic_en         ; CLK50M     ; CLK50M   ; 0.000 ns                   ; -0.006 ns                  ; 2.866 ns                 ;
; 2.904 ns                                ; Camera:U1|iic_data_t                                ; Camera:U1|iic_data_t     ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.906 ns                 ;
; 2.910 ns                                ; Camera:U1|count_data[3]                             ; Camera:U1|ack_t3         ; CLK50M     ; CLK50M   ; 0.000 ns                   ; -0.010 ns                  ; 2.900 ns                 ;
; 2.924 ns                                ; Camera:U1|count_data[5]                             ; Camera:U1|iic_clk_t      ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.926 ns                 ;
; 2.924 ns                                ; Camera:U1|count_addr[6]                             ; Camera:U1|count_addr[0]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.926 ns                 ;
; 2.924 ns                                ; Camera:U1|count_addr[6]                             ; Camera:U1|count_addr[3]  ; CLK50M     ; CLK50M   ; 0.000 ns                   ; 0.002 ns                   ; 2.926 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                          ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                ;
+-------+--------------+------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                                                                                                                                      ; To Clock ;
+-------+--------------+------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 10.214 ns  ; DQ0[3]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1   ; CLK50M   ;
; N/A   ; None         ; 10.176 ns  ; DQ0[4]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg0   ; CLK50M   ;
; N/A   ; None         ; 10.166 ns  ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                                               ; PCLK     ;
; N/A   ; None         ; 10.165 ns  ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                                                ; PCLK     ;
; N/A   ; None         ; 10.164 ns  ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                                               ; PCLK     ;
; N/A   ; None         ; 10.148 ns  ; DQ0[5]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg1   ; CLK50M   ;
; N/A   ; None         ; 10.030 ns  ; DQ0[6]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg0   ; CLK50M   ;
; N/A   ; None         ; 10.015 ns  ; DQ1[0]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg0   ; CLK50M   ;
; N/A   ; None         ; 10.007 ns  ; DQ1[1]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg1   ; CLK50M   ;
; N/A   ; None         ; 9.969 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                                               ; PCLK     ;
; N/A   ; None         ; 9.968 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                                                ; PCLK     ;
; N/A   ; None         ; 9.967 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                                               ; PCLK     ;
; N/A   ; None         ; 9.896 ns   ; DQ1[3]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1   ; CLK50M   ;
; N/A   ; None         ; 9.883 ns   ; DQ0[0]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg0   ; CLK50M   ;
; N/A   ; None         ; 9.820 ns   ; DQ0[7]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg1   ; CLK50M   ;
; N/A   ; None         ; 9.753 ns   ; DQ1[2]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg0   ; CLK50M   ;
; N/A   ; None         ; 9.681 ns   ; DQ0[2]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg0   ; CLK50M   ;
; N/A   ; None         ; 9.677 ns   ; DQ0[1]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg1   ; CLK50M   ;
; N/A   ; None         ; 9.637 ns   ; DQ1[4]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg0   ; CLK50M   ;
; N/A   ; None         ; 9.629 ns   ; DQ1[5]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg1   ; CLK50M   ;
; N/A   ; None         ; 9.600 ns   ; DQ1[7]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg1   ; CLK50M   ;
; N/A   ; None         ; 9.107 ns   ; DQ1[6]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg0   ; CLK50M   ;
; N/A   ; None         ; 9.096 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_we_reg        ; PCLK     ;
; N/A   ; None         ; 9.096 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg0   ; PCLK     ;
; N/A   ; None         ; 9.096 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg0  ; PCLK     ;
; N/A   ; None         ; 9.096 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg1  ; PCLK     ;
; N/A   ; None         ; 9.096 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg2  ; PCLK     ;
; N/A   ; None         ; 9.096 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg3  ; PCLK     ;
; N/A   ; None         ; 9.096 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg4  ; PCLK     ;
; N/A   ; None         ; 9.096 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg5  ; PCLK     ;
; N/A   ; None         ; 9.096 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg6  ; PCLK     ;
; N/A   ; None         ; 9.096 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg7  ; PCLK     ;
; N/A   ; None         ; 9.096 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg8  ; PCLK     ;
; N/A   ; None         ; 9.096 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg9  ; PCLK     ;
; N/A   ; None         ; 9.096 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg10 ; PCLK     ;
; N/A   ; None         ; 9.096 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg1   ; PCLK     ;
; N/A   ; None         ; 9.089 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_we_reg        ; PCLK     ;
; N/A   ; None         ; 9.089 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg0   ; PCLK     ;
; N/A   ; None         ; 9.089 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg0  ; PCLK     ;
; N/A   ; None         ; 9.089 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg1  ; PCLK     ;
; N/A   ; None         ; 9.089 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg2  ; PCLK     ;
; N/A   ; None         ; 9.089 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg3  ; PCLK     ;
; N/A   ; None         ; 9.089 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg4  ; PCLK     ;
; N/A   ; None         ; 9.089 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg5  ; PCLK     ;
; N/A   ; None         ; 9.089 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg6  ; PCLK     ;
; N/A   ; None         ; 9.089 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg7  ; PCLK     ;
; N/A   ; None         ; 9.089 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg8  ; PCLK     ;
; N/A   ; None         ; 9.089 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg9  ; PCLK     ;
; N/A   ; None         ; 9.089 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg10 ; PCLK     ;
; N/A   ; None         ; 9.089 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1   ; PCLK     ;
; N/A   ; None         ; 9.062 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_we_reg        ; PCLK     ;
; N/A   ; None         ; 9.062 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg0   ; PCLK     ;
; N/A   ; None         ; 9.062 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg0  ; PCLK     ;
; N/A   ; None         ; 9.062 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg1  ; PCLK     ;
; N/A   ; None         ; 9.062 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg2  ; PCLK     ;
; N/A   ; None         ; 9.062 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg3  ; PCLK     ;
; N/A   ; None         ; 9.062 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg4  ; PCLK     ;
; N/A   ; None         ; 9.062 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg5  ; PCLK     ;
; N/A   ; None         ; 9.062 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg6  ; PCLK     ;
; N/A   ; None         ; 9.062 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg7  ; PCLK     ;
; N/A   ; None         ; 9.062 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg8  ; PCLK     ;
; N/A   ; None         ; 9.062 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg9  ; PCLK     ;
; N/A   ; None         ; 9.062 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg10 ; PCLK     ;
; N/A   ; None         ; 9.062 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg1   ; PCLK     ;
; N/A   ; None         ; 8.899 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_we_reg        ; PCLK     ;
; N/A   ; None         ; 8.899 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg0   ; PCLK     ;
; N/A   ; None         ; 8.899 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg0  ; PCLK     ;
; N/A   ; None         ; 8.899 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg1  ; PCLK     ;
; N/A   ; None         ; 8.899 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg2  ; PCLK     ;
; N/A   ; None         ; 8.899 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg3  ; PCLK     ;
; N/A   ; None         ; 8.899 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg4  ; PCLK     ;
; N/A   ; None         ; 8.899 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg5  ; PCLK     ;
; N/A   ; None         ; 8.899 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg6  ; PCLK     ;
; N/A   ; None         ; 8.899 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg7  ; PCLK     ;
; N/A   ; None         ; 8.899 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg8  ; PCLK     ;
; N/A   ; None         ; 8.899 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg9  ; PCLK     ;
; N/A   ; None         ; 8.899 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg10 ; PCLK     ;
; N/A   ; None         ; 8.899 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg1   ; PCLK     ;
; N/A   ; None         ; 8.892 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_we_reg        ; PCLK     ;
; N/A   ; None         ; 8.892 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg0   ; PCLK     ;
; N/A   ; None         ; 8.892 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg0  ; PCLK     ;
; N/A   ; None         ; 8.892 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg1  ; PCLK     ;
; N/A   ; None         ; 8.892 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg2  ; PCLK     ;
; N/A   ; None         ; 8.892 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg3  ; PCLK     ;
; N/A   ; None         ; 8.892 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg4  ; PCLK     ;
; N/A   ; None         ; 8.892 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg5  ; PCLK     ;
; N/A   ; None         ; 8.892 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg6  ; PCLK     ;
; N/A   ; None         ; 8.892 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg7  ; PCLK     ;
; N/A   ; None         ; 8.892 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg8  ; PCLK     ;
; N/A   ; None         ; 8.892 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg9  ; PCLK     ;
; N/A   ; None         ; 8.892 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg10 ; PCLK     ;
; N/A   ; None         ; 8.892 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1   ; PCLK     ;
; N/A   ; None         ; 8.865 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_we_reg        ; PCLK     ;
; N/A   ; None         ; 8.865 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg0   ; PCLK     ;
; N/A   ; None         ; 8.865 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg0  ; PCLK     ;
; N/A   ; None         ; 8.865 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg1  ; PCLK     ;
; N/A   ; None         ; 8.865 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg2  ; PCLK     ;
; N/A   ; None         ; 8.865 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg3  ; PCLK     ;
; N/A   ; None         ; 8.865 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg4  ; PCLK     ;
; N/A   ; None         ; 8.865 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg5  ; PCLK     ;
; N/A   ; None         ; 8.865 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg6  ; PCLK     ;
; N/A   ; None         ; 8.865 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg7  ; PCLK     ;
; N/A   ; None         ; 8.865 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg8  ; PCLK     ;
; N/A   ; None         ; 8.865 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg9  ; PCLK     ;
; N/A   ; None         ; 8.865 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg10 ; PCLK     ;
; N/A   ; None         ; 8.865 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg1   ; PCLK     ;
; N/A   ; None         ; 8.620 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_we_reg        ; PCLK     ;
; N/A   ; None         ; 8.620 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg0   ; PCLK     ;
; N/A   ; None         ; 8.620 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg0  ; PCLK     ;
; N/A   ; None         ; 8.620 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg1  ; PCLK     ;
; N/A   ; None         ; 8.620 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg2  ; PCLK     ;
; N/A   ; None         ; 8.620 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg3  ; PCLK     ;
; N/A   ; None         ; 8.620 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg4  ; PCLK     ;
; N/A   ; None         ; 8.620 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg5  ; PCLK     ;
; N/A   ; None         ; 8.620 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg6  ; PCLK     ;
; N/A   ; None         ; 8.620 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg7  ; PCLK     ;
; N/A   ; None         ; 8.620 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg8  ; PCLK     ;
; N/A   ; None         ; 8.620 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg9  ; PCLK     ;
; N/A   ; None         ; 8.620 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg10 ; PCLK     ;
; N/A   ; None         ; 8.620 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg1   ; PCLK     ;
; N/A   ; None         ; 8.423 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_we_reg        ; PCLK     ;
; N/A   ; None         ; 8.423 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg0   ; PCLK     ;
; N/A   ; None         ; 8.423 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg0  ; PCLK     ;
; N/A   ; None         ; 8.423 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg1  ; PCLK     ;
; N/A   ; None         ; 8.423 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg2  ; PCLK     ;
; N/A   ; None         ; 8.423 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg3  ; PCLK     ;
; N/A   ; None         ; 8.423 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg4  ; PCLK     ;
; N/A   ; None         ; 8.423 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg5  ; PCLK     ;
; N/A   ; None         ; 8.423 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg6  ; PCLK     ;
; N/A   ; None         ; 8.423 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg7  ; PCLK     ;
; N/A   ; None         ; 8.423 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg8  ; PCLK     ;
; N/A   ; None         ; 8.423 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg9  ; PCLK     ;
; N/A   ; None         ; 8.423 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg10 ; PCLK     ;
; N/A   ; None         ; 8.423 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg1   ; PCLK     ;
; N/A   ; None         ; 8.396 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                                                ; PCLK     ;
; N/A   ; None         ; 8.291 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[4]                                                ; PCLK     ;
; N/A   ; None         ; 8.199 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                                                ; PCLK     ;
; N/A   ; None         ; 8.094 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[4]                                                ; PCLK     ;
; N/A   ; None         ; 7.820 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[7]                                                ; PCLK     ;
; N/A   ; None         ; 7.819 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[6]                                                ; PCLK     ;
; N/A   ; None         ; 7.817 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[3]                                                ; PCLK     ;
; N/A   ; None         ; 7.713 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|parity11                                                     ; PCLK     ;
; N/A   ; None         ; 7.713 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a0                                               ; PCLK     ;
; N/A   ; None         ; 7.713 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a1                                               ; PCLK     ;
; N/A   ; None         ; 7.713 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a2                                               ; PCLK     ;
; N/A   ; None         ; 7.623 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[7]                                                ; PCLK     ;
; N/A   ; None         ; 7.622 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[6]                                                ; PCLK     ;
; N/A   ; None         ; 7.620 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[3]                                                ; PCLK     ;
; N/A   ; None         ; 7.516 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|parity11                                                     ; PCLK     ;
; N/A   ; None         ; 7.516 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a0                                               ; PCLK     ;
; N/A   ; None         ; 7.516 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a1                                               ; PCLK     ;
; N/A   ; None         ; 7.516 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a2                                               ; PCLK     ;
; N/A   ; None         ; 7.354 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[5]                                                ; PCLK     ;
; N/A   ; None         ; 7.157 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[5]                                                ; PCLK     ;
; N/A   ; None         ; 6.860 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[0]                                                ; PCLK     ;
; N/A   ; None         ; 6.857 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[1]                                                ; PCLK     ;
; N/A   ; None         ; 6.663 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[0]                                                ; PCLK     ;
; N/A   ; None         ; 6.660 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[1]                                                ; PCLK     ;
; N/A   ; None         ; 6.410 ns   ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[2]                                                ; PCLK     ;
; N/A   ; None         ; 6.213 ns   ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[2]                                                ; PCLK     ;
; N/A   ; None         ; 5.307 ns   ; DATAIN[7] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg1   ; PCLK     ;
; N/A   ; None         ; 5.051 ns   ; DATAIN[6] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg0   ; PCLK     ;
; N/A   ; None         ; 5.015 ns   ; DATAIN[3] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1   ; PCLK     ;
; N/A   ; None         ; 4.632 ns   ; DATAIN[2] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg0   ; PCLK     ;
; N/A   ; None         ; 4.614 ns   ; DATAIN[0] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg0   ; PCLK     ;
; N/A   ; None         ; 4.564 ns   ; DATAIN[4] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg0   ; PCLK     ;
; N/A   ; None         ; 4.553 ns   ; DATAIN[1] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg1   ; PCLK     ;
; N/A   ; None         ; 4.525 ns   ; DATAIN[5] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg1   ; PCLK     ;
; N/A   ; None         ; 1.977 ns   ; IIC_DATA  ; Camera:U1|ack_t2                                                                                                                                                        ; CLK50M   ;
; N/A   ; None         ; 1.426 ns   ; IIC_DATA  ; Camera:U1|ack_t1                                                                                                                                                        ; CLK50M   ;
; N/A   ; None         ; 1.411 ns   ; IIC_DATA  ; Camera:U1|ack_t3                                                                                                                                                        ; CLK50M   ;
+-------+--------------+------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                         ; To         ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 11.093 ns  ; Camera:U1|iic_data_t                                                                                                                         ; IIC_DATA   ; CLK50M     ;
; N/A   ; None         ; 11.005 ns  ; Camera:U1|iic_link                                                                                                                           ; IIC_DATA   ; CLK50M     ;
; N/A   ; None         ; 10.801 ns  ; Camera:U1|iic_clk_t                                                                                                                          ; IIC_CLK    ; CLK50M     ;
; N/A   ; None         ; 10.094 ns  ; Controller:U6|WR[1]                                                                                                                          ; DQ1[4]     ; CLK50M     ;
; N/A   ; None         ; 10.032 ns  ; Controller:U6|WR[1]                                                                                                                          ; DQ1[5]     ; CLK50M     ;
; N/A   ; None         ; 9.710 ns   ; Controller:U6|WR[1]                                                                                                                          ; DQ1[6]     ; CLK50M     ;
; N/A   ; None         ; 9.702 ns   ; Controller:U6|WR[1]                                                                                                                          ; DQ1[7]     ; CLK50M     ;
; N/A   ; None         ; 9.697 ns   ; Controller:U6|WR[1]                                                                                                                          ; DQ1[1]     ; CLK50M     ;
; N/A   ; None         ; 9.694 ns   ; Controller:U6|WR[1]                                                                                                                          ; DQ1[3]     ; CLK50M     ;
; N/A   ; None         ; 9.652 ns   ; Controller:U6|WR[1]                                                                                                                          ; DQ1[0]     ; CLK50M     ;
; N/A   ; None         ; 9.647 ns   ; Controller:U6|WR[1]                                                                                                                          ; DQ1[2]     ; CLK50M     ;
; N/A   ; None         ; 9.639 ns   ; Controller:U6|WR[0]                                                                                                                          ; DQ1[4]     ; CLK50M     ;
; N/A   ; None         ; 9.577 ns   ; Controller:U6|WR[0]                                                                                                                          ; DQ1[5]     ; CLK50M     ;
; N/A   ; None         ; 9.255 ns   ; Controller:U6|WR[0]                                                                                                                          ; DQ1[6]     ; CLK50M     ;
; N/A   ; None         ; 9.247 ns   ; Controller:U6|WR[0]                                                                                                                          ; DQ1[7]     ; CLK50M     ;
; N/A   ; None         ; 9.242 ns   ; Controller:U6|WR[0]                                                                                                                          ; DQ1[1]     ; CLK50M     ;
; N/A   ; None         ; 9.239 ns   ; Controller:U6|WR[0]                                                                                                                          ; DQ1[3]     ; CLK50M     ;
; N/A   ; None         ; 9.197 ns   ; Controller:U6|WR[0]                                                                                                                          ; DQ1[0]     ; CLK50M     ;
; N/A   ; None         ; 9.192 ns   ; Controller:U6|WR[0]                                                                                                                          ; DQ1[2]     ; CLK50M     ;
; N/A   ; None         ; 8.230 ns   ; Controller:U6|WR[2]                                                                                                                          ; DQ0[7]     ; CLK50M     ;
; N/A   ; None         ; 8.157 ns   ; Controller:U6|WR[2]                                                                                                                          ; DQ1[4]     ; CLK50M     ;
; N/A   ; None         ; 8.100 ns   ; Controller:U6|WR[0]                                                                                                                          ; DQ0[7]     ; CLK50M     ;
; N/A   ; None         ; 8.043 ns   ; Controller:U6|WR[3]                                                                                                                          ; DQ0[7]     ; CLK50M     ;
; N/A   ; None         ; 8.009 ns   ; Controller:U6|WR[3]                                                                                                                          ; DQ0[5]     ; CLK50M     ;
; N/A   ; None         ; 8.000 ns   ; Controller:U6|WR[3]                                                                                                                          ; DQ0[6]     ; CLK50M     ;
; N/A   ; None         ; 7.999 ns   ; Controller:U6|WR[3]                                                                                                                          ; DQ0[4]     ; CLK50M     ;
; N/A   ; None         ; 7.970 ns   ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[5] ; DQ1[5]     ; CLK50M     ;
; N/A   ; None         ; 7.939 ns   ; Controller:U6|WR[2]                                                                                                                          ; DQ0[5]     ; CLK50M     ;
; N/A   ; None         ; 7.930 ns   ; Controller:U6|WR[2]                                                                                                                          ; DQ0[6]     ; CLK50M     ;
; N/A   ; None         ; 7.929 ns   ; Controller:U6|WR[2]                                                                                                                          ; DQ0[4]     ; CLK50M     ;
; N/A   ; None         ; 7.888 ns   ; Controller:U6|WR[3]                                                                                                                          ; DQ1[4]     ; CLK50M     ;
; N/A   ; None         ; 7.871 ns   ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[5] ; DQ0[5]     ; CLK50M     ;
; N/A   ; None         ; 7.838 ns   ; Controller:U6|WR[0]                                                                                                                          ; DQ0[5]     ; CLK50M     ;
; N/A   ; None         ; 7.829 ns   ; Controller:U6|WR[3]                                                                                                                          ; DQ1[5]     ; CLK50M     ;
; N/A   ; None         ; 7.770 ns   ; Controller:U6|WR[2]                                                                                                                          ; DQ1[6]     ; CLK50M     ;
; N/A   ; None         ; 7.752 ns   ; Controller:U6|WR[2]                                                                                                                          ; DQ1[1]     ; CLK50M     ;
; N/A   ; None         ; 7.750 ns   ; Controller:U6|WR[2]                                                                                                                          ; DQ1[3]     ; CLK50M     ;
; N/A   ; None         ; 7.732 ns   ; Controller:U6|WR[2]                                                                                                                          ; DQ1[5]     ; CLK50M     ;
; N/A   ; None         ; 7.721 ns   ; Controller:U6|WR[3]                                                                                                                          ; DQ1[0]     ; CLK50M     ;
; N/A   ; None         ; 7.717 ns   ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[1] ; DQ0[1]     ; CLK50M     ;
; N/A   ; None         ; 7.711 ns   ; Controller:U6|WR[3]                                                                                                                          ; DQ1[2]     ; CLK50M     ;
; N/A   ; None         ; 7.663 ns   ; Controller:U6|WR[0]                                                                                                                          ; DQ0[6]     ; CLK50M     ;
; N/A   ; None         ; 7.651 ns   ; Controller:U6|WR[0]                                                                                                                          ; DQ0[4]     ; CLK50M     ;
; N/A   ; None         ; 7.616 ns   ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[4] ; DQ0[4]     ; CLK50M     ;
; N/A   ; None         ; 7.578 ns   ; Controller:U6|WR[0]                                                                                                                          ; DQ0[2]     ; CLK50M     ;
; N/A   ; None         ; 7.570 ns   ; Controller:U6|WR[0]                                                                                                                          ; DQ0[1]     ; CLK50M     ;
; N/A   ; None         ; 7.564 ns   ; Controller:U6|WR[0]                                                                                                                          ; DQ0[0]     ; CLK50M     ;
; N/A   ; None         ; 7.506 ns   ; Controller:U6|WR[3]                                                                                                                          ; DQ1[6]     ; CLK50M     ;
; N/A   ; None         ; 7.500 ns   ; Controller:U6|WR[3]                                                                                                                          ; DQ1[1]     ; CLK50M     ;
; N/A   ; None         ; 7.497 ns   ; Controller:U6|WR[3]                                                                                                                          ; DQ1[7]     ; CLK50M     ;
; N/A   ; None         ; 7.496 ns   ; Controller:U6|WR[3]                                                                                                                          ; DQ1[3]     ; CLK50M     ;
; N/A   ; None         ; 7.492 ns   ; Controller:U6|WR[3]                                                                                                                          ; DQ0[2]     ; CLK50M     ;
; N/A   ; None         ; 7.484 ns   ; Controller:U6|WR[3]                                                                                                                          ; DQ0[1]     ; CLK50M     ;
; N/A   ; None         ; 7.477 ns   ; Controller:U6|WR[3]                                                                                                                          ; DQ0[0]     ; CLK50M     ;
; N/A   ; None         ; 7.405 ns   ; Controller:U6|WR[2]                                                                                                                          ; DQ1[7]     ; CLK50M     ;
; N/A   ; None         ; 7.396 ns   ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7] ; DQ0[7]     ; CLK50M     ;
; N/A   ; None         ; 7.380 ns   ; Controller:U6|WR[2]                                                                                                                          ; DQ0[2]     ; CLK50M     ;
; N/A   ; None         ; 7.373 ns   ; Controller:U6|WR[2]                                                                                                                          ; DQ0[1]     ; CLK50M     ;
; N/A   ; None         ; 7.365 ns   ; Controller:U6|WR[2]                                                                                                                          ; DQ0[0]     ; CLK50M     ;
; N/A   ; None         ; 7.355 ns   ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[6] ; DQ0[6]     ; CLK50M     ;
; N/A   ; None         ; 7.351 ns   ; Controller:U6|WR[3]                                                                                                                          ; DQ0[3]     ; CLK50M     ;
; N/A   ; None         ; 7.350 ns   ; Controller:U6|WR[2]                                                                                                                          ; DQ1[0]     ; CLK50M     ;
; N/A   ; None         ; 7.347 ns   ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[4] ; DQ1[4]     ; CLK50M     ;
; N/A   ; None         ; 7.342 ns   ; Controller:U6|WR[2]                                                                                                                          ; DQ1[2]     ; CLK50M     ;
; N/A   ; None         ; 7.317 ns   ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[1] ; DQ1[1]     ; CLK50M     ;
; N/A   ; None         ; 7.298 ns   ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7] ; DQ1[7]     ; CLK50M     ;
; N/A   ; None         ; 7.264 ns   ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[0] ; DQ0[0]     ; CLK50M     ;
; N/A   ; None         ; 7.192 ns   ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[2] ; DQ0[2]     ; CLK50M     ;
; N/A   ; None         ; 7.062 ns   ; Controller:U6|WR[0]                                                                                                                          ; DQ0[3]     ; CLK50M     ;
; N/A   ; None         ; 7.052 ns   ; Controller:U6|WR[2]                                                                                                                          ; DQ0[3]     ; CLK50M     ;
; N/A   ; None         ; 6.995 ns   ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[0] ; DQ1[0]     ; CLK50M     ;
; N/A   ; None         ; 6.912 ns   ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[2] ; DQ1[2]     ; CLK50M     ;
; N/A   ; None         ; 6.878 ns   ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[6] ; DQ1[6]     ; CLK50M     ;
; N/A   ; None         ; 6.531 ns   ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[3] ; DQ0[3]     ; CLK50M     ;
; N/A   ; None         ; 6.450 ns   ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[3] ; DQ1[3]     ; CLK50M     ;
; N/A   ; None         ; 5.838 ns   ; SDRAM_Controller:U4|A[6]                                                                                                                     ; A0[6]      ; CLK50M     ;
; N/A   ; None         ; 5.837 ns   ; SDRAM_Controller:U5|BA[0]                                                                                                                    ; BA1[0]     ; CLK50M     ;
; N/A   ; None         ; 5.835 ns   ; SDRAM_Controller:U5|A[1]                                                                                                                     ; A1[1]      ; CLK50M     ;
; N/A   ; None         ; 5.835 ns   ; SDRAM_Controller:U5|BA[1]                                                                                                                    ; BA1[1]     ; CLK50M     ;
; N/A   ; None         ; 5.833 ns   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7] ; DATAOUT[7] ; CLK50M     ;
; N/A   ; None         ; 5.819 ns   ; Controller:U6|IFCLK                                                                                                                          ; IFCLK      ; CLK50M     ;
; N/A   ; None         ; 5.818 ns   ; SDRAM_Controller:U4|DQM                                                                                                                      ; DQM0       ; CLK50M     ;
; N/A   ; None         ; 5.811 ns   ; SDRAM_Controller:U4|A[4]                                                                                                                     ; A0[4]      ; CLK50M     ;
; N/A   ; None         ; 5.808 ns   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[6] ; DATAOUT[6] ; CLK50M     ;
; N/A   ; None         ; 5.637 ns   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[2] ; DATAOUT[2] ; CLK50M     ;
; N/A   ; None         ; 5.594 ns   ; SDRAM_Controller:U5|CASn                                                                                                                     ; CASn1      ; CLK50M     ;
; N/A   ; None         ; 5.571 ns   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[3] ; DATAOUT[3] ; CLK50M     ;
; N/A   ; None         ; 5.546 ns   ; SDRAM_Controller:U5|WEn                                                                                                                      ; WEn1       ; CLK50M     ;
; N/A   ; None         ; 5.543 ns   ; SDRAM_Controller:U4|WEn                                                                                                                      ; WEn0       ; CLK50M     ;
; N/A   ; None         ; 5.514 ns   ; SDRAM_Controller:U5|RASn                                                                                                                     ; RASn1      ; CLK50M     ;
; N/A   ; None         ; 5.501 ns   ; SDRAM_Controller:U5|A[2]                                                                                                                     ; A1[2]      ; CLK50M     ;
; N/A   ; None         ; 5.499 ns   ; SDRAM_Controller:U4|A[7]                                                                                                                     ; A0[7]      ; CLK50M     ;
; N/A   ; None         ; 5.498 ns   ; SDRAM_Controller:U5|A[3]                                                                                                                     ; A1[3]      ; CLK50M     ;
; N/A   ; None         ; 5.498 ns   ; SDRAM_Controller:U4|A[8]                                                                                                                     ; A0[8]      ; CLK50M     ;
; N/A   ; None         ; 5.492 ns   ; SDRAM_Controller:U5|A[0]                                                                                                                     ; A1[0]      ; CLK50M     ;
; N/A   ; None         ; 5.484 ns   ; SDRAM_Controller:U4|A[5]                                                                                                                     ; A0[5]      ; CLK50M     ;
; N/A   ; None         ; 5.475 ns   ; SDRAM_Controller:U4|RASn                                                                                                                     ; RASn0      ; CLK50M     ;
; N/A   ; None         ; 5.469 ns   ; SDRAM_Controller:U5|A[10]                                                                                                                    ; A1[10]     ; CLK50M     ;
; N/A   ; None         ; 5.461 ns   ; SDRAM_Controller:U4|CASn                                                                                                                     ; CASn0      ; CLK50M     ;
; N/A   ; None         ; 5.456 ns   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[1] ; DATAOUT[1] ; CLK50M     ;
; N/A   ; None         ; 5.445 ns   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[4] ; DATAOUT[4] ; CLK50M     ;
; N/A   ; None         ; 5.443 ns   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[5] ; DATAOUT[5] ; CLK50M     ;
; N/A   ; None         ; 5.420 ns   ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[0] ; DATAOUT[0] ; CLK50M     ;
; N/A   ; None         ; 5.406 ns   ; SDRAM_Controller:U4|BA[0]                                                                                                                    ; BA0[0]     ; CLK50M     ;
; N/A   ; None         ; 5.125 ns   ; SDRAM_Controller:U4|BA[1]                                                                                                                    ; BA0[1]     ; CLK50M     ;
; N/A   ; None         ; 5.117 ns   ; SDRAM_Controller:U4|A[9]                                                                                                                     ; A0[9]      ; CLK50M     ;
; N/A   ; None         ; 5.114 ns   ; SDRAM_Controller:U5|A[4]                                                                                                                     ; A1[4]      ; CLK50M     ;
; N/A   ; None         ; 5.105 ns   ; SDRAM_Controller:U4|A[1]                                                                                                                     ; A0[1]      ; CLK50M     ;
; N/A   ; None         ; 5.105 ns   ; SDRAM_Controller:U4|A[0]                                                                                                                     ; A0[0]      ; CLK50M     ;
; N/A   ; None         ; 5.103 ns   ; SDRAM_Controller:U4|A[10]                                                                                                                    ; A0[10]     ; CLK50M     ;
; N/A   ; None         ; 5.102 ns   ; SDRAM_Controller:U5|A[5]                                                                                                                     ; A1[5]      ; CLK50M     ;
; N/A   ; None         ; 5.102 ns   ; SDRAM_Controller:U4|A[11]                                                                                                                    ; A0[11]     ; CLK50M     ;
; N/A   ; None         ; 5.079 ns   ; SDRAM_Controller:U5|A[9]                                                                                                                     ; A1[9]      ; CLK50M     ;
; N/A   ; None         ; 4.779 ns   ; SDRAM_Controller:U5|A[7]                                                                                                                     ; A1[7]      ; CLK50M     ;
; N/A   ; None         ; 4.760 ns   ; SDRAM_Controller:U5|A[6]                                                                                                                     ; A1[6]      ; CLK50M     ;
; N/A   ; None         ; 4.758 ns   ; SDRAM_Controller:U5|A[8]                                                                                                                     ; A1[8]      ; CLK50M     ;
; N/A   ; None         ; 4.746 ns   ; SDRAM_Controller:U5|DQM                                                                                                                      ; DQM1       ; CLK50M     ;
; N/A   ; None         ; 4.740 ns   ; SDRAM_Controller:U4|A[3]                                                                                                                     ; A0[3]      ; CLK50M     ;
; N/A   ; None         ; 4.738 ns   ; SDRAM_Controller:U4|A[2]                                                                                                                     ; A0[2]      ; CLK50M     ;
; N/A   ; None         ; 4.733 ns   ; SDRAM_Controller:U4|A[12]                                                                                                                    ; A0[12]     ; CLK50M     ;
; N/A   ; None         ; 4.728 ns   ; SDRAM_Controller:U5|A[11]                                                                                                                    ; A1[11]     ; CLK50M     ;
; N/A   ; None         ; 4.726 ns   ; SDRAM_Controller:U5|A[12]                                                                                                                    ; A1[12]     ; CLK50M     ;
; N/A   ; None         ; 3.326 ns   ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0                                                                                          ; CLK1       ; CLK50M     ;
; N/A   ; None         ; 3.319 ns   ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0                                                                                          ; CLK0       ; CLK50M     ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+--------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To   ;
+-------+-------------------+-----------------+--------+------+
; N/A   ; None              ; 5.163 ns        ; CLK50M ; XCLK ;
+-------+-------------------+-----------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                       ;
+---------------+-------------+-----------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                                                                                                                                                      ; To Clock ;
+---------------+-------------+-----------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -1.145 ns ; IIC_DATA  ; Camera:U1|ack_t3                                                                                                                                                        ; CLK50M   ;
; N/A           ; None        ; -1.160 ns ; IIC_DATA  ; Camera:U1|ack_t1                                                                                                                                                        ; CLK50M   ;
; N/A           ; None        ; -1.711 ns ; IIC_DATA  ; Camera:U1|ack_t2                                                                                                                                                        ; CLK50M   ;
; N/A           ; None        ; -4.212 ns ; DATAIN[5] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg1   ; PCLK     ;
; N/A           ; None        ; -4.240 ns ; DATAIN[1] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg1   ; PCLK     ;
; N/A           ; None        ; -4.251 ns ; DATAIN[4] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg0   ; PCLK     ;
; N/A           ; None        ; -4.301 ns ; DATAIN[0] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg0   ; PCLK     ;
; N/A           ; None        ; -4.319 ns ; DATAIN[2] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg0   ; PCLK     ;
; N/A           ; None        ; -4.702 ns ; DATAIN[3] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1   ; PCLK     ;
; N/A           ; None        ; -4.738 ns ; DATAIN[6] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg0   ; PCLK     ;
; N/A           ; None        ; -4.994 ns ; DATAIN[7] ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg1   ; PCLK     ;
; N/A           ; None        ; -5.947 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[2]                                                ; PCLK     ;
; N/A           ; None        ; -6.144 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[2]                                                ; PCLK     ;
; N/A           ; None        ; -6.394 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[1]                                                ; PCLK     ;
; N/A           ; None        ; -6.397 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[0]                                                ; PCLK     ;
; N/A           ; None        ; -6.591 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[1]                                                ; PCLK     ;
; N/A           ; None        ; -6.594 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[0]                                                ; PCLK     ;
; N/A           ; None        ; -6.891 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[5]                                                ; PCLK     ;
; N/A           ; None        ; -7.088 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[5]                                                ; PCLK     ;
; N/A           ; None        ; -7.250 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|parity11                                                     ; PCLK     ;
; N/A           ; None        ; -7.250 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a0                                               ; PCLK     ;
; N/A           ; None        ; -7.250 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a1                                               ; PCLK     ;
; N/A           ; None        ; -7.250 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a2                                               ; PCLK     ;
; N/A           ; None        ; -7.354 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[3]                                                ; PCLK     ;
; N/A           ; None        ; -7.356 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[6]                                                ; PCLK     ;
; N/A           ; None        ; -7.357 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[7]                                                ; PCLK     ;
; N/A           ; None        ; -7.447 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|parity11                                                     ; PCLK     ;
; N/A           ; None        ; -7.447 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a0                                               ; PCLK     ;
; N/A           ; None        ; -7.447 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a1                                               ; PCLK     ;
; N/A           ; None        ; -7.447 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a2                                               ; PCLK     ;
; N/A           ; None        ; -7.551 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[3]                                                ; PCLK     ;
; N/A           ; None        ; -7.553 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[6]                                                ; PCLK     ;
; N/A           ; None        ; -7.554 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[7]                                                ; PCLK     ;
; N/A           ; None        ; -7.673 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_we_reg        ; PCLK     ;
; N/A           ; None        ; -7.828 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[4]                                                ; PCLK     ;
; N/A           ; None        ; -7.870 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_we_reg        ; PCLK     ;
; N/A           ; None        ; -7.933 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                                                ; PCLK     ;
; N/A           ; None        ; -8.025 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[4]                                                ; PCLK     ;
; N/A           ; None        ; -8.094 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_we_reg        ; PCLK     ;
; N/A           ; None        ; -8.110 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg0   ; PCLK     ;
; N/A           ; None        ; -8.110 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg0  ; PCLK     ;
; N/A           ; None        ; -8.110 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg1  ; PCLK     ;
; N/A           ; None        ; -8.110 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg2  ; PCLK     ;
; N/A           ; None        ; -8.110 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg3  ; PCLK     ;
; N/A           ; None        ; -8.110 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg4  ; PCLK     ;
; N/A           ; None        ; -8.110 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg5  ; PCLK     ;
; N/A           ; None        ; -8.110 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg6  ; PCLK     ;
; N/A           ; None        ; -8.110 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg7  ; PCLK     ;
; N/A           ; None        ; -8.110 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg8  ; PCLK     ;
; N/A           ; None        ; -8.110 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg9  ; PCLK     ;
; N/A           ; None        ; -8.110 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg10 ; PCLK     ;
; N/A           ; None        ; -8.110 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg1   ; PCLK     ;
; N/A           ; None        ; -8.130 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                                                ; PCLK     ;
; N/A           ; None        ; -8.142 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_we_reg        ; PCLK     ;
; N/A           ; None        ; -8.144 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_we_reg        ; PCLK     ;
; N/A           ; None        ; -8.291 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_we_reg        ; PCLK     ;
; N/A           ; None        ; -8.307 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg0   ; PCLK     ;
; N/A           ; None        ; -8.307 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg0  ; PCLK     ;
; N/A           ; None        ; -8.307 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg1  ; PCLK     ;
; N/A           ; None        ; -8.307 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg2  ; PCLK     ;
; N/A           ; None        ; -8.307 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg3  ; PCLK     ;
; N/A           ; None        ; -8.307 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg4  ; PCLK     ;
; N/A           ; None        ; -8.307 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg5  ; PCLK     ;
; N/A           ; None        ; -8.307 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg6  ; PCLK     ;
; N/A           ; None        ; -8.307 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg7  ; PCLK     ;
; N/A           ; None        ; -8.307 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg8  ; PCLK     ;
; N/A           ; None        ; -8.307 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg9  ; PCLK     ;
; N/A           ; None        ; -8.307 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_address_reg10 ; PCLK     ;
; N/A           ; None        ; -8.307 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg1   ; PCLK     ;
; N/A           ; None        ; -8.339 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_we_reg        ; PCLK     ;
; N/A           ; None        ; -8.341 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_we_reg        ; PCLK     ;
; N/A           ; None        ; -8.552 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg0   ; PCLK     ;
; N/A           ; None        ; -8.552 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg0  ; PCLK     ;
; N/A           ; None        ; -8.552 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg1  ; PCLK     ;
; N/A           ; None        ; -8.552 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg2  ; PCLK     ;
; N/A           ; None        ; -8.552 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg3  ; PCLK     ;
; N/A           ; None        ; -8.552 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg4  ; PCLK     ;
; N/A           ; None        ; -8.552 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg5  ; PCLK     ;
; N/A           ; None        ; -8.552 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg6  ; PCLK     ;
; N/A           ; None        ; -8.552 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg7  ; PCLK     ;
; N/A           ; None        ; -8.552 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg8  ; PCLK     ;
; N/A           ; None        ; -8.552 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg9  ; PCLK     ;
; N/A           ; None        ; -8.552 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg10 ; PCLK     ;
; N/A           ; None        ; -8.552 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg1   ; PCLK     ;
; N/A           ; None        ; -8.579 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg0   ; PCLK     ;
; N/A           ; None        ; -8.579 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg0  ; PCLK     ;
; N/A           ; None        ; -8.579 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg1  ; PCLK     ;
; N/A           ; None        ; -8.579 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg2  ; PCLK     ;
; N/A           ; None        ; -8.579 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg3  ; PCLK     ;
; N/A           ; None        ; -8.579 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg4  ; PCLK     ;
; N/A           ; None        ; -8.579 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg5  ; PCLK     ;
; N/A           ; None        ; -8.579 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg6  ; PCLK     ;
; N/A           ; None        ; -8.579 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg7  ; PCLK     ;
; N/A           ; None        ; -8.579 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg8  ; PCLK     ;
; N/A           ; None        ; -8.579 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg9  ; PCLK     ;
; N/A           ; None        ; -8.579 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg10 ; PCLK     ;
; N/A           ; None        ; -8.579 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1   ; PCLK     ;
; N/A           ; None        ; -8.586 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg0   ; PCLK     ;
; N/A           ; None        ; -8.586 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg0  ; PCLK     ;
; N/A           ; None        ; -8.586 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg1  ; PCLK     ;
; N/A           ; None        ; -8.586 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg2  ; PCLK     ;
; N/A           ; None        ; -8.586 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg3  ; PCLK     ;
; N/A           ; None        ; -8.586 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg4  ; PCLK     ;
; N/A           ; None        ; -8.586 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg5  ; PCLK     ;
; N/A           ; None        ; -8.586 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg6  ; PCLK     ;
; N/A           ; None        ; -8.586 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg7  ; PCLK     ;
; N/A           ; None        ; -8.586 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg8  ; PCLK     ;
; N/A           ; None        ; -8.586 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg9  ; PCLK     ;
; N/A           ; None        ; -8.586 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg10 ; PCLK     ;
; N/A           ; None        ; -8.586 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg1   ; PCLK     ;
; N/A           ; None        ; -8.749 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg0   ; PCLK     ;
; N/A           ; None        ; -8.749 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg0  ; PCLK     ;
; N/A           ; None        ; -8.749 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg1  ; PCLK     ;
; N/A           ; None        ; -8.749 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg2  ; PCLK     ;
; N/A           ; None        ; -8.749 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg3  ; PCLK     ;
; N/A           ; None        ; -8.749 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg4  ; PCLK     ;
; N/A           ; None        ; -8.749 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg5  ; PCLK     ;
; N/A           ; None        ; -8.749 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg6  ; PCLK     ;
; N/A           ; None        ; -8.749 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg7  ; PCLK     ;
; N/A           ; None        ; -8.749 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg8  ; PCLK     ;
; N/A           ; None        ; -8.749 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg9  ; PCLK     ;
; N/A           ; None        ; -8.749 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_address_reg10 ; PCLK     ;
; N/A           ; None        ; -8.749 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg1   ; PCLK     ;
; N/A           ; None        ; -8.776 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg0   ; PCLK     ;
; N/A           ; None        ; -8.776 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg0  ; PCLK     ;
; N/A           ; None        ; -8.776 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg1  ; PCLK     ;
; N/A           ; None        ; -8.776 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg2  ; PCLK     ;
; N/A           ; None        ; -8.776 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg3  ; PCLK     ;
; N/A           ; None        ; -8.776 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg4  ; PCLK     ;
; N/A           ; None        ; -8.776 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg5  ; PCLK     ;
; N/A           ; None        ; -8.776 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg6  ; PCLK     ;
; N/A           ; None        ; -8.776 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg7  ; PCLK     ;
; N/A           ; None        ; -8.776 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg8  ; PCLK     ;
; N/A           ; None        ; -8.776 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg9  ; PCLK     ;
; N/A           ; None        ; -8.776 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_address_reg10 ; PCLK     ;
; N/A           ; None        ; -8.776 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1   ; PCLK     ;
; N/A           ; None        ; -8.783 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg0   ; PCLK     ;
; N/A           ; None        ; -8.783 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg0  ; PCLK     ;
; N/A           ; None        ; -8.783 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg1  ; PCLK     ;
; N/A           ; None        ; -8.783 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg2  ; PCLK     ;
; N/A           ; None        ; -8.783 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg3  ; PCLK     ;
; N/A           ; None        ; -8.783 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg4  ; PCLK     ;
; N/A           ; None        ; -8.783 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg5  ; PCLK     ;
; N/A           ; None        ; -8.783 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg6  ; PCLK     ;
; N/A           ; None        ; -8.783 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg7  ; PCLK     ;
; N/A           ; None        ; -8.783 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg8  ; PCLK     ;
; N/A           ; None        ; -8.783 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg9  ; PCLK     ;
; N/A           ; None        ; -8.783 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_address_reg10 ; PCLK     ;
; N/A           ; None        ; -8.783 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg1   ; PCLK     ;
; N/A           ; None        ; -8.794 ns ; DQ1[6]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg0   ; CLK50M   ;
; N/A           ; None        ; -9.287 ns ; DQ1[7]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg1   ; CLK50M   ;
; N/A           ; None        ; -9.316 ns ; DQ1[5]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg1   ; CLK50M   ;
; N/A           ; None        ; -9.324 ns ; DQ1[4]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg0   ; CLK50M   ;
; N/A           ; None        ; -9.364 ns ; DQ0[1]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg1   ; CLK50M   ;
; N/A           ; None        ; -9.368 ns ; DQ0[2]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg0   ; CLK50M   ;
; N/A           ; None        ; -9.440 ns ; DQ1[2]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg0   ; CLK50M   ;
; N/A           ; None        ; -9.507 ns ; DQ0[7]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg1   ; CLK50M   ;
; N/A           ; None        ; -9.570 ns ; DQ0[0]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg0   ; CLK50M   ;
; N/A           ; None        ; -9.583 ns ; DQ1[3]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1   ; CLK50M   ;
; N/A           ; None        ; -9.694 ns ; DQ1[1]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg1   ; CLK50M   ;
; N/A           ; None        ; -9.701 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                                               ; PCLK     ;
; N/A           ; None        ; -9.702 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                                                ; PCLK     ;
; N/A           ; None        ; -9.702 ns ; DQ1[0]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a0~portb_datain_reg0   ; CLK50M   ;
; N/A           ; None        ; -9.703 ns ; HREF      ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                                               ; PCLK     ;
; N/A           ; None        ; -9.717 ns ; DQ0[6]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a6~portb_datain_reg0   ; CLK50M   ;
; N/A           ; None        ; -9.835 ns ; DQ0[5]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg1   ; CLK50M   ;
; N/A           ; None        ; -9.863 ns ; DQ0[4]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a4~portb_datain_reg0   ; CLK50M   ;
; N/A           ; None        ; -9.898 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                                               ; PCLK     ;
; N/A           ; None        ; -9.899 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                                                ; PCLK     ;
; N/A           ; None        ; -9.900 ns ; VSYNC     ; FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                                               ; PCLK     ;
; N/A           ; None        ; -9.901 ns ; DQ0[3]    ; FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1   ; CLK50M   ;
+---------------+-------------+-----------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Fri Sep 20 14:26:42 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off USB2_SDRAM_Project -c USB2_SDRAM_Project --timing_analysis_only
Info: Parallel compilation is enabled and will use 6 of the 6 processors detected
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "PCLK" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Camera:U1|clk_200k_t" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 627 ps for clock "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0" between source register "SDRAM_Controller:U4|ReadCameraFIFO" and destination memory "FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7]"
    Info: Fmax is 125.38 MHz (period= 7.976 ns)
    Info: + Largest register to memory requirement is 4.319 ns
        Info: + Setup relationship between source and destination is 4.615 ns
            Info: + Latch edge is 7.046 ns
                Info: Clock period of Destination clock "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0" is 9.230 ns with  offset of -2.184 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 2.431 ns
                Info: Clock period of Source clock "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0" is 9.230 ns with inverted offset of 2.431 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.054 ns
            Info: + Shortest clock path from clock "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0" to destination memory is 2.405 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.842 ns) + CELL(0.000 ns) = 0.842 ns; Loc. = CLKCTRL_G7; Fanout = 446; COMB Node = 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.748 ns) + CELL(0.815 ns) = 2.405 ns; Loc. = M4K_X11_Y7; Fanout = 2; MEM Node = 'FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7]'
                Info: Total cell delay = 0.815 ns ( 33.89 % )
                Info: Total interconnect delay = 1.590 ns ( 66.11 % )
            Info: - Longest clock path from clock "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0" to source register is 2.351 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.842 ns) + CELL(0.000 ns) = 0.842 ns; Loc. = CLKCTRL_G7; Fanout = 446; COMB Node = 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.351 ns; Loc. = LCFF_X13_Y4_N29; Fanout = 1; REG Node = 'SDRAM_Controller:U4|ReadCameraFIFO'
                Info: Total cell delay = 0.666 ns ( 28.33 % )
                Info: Total interconnect delay = 1.685 ns ( 71.67 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 3.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y4_N29; Fanout = 1; REG Node = 'SDRAM_Controller:U4|ReadCameraFIFO'
        Info: 2: + IC(0.431 ns) + CELL(0.206 ns) = 0.637 ns; Loc. = LCCOMB_X13_Y4_N6; Fanout = 2; COMB Node = 'FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|valid_rdreq~0'
        Info: 3: + IC(0.371 ns) + CELL(0.206 ns) = 1.214 ns; Loc. = LCCOMB_X13_Y4_N2; Fanout = 20; COMB Node = 'FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|valid_rdreq~1'
        Info: 4: + IC(1.716 ns) + CELL(0.762 ns) = 3.692 ns; Loc. = M4K_X11_Y7; Fanout = 2; MEM Node = 'FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7]'
        Info: Total cell delay = 1.174 ns ( 31.80 % )
        Info: Total interconnect delay = 2.518 ns ( 68.20 % )
Info: Slack time is 973 ps for clock "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1" between source register "FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[0]" and destination register "Controller:U6|present_state"
    Info: + Largest register to register requirement is 4.353 ns
        Info: + Setup relationship between source and destination is 4.615 ns
            Info: + Latch edge is 7.046 ns
                Info: Clock period of Destination clock "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1" is 13.846 ns with  offset of -2.184 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 2.431 ns
                Info: Clock period of Source clock "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0" is 9.230 ns with  offset of -2.184 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.002 ns
            Info: + Shortest clock path from clock "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1" to destination register is 2.337 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1'
                Info: 2: + IC(0.842 ns) + CELL(0.000 ns) = 0.842 ns; Loc. = CLKCTRL_G6; Fanout = 107; COMB Node = 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.337 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 3; REG Node = 'Controller:U6|present_state'
                Info: Total cell delay = 0.666 ns ( 28.50 % )
                Info: Total interconnect delay = 1.671 ns ( 71.50 % )
            Info: - Longest clock path from clock "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0" to source register is 2.335 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.842 ns) + CELL(0.000 ns) = 0.842 ns; Loc. = CLKCTRL_G7; Fanout = 446; COMB Node = 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.335 ns; Loc. = LCFF_X20_Y7_N31; Fanout = 1; REG Node = 'FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[0]'
                Info: Total cell delay = 0.666 ns ( 28.52 % )
                Info: Total interconnect delay = 1.669 ns ( 71.48 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.380 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y7_N31; Fanout = 1; REG Node = 'FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[0]'
        Info: 2: + IC(0.687 ns) + CELL(0.621 ns) = 1.308 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~1'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.394 ns; Loc. = LCCOMB_X21_Y7_N8; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~3'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.480 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~5'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.566 ns; Loc. = LCCOMB_X21_Y7_N12; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~7'
        Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 1.756 ns; Loc. = LCCOMB_X21_Y7_N14; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~9'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.842 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~11'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.928 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~13'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.014 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~15'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.100 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~17'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.186 ns; Loc. = LCCOMB_X21_Y7_N24; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~19'
        Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 2.692 ns; Loc. = LCCOMB_X21_Y7_N26; Fanout = 3; COMB Node = 'FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~20'
        Info: 13: + IC(0.374 ns) + CELL(0.206 ns) = 3.272 ns; Loc. = LCCOMB_X21_Y7_N0; Fanout = 1; COMB Node = 'Controller:U6|present_state~0'
        Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 3.380 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 3; REG Node = 'Controller:U6|present_state'
        Info: Total cell delay = 2.319 ns ( 68.61 % )
        Info: Total interconnect delay = 1.061 ns ( 31.39 % )
Info: Slack time is 6.033 ns for clock "CLK50M" between source memory "Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7" and destination memory "Camera:U1|temp_data[0]"
    Info: Fmax is 126.04 MHz (period= 7.934 ns)
    Info: + Largest memory to memory requirement is 9.674 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "CLK50M" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.000 ns
                Info: Clock period of Source clock "CLK50M" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.020 ns
            Info: + Shortest clock path from clock "CLK50M" to destination memory is 6.757 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 5; CLK Node = 'CLK50M'
                Info: 2: + IC(1.909 ns) + CELL(0.970 ns) = 4.029 ns; Loc. = LCFF_X4_Y6_N25; Fanout = 2; REG Node = 'Camera:U1|clk_200k_t'
                Info: 3: + IC(1.147 ns) + CELL(0.000 ns) = 5.176 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'Camera:U1|clk_200k_t~clkctrl'
                Info: 4: + IC(0.766 ns) + CELL(0.815 ns) = 6.757 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'Camera:U1|temp_data[0]'
                Info: Total cell delay = 2.935 ns ( 43.44 % )
                Info: Total interconnect delay = 3.822 ns ( 56.56 % )
            Info: - Longest clock path from clock "CLK50M" to source memory is 6.777 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 5; CLK Node = 'CLK50M'
                Info: 2: + IC(1.909 ns) + CELL(0.970 ns) = 4.029 ns; Loc. = LCFF_X4_Y6_N25; Fanout = 2; REG Node = 'Camera:U1|clk_200k_t'
                Info: 3: + IC(1.147 ns) + CELL(0.000 ns) = 5.176 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'Camera:U1|clk_200k_t~clkctrl'
                Info: 4: + IC(0.766 ns) + CELL(0.835 ns) = 6.777 ns; Loc. = M4K_X23_Y5; Fanout = 16; MEM Node = 'Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7'
                Info: Total cell delay = 2.955 ns ( 43.60 % )
                Info: Total interconnect delay = 3.822 ns ( 56.40 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest memory to memory delay is 3.641 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y5; Fanout = 16; MEM Node = 'Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7'
        Info: 2: + IC(0.000 ns) + CELL(3.641 ns) = 3.641 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'Camera:U1|temp_data[0]'
        Info: Total cell delay = 3.641 ns ( 100.00 % )
Info: Clock "PCLK" has Internal fmax of 95.32 MHz between source register "FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]" and destination register "FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]" (period= 10.491 ns)
    Info: + Longest register to register delay is 10.230 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y5_N29; Fanout = 11; REG Node = 'FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]'
        Info: 2: + IC(1.611 ns) + CELL(0.650 ns) = 2.261 ns; Loc. = LCCOMB_X10_Y4_N18; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~1'
        Info: 3: + IC(1.497 ns) + CELL(0.651 ns) = 4.409 ns; Loc. = LCCOMB_X10_Y5_N12; Fanout = 2; COMB Node = 'FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~4'
        Info: 4: + IC(1.153 ns) + CELL(0.650 ns) = 6.212 ns; Loc. = LCCOMB_X13_Y5_N18; Fanout = 68; COMB Node = 'FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|valid_wrreq~1'
        Info: 5: + IC(0.748 ns) + CELL(0.206 ns) = 7.166 ns; Loc. = LCCOMB_X12_Y5_N10; Fanout = 3; COMB Node = 'FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|_~3'
        Info: 6: + IC(1.050 ns) + CELL(0.615 ns) = 8.831 ns; Loc. = LCCOMB_X10_Y5_N6; Fanout = 3; COMB Node = 'FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|_~4'
        Info: 7: + IC(1.085 ns) + CELL(0.206 ns) = 10.122 ns; Loc. = LCCOMB_X10_Y4_N28; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]~1'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 10.230 ns; Loc. = LCFF_X10_Y4_N29; Fanout = 6; REG Node = 'FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]'
        Info: Total cell delay = 3.086 ns ( 30.17 % )
        Info: Total interconnect delay = 7.144 ns ( 69.83 % )
    Info: - Smallest clock skew is 0.003 ns
        Info: + Shortest clock path from clock "PCLK" to destination register is 2.800 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'PCLK'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.293 ns; Loc. = CLKCTRL_G4; Fanout = 126; COMB Node = 'PCLK~clkctrl'
            Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.800 ns; Loc. = LCFF_X10_Y4_N29; Fanout = 6; REG Node = 'FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]'
            Info: Total cell delay = 1.816 ns ( 64.86 % )
            Info: Total interconnect delay = 0.984 ns ( 35.14 % )
        Info: - Longest clock path from clock "PCLK" to source register is 2.797 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'PCLK'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.293 ns; Loc. = CLKCTRL_G4; Fanout = 126; COMB Node = 'PCLK~clkctrl'
            Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.797 ns; Loc. = LCFF_X12_Y5_N29; Fanout = 11; REG Node = 'FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]'
            Info: Total cell delay = 1.816 ns ( 64.93 % )
            Info: Total interconnect delay = 0.981 ns ( 35.07 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Minimum slack time is 499 ps for clock "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0" between source register "SDRAM_Controller:U5|A[10]" and destination register "SDRAM_Controller:U5|A[10]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y4_N5; Fanout = 2; REG Node = 'SDRAM_Controller:U5|A[10]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X17_Y4_N4; Fanout = 1; COMB Node = 'SDRAM_Controller:U5|Selector7~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X17_Y4_N5; Fanout = 2; REG Node = 'SDRAM_Controller:U5|A[10]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.184 ns
                Info: Clock period of Destination clock "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0" is 9.230 ns with  offset of -2.184 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.184 ns
                Info: Clock period of Source clock "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0" is 9.230 ns with  offset of -2.184 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0" to destination register is 2.345 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.842 ns) + CELL(0.000 ns) = 0.842 ns; Loc. = CLKCTRL_G7; Fanout = 446; COMB Node = 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.837 ns) + CELL(0.666 ns) = 2.345 ns; Loc. = LCFF_X17_Y4_N5; Fanout = 2; REG Node = 'SDRAM_Controller:U5|A[10]'
                Info: Total cell delay = 0.666 ns ( 28.40 % )
                Info: Total interconnect delay = 1.679 ns ( 71.60 % )
            Info: - Shortest clock path from clock "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0" to source register is 2.345 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.842 ns) + CELL(0.000 ns) = 0.842 ns; Loc. = CLKCTRL_G7; Fanout = 446; COMB Node = 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.837 ns) + CELL(0.666 ns) = 2.345 ns; Loc. = LCFF_X17_Y4_N5; Fanout = 2; REG Node = 'SDRAM_Controller:U5|A[10]'
                Info: Total cell delay = 0.666 ns ( 28.40 % )
                Info: Total interconnect delay = 1.679 ns ( 71.60 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1" between source register "Controller:U6|present_state" and destination register "Controller:U6|present_state"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 3; REG Node = 'Controller:U6|present_state'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X21_Y7_N0; Fanout = 1; COMB Node = 'Controller:U6|present_state~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 3; REG Node = 'Controller:U6|present_state'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.184 ns
                Info: Clock period of Destination clock "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1" is 13.846 ns with  offset of -2.184 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.184 ns
                Info: Clock period of Source clock "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1" is 13.846 ns with  offset of -2.184 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1" to destination register is 2.337 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1'
                Info: 2: + IC(0.842 ns) + CELL(0.000 ns) = 0.842 ns; Loc. = CLKCTRL_G6; Fanout = 107; COMB Node = 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.337 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 3; REG Node = 'Controller:U6|present_state'
                Info: Total cell delay = 0.666 ns ( 28.50 % )
                Info: Total interconnect delay = 1.671 ns ( 71.50 % )
            Info: - Shortest clock path from clock "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1" to source register is 2.337 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1'
                Info: 2: + IC(0.842 ns) + CELL(0.000 ns) = 0.842 ns; Loc. = CLKCTRL_G6; Fanout = 107; COMB Node = 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.337 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 3; REG Node = 'Controller:U6|present_state'
                Info: Total cell delay = 0.666 ns ( 28.50 % )
                Info: Total interconnect delay = 1.671 ns ( 71.50 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is -151 ps for clock "CLK50M" between source register "Camera:U1|count_clk[2]" and destination register "Camera:U1|clk_200k_t"
    Info: + Shortest register to register delay is 0.800 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y6_N23; Fanout = 9; REG Node = 'Camera:U1|count_clk[2]'
        Info: 2: + IC(0.486 ns) + CELL(0.206 ns) = 0.692 ns; Loc. = LCCOMB_X4_Y6_N24; Fanout = 1; COMB Node = 'Camera:U1|clk_200k_t~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.800 ns; Loc. = LCFF_X4_Y6_N25; Fanout = 2; REG Node = 'Camera:U1|clk_200k_t'
        Info: Total cell delay = 0.314 ns ( 39.25 % )
        Info: Total interconnect delay = 0.486 ns ( 60.75 % )
    Info: - Smallest register to register requirement is 0.951 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK50M" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK50M" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.949 ns
            Info: + Longest clock path from clock "CLK50M" to destination register is 3.725 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 5; CLK Node = 'CLK50M'
                Info: 2: + IC(1.909 ns) + CELL(0.666 ns) = 3.725 ns; Loc. = LCFF_X4_Y6_N25; Fanout = 2; REG Node = 'Camera:U1|clk_200k_t'
                Info: Total cell delay = 1.816 ns ( 48.75 % )
                Info: Total interconnect delay = 1.909 ns ( 51.25 % )
            Info: - Shortest clock path from clock "CLK50M" to source register is 2.776 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 5; CLK Node = 'CLK50M'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.293 ns; Loc. = CLKCTRL_G5; Fanout = 7; COMB Node = 'CLK50M~clkctrl'
                Info: 3: + IC(0.817 ns) + CELL(0.666 ns) = 2.776 ns; Loc. = LCFF_X4_Y6_N23; Fanout = 9; REG Node = 'Camera:U1|count_clk[2]'
                Info: Total cell delay = 1.816 ns ( 65.42 % )
                Info: Total interconnect delay = 0.960 ns ( 34.58 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement CLK50M along 1 path(s). See Report window for details.
Info: tsu for memory "FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1" (data pin = "DQ0[3]", clock pin = "CLK50M") is 10.214 ns
    Info: + Longest pin to memory delay is 10.464 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_192; Fanout = 1; PIN Node = 'DQ0[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X9_Y14_N2; Fanout = 1; COMB Node = 'DQ0[3]~3'
        Info: 3: + IC(6.719 ns) + CELL(0.624 ns) = 8.337 ns; Loc. = LCCOMB_X15_Y6_N28; Fanout = 1; COMB Node = 'writemcufifodata_t[3]~3'
        Info: 4: + IC(1.997 ns) + CELL(0.130 ns) = 10.464 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1'
        Info: Total cell delay = 1.748 ns ( 16.70 % )
        Info: Total interconnect delay = 8.716 ns ( 83.30 % )
    Info: + Micro setup delay of destination is 0.046 ns
    Info: - Offset between input clock "CLK50M" and output clock "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0" is -2.184 ns
    Info: - Shortest clock path from clock "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0" to destination memory is 2.480 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0'
        Info: 2: + IC(0.842 ns) + CELL(0.000 ns) = 0.842 ns; Loc. = CLKCTRL_G7; Fanout = 446; COMB Node = 'CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.780 ns) + CELL(0.858 ns) = 2.480 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1'
        Info: Total cell delay = 0.858 ns ( 34.60 % )
        Info: Total interconnect delay = 1.622 ns ( 65.40 % )
Info: tco from clock "CLK50M" to destination pin "IIC_DATA" through register "Camera:U1|iic_data_t" is 11.093 ns
    Info: + Longest clock path from clock "CLK50M" to source register is 6.681 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 5; CLK Node = 'CLK50M'
        Info: 2: + IC(1.909 ns) + CELL(0.970 ns) = 4.029 ns; Loc. = LCFF_X4_Y6_N25; Fanout = 2; REG Node = 'Camera:U1|clk_200k_t'
        Info: 3: + IC(1.147 ns) + CELL(0.000 ns) = 5.176 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'Camera:U1|clk_200k_t~clkctrl'
        Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 6.681 ns; Loc. = LCFF_X25_Y5_N29; Fanout = 7; REG Node = 'Camera:U1|iic_data_t'
        Info: Total cell delay = 2.786 ns ( 41.70 % )
        Info: Total interconnect delay = 3.895 ns ( 58.30 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.108 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y5_N29; Fanout = 7; REG Node = 'Camera:U1|iic_data_t'
        Info: 2: + IC(1.002 ns) + CELL(3.106 ns) = 4.108 ns; Loc. = PIN_119; Fanout = 0; PIN Node = 'IIC_DATA'
        Info: Total cell delay = 3.106 ns ( 75.61 % )
        Info: Total interconnect delay = 1.002 ns ( 24.39 % )
Info: Longest tpd from source pin "CLK50M" to destination pin "XCLK" is 5.163 ns
    Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 5; CLK Node = 'CLK50M'
    Info: 2: + IC(0.917 ns) + CELL(3.096 ns) = 5.163 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'XCLK'
    Info: Total cell delay = 4.246 ns ( 82.24 % )
    Info: Total interconnect delay = 0.917 ns ( 17.76 % )
Info: th for register "Camera:U1|ack_t3" (data pin = "IIC_DATA", clock pin = "CLK50M") is -1.145 ns
    Info: + Longest clock path from clock "CLK50M" to destination register is 6.669 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 5; CLK Node = 'CLK50M'
        Info: 2: + IC(1.909 ns) + CELL(0.970 ns) = 4.029 ns; Loc. = LCFF_X4_Y6_N25; Fanout = 2; REG Node = 'Camera:U1|clk_200k_t'
        Info: 3: + IC(1.147 ns) + CELL(0.000 ns) = 5.176 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'Camera:U1|clk_200k_t~clkctrl'
        Info: 4: + IC(0.827 ns) + CELL(0.666 ns) = 6.669 ns; Loc. = LCFF_X25_Y6_N31; Fanout = 3; REG Node = 'Camera:U1|ack_t3'
        Info: Total cell delay = 2.786 ns ( 41.78 % )
        Info: Total interconnect delay = 3.883 ns ( 58.22 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.120 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_119; Fanout = 1; PIN Node = 'IIC_DATA'
        Info: 2: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = IOC_X28_Y5_N2; Fanout = 3; COMB Node = 'IIC_DATA~0'
        Info: 3: + IC(5.656 ns) + CELL(0.370 ns) = 7.021 ns; Loc. = LCCOMB_X25_Y6_N4; Fanout = 1; COMB Node = 'Camera:U1|Mux41~2'
        Info: 4: + IC(0.367 ns) + CELL(0.624 ns) = 8.012 ns; Loc. = LCCOMB_X25_Y6_N30; Fanout = 1; COMB Node = 'Camera:U1|Mux41~3'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 8.120 ns; Loc. = LCFF_X25_Y6_N31; Fanout = 3; REG Node = 'Camera:U1|ack_t3'
        Info: Total cell delay = 2.097 ns ( 25.83 % )
        Info: Total interconnect delay = 6.023 ns ( 74.17 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Fri Sep 20 14:26:43 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


