// think of states like a line:
// NEG2 <-> NEG1 <-> NEUTRAL <-> POS1 <-> POS2
// if in1 > in2, move left
// if in1 < in2, move right
// if in1 == in2, stay in current state

// NOTE: when state_r == NEG2, stay in NEG2 when in1 >= in2
// NOTE: when state_r == POS2, stay in POS2 when in1 <= in2

// out1 is defined as follows:
// when state_r in {NEG2, NEG1}, out1 = in1
// when state_r in {POS1, POS2}, out1 = in2
// when state_r == NEUTRAL, out1 = '0

module fsm_module(clk, reset, in1, in2, out1);
	input clk, reset;
	input [3:0] in1, in2;
	output reg [3:0] out1;
	
	parameter NEG2 = 3'h3, NEG1 = 3'h2, NEUTRAL = 3'h4, POS1 = 3'h0, POS2 = 3'h1;
	reg [2:0] current_state, next_state;
	
	// comb logic to determine next_state and out1
	always @ (in1,in2,current_state) begin
	
		// default value of next_state to prevent latch, simplifies code
		next_state = current_state;
		
		// default value of out1 to prevent latch
		out1 = 0;
		
		case (current_state)
			NEG2: begin
				out1 = in1;
				if (in1 < in2)
					next_state = NEG1;
			end
			
			NEG1: begin
				out1 = in1;
				if (in1 > in2)
					next_state = NEG2;
				else if (in1 < in2)
					next_state = NEUTRAL;
			end
			
			NEUTRAL: begin
				out1 = 0;
				if (in1 > in2)
					next_state = NEG1;
				else if (in1 < in2)
					next_state = POS1;
			end
			
			POS1: begin
				out1 = in2;
				if (in1 > in2)
					next_state = NEUTRAL;
				else if (in1 < in2)
					next_state = POS2;
			end
			
			POS2: begin
				out1 = in2;
				if (in1 > in2)
					next_state = POS1;	
			end

			default: begin
				out1 = 0;
				next_state = NEUTRAL;
			end
		endcase
	end
	
	// sequential logic to update state
	always @(posedge clk, posedge reset) begin
		if (reset == 1'b1)
			current_state <= NEUTRAL;
		else
			current_state <= next_state;
	end

endmodule