{
    "MlibObjs": {},
    "NameTable": {
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "pre_set_tab_test": [
            "pre_set_tab_test",
            "upYBi",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "PrevCompiledModules": {},
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.047335000000000002,
            "ru_minflt": 5062,
            "ru_stime_sec": 0.041023999999999998,
            "ru_maxrss_kb": 81300,
            "ru_majflt": 126,
            "ru_nvcsw": 152,
            "ru_nivcsw": 5
        },
        "mopSpeed": 31152.183633924582,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0076270000000000001,
            "ru_minflt": 755,
            "ru_stime_sec": 0.0081320000000000003,
            "ru_maxrss_kb": 14520,
            "ru_majflt": 0,
            "ru_nvcsw": 3,
            "ru_nivcsw": 1
        },
        "nMops": 1254,
        "nQuads": 502,
        "totalObjSize": 122456,
        "ru_self_end": {
            "ru_utime_sec": 0.087589,
            "ru_minflt": 6576,
            "ru_stime_sec": 0.050532000000000001,
            "ru_maxrss_kb": 89728,
            "ru_majflt": 165,
            "ru_nvcsw": 194,
            "ru_nivcsw": 5
        },
        "mop/quad": 2.49800796812749,
        "ru_childs_end": {
            "ru_utime_sec": 0.0076270000000000001,
            "ru_minflt": 755,
            "ru_stime_sec": 0.0081320000000000003,
            "ru_maxrss_kb": 14520,
            "ru_majflt": 0,
            "ru_nvcsw": 3,
            "ru_nivcsw": 1
        },
        "CodeGen(%)": 45.957825754375541,
        "outputSizePerQuad": 243.0,
        "quadSpeed": 12470.81035425051,
        "Frontend(%)": 54.042174245624452
    },
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 89333
    },
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "pre_set_tab_test",
        "pre_set_tab_test"
    ],
    "LVLData": [
        "SIM"
    ],
    "CompileProcesses": [
        "cgproc.20689.json"
    ],
    "PEModules": [],
    "Misc": {
        "cwd": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim",
        "default_output_dir": "csrc",
        "csrc": "csrc",
        "csrc_abs": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/csrc",
        "daidir": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/simv_com.daidir",
        "daidir_abs": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/simv_com.daidir",
        "archive_dir": "archive.0"
    },
    "CompileStatus": "Successful"
}