{"Source Block": ["verilog-ethernet/rtl/axis_xgmii_tx_32.v@133:143@HdlStmAssign", "assign s_axis_tready = s_axis_tready_reg;\n\nassign xgmii_txd = xgmii_txd_reg;\nassign xgmii_txc = xgmii_txc_reg;\n\nassign start_packet = start_packet_reg;\n\nlfsr #(\n    .LFSR_WIDTH(32),\n    .LFSR_POLY(32'h4c11db7),\n    .LFSR_CONFIG(\"GALOIS\"),\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_xgmii_tx_64.v@145:155", "\nassign xgmii_txd = xgmii_txd_reg;\nassign xgmii_txc = xgmii_txc_reg;\n\nassign start_packet_0 = start_packet_0_reg;\nassign start_packet_4 = start_packet_4_reg;\n\nlfsr #(\n    .LFSR_WIDTH(32),\n    .LFSR_POLY(32'h4c11db7),\n    .LFSR_CONFIG(\"GALOIS\"),\n"], ["verilog-ethernet/rtl/axis_xgmii_tx_64.v@144:154", "assign s_axis_tready = s_axis_tready_reg;\n\nassign xgmii_txd = xgmii_txd_reg;\nassign xgmii_txc = xgmii_txc_reg;\n\nassign start_packet_0 = start_packet_0_reg;\nassign start_packet_4 = start_packet_4_reg;\n\nlfsr #(\n    .LFSR_WIDTH(32),\n    .LFSR_POLY(32'h4c11db7),\n"], ["verilog-ethernet/rtl/axis_xgmii_tx_32.v@130:140", "\nreg start_packet_reg = 1'b0, start_packet_next;\n\nassign s_axis_tready = s_axis_tready_reg;\n\nassign xgmii_txd = xgmii_txd_reg;\nassign xgmii_txc = xgmii_txc_reg;\n\nassign start_packet = start_packet_reg;\n\nlfsr #(\n"], ["verilog-ethernet/rtl/axis_xgmii_tx_32.v@131:141", "reg start_packet_reg = 1'b0, start_packet_next;\n\nassign s_axis_tready = s_axis_tready_reg;\n\nassign xgmii_txd = xgmii_txd_reg;\nassign xgmii_txc = xgmii_txc_reg;\n\nassign start_packet = start_packet_reg;\n\nlfsr #(\n    .LFSR_WIDTH(32),\n"]], "Diff Content": {"Delete": [], "Add": [[138, "assign error_underflow = error_underflow_reg;\n"]]}}