
---------- Begin Simulation Statistics ----------
host_inst_rate                                 263314                       # Simulator instruction rate (inst/s)
host_mem_usage                                 403464                       # Number of bytes of host memory used
host_seconds                                    75.96                       # Real time elapsed on the host
host_tick_rate                              313392093                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.023804                       # Number of seconds simulated
sim_ticks                                 23803724000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2853442                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 39111.859098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 28378.751893                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2312583                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    21154001000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.189546                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               540859                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            227182                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   8901705000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.109929                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          313675                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1670212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 58859.367678                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 54682.868463                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1118452                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   32476244710                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.330353                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              551760                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           342823                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  11425274488                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.125096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         208937                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 32558.999256                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   6.565167                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           83347                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2713694911                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4523654                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 49084.123295                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 38894.972729                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3431035                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     53630245710                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.241535                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1092619                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             570005                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  20326979488                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.115529                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           522612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.998047                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.999724                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4523654                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 49084.123295                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 38894.972729                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3431035                       # number of overall hits
system.cpu.dcache.overall_miss_latency    53630245710                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.241535                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1092619                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            570005                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  20326979488                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.115529                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          522612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 521588                       # number of replacements
system.cpu.dcache.sampled_refs                 522612                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.999724                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3431035                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500252920000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   208529                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        2                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            2                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11733233                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 60901.785714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 58845.454545                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11733177                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3410500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   56                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency      3236500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              55                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               209521.017857                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11733233                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 60901.785714                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 58845.454545                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11733177                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3410500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    56                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  0                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      3236500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               55                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.106370                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             54.461619                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11733233                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 60901.785714                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 58845.454545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11733177                       # number of overall hits
system.cpu.icache.overall_miss_latency        3410500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   56                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 0                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      3236500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              55                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     56                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 54.461619                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11733177                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 2                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 60143.919082                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     14168884889                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                235583                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                   208937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     90734.005973                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 82890.538832                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        96098                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency          10238334500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.540062                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                     112839                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                   21085                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      7605538500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.439147                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 91754                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     313733                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       87986.748564                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  97620.638615                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         244948                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             6052168500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.219247                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        68785                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     29259                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        3858260500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.125977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   39523                       # number of ReadReq MSHR misses
system.l2.Writeback_accesses                   208529                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       208529                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.929843                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      522670                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        89693.559221                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   87325.266421                       # average overall mshr miss latency
system.l2.demand_hits                          341046                       # number of demand (read+write) hits
system.l2.demand_miss_latency             16290503000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.347493                       # miss rate for demand accesses
system.l2.demand_misses                        181624                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      50344                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        11463799000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.251166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   131277                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.308708                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.346531                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5057.874790                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5677.558421                       # Average occupied blocks per context
system.l2.overall_accesses                     522670                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       89693.559221                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  69870.478899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         341046                       # number of overall hits
system.l2.overall_miss_latency            16290503000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.347493                       # miss rate for overall accesses
system.l2.overall_misses                       181624                       # number of overall misses
system.l2.overall_mshr_hits                     50344                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       25632683889                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.701896                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  366860                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.501679                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        118187                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       268294                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           236079                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        32211                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         354834                       # number of replacements
system.l2.sampled_refs                         365794                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10735.433211                       # Cycle average of tags in use
system.l2.total_refs                           340131                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           202705                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2247102                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2245642                       # DTB hits
system.switch_cpus.dtb.data_misses               1460                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1411189                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1410550                       # DTB read hits
system.switch_cpus.dtb.read_misses                639                       # DTB read misses
system.switch_cpus.dtb.write_accesses          835913                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              835092                       # DTB write hits
system.switch_cpus.dtb.write_misses               821                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10001463                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10001461                       # ITB hits
system.switch_cpus.itb.fetch_misses                 2                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 33601054                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2768258                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits          54365                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups        55865                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect          545                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted        55686                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups          55990                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches        53216                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       995519                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     12376876                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.807984                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.288361                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     10779713     87.10%     87.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       130323      1.05%     88.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       124040      1.00%     89.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        78431      0.63%     89.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        83575      0.68%     90.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        72653      0.59%     91.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        63446      0.51%     91.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        49176      0.40%     91.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       995519      8.04%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     12376876                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10000321                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1723297                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2766884                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts          544                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10000321                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2463206                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.400638                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.400638                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      6395206                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved          288                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     16939417                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3654538                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2260017                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       503229                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        67114                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3351368                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3346452                       # DTB hits
system.switch_cpus_1.dtb.data_misses             4916                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2487653                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2485591                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             2062                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        863715                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            860861                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2854                       # DTB write misses
system.switch_cpus_1.fetch.Branches             55990                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1731770                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             4066598                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         8665                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             16999020                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        439111                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.003997                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1731770                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches        54365                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.213662                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     12880105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.319789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.890993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       10545279     81.87%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          42227      0.33%     82.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          31698      0.25%     82.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          68683      0.53%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4          88250      0.69%     83.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          89244      0.69%     84.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          78653      0.61%     84.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          72358      0.56%     85.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1863713     14.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     12880105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               1126288                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches          54578                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop                 326                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.859347                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3923038                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1080894                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6187191                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10984578                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.830248                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5136904                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.784255                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10989576                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts          546                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       1476567                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2904879                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       659287                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1084637                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12475429                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2842144                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       328464                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12036354                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        46076                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2307                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       503229                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        93503                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1101912                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1181557                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        41036                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          475                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.713960                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.713960                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3085765     24.96%     24.96% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult          303      0.00%     24.96% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     24.96% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2673777     21.62%     46.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     46.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     46.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      2410525     19.50%     66.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       247040      2.00%     68.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2866153     23.18%     91.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1081258      8.74%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12364821                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt      1107903                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.089601                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu            9      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         3305      0.30%      0.30% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.30% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.30% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       773089     69.78%     70.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       320224     28.90%     98.98% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     98.98% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        11119      1.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          157      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     12880105                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.959994                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.475563                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      7444232     57.80%     57.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2134260     16.57%     74.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1520914     11.81%     86.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       808908      6.28%     92.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       467844      3.63%     96.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       245452      1.91%     97.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       159525      1.24%     99.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        85537      0.66%     99.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        13433      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     12880105                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.882798                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12475103                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12364821                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2474926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        43139                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      1246329                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1731772                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1731770                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               2                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2904879                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1084637                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               14006393                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4381304                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8590499                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       249292                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      4179254                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1925489                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        15472                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     22944227                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14646437                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     12961005                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1733786                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       503229                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2082531                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      4370372                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      6693645                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 22815                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
