{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607534695439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607534695443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 11:24:55 2020 " "Processing started: Wed Dec 09 11:24:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607534695443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534695443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10boy -c de10boy " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10boy -c de10boy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534695443 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram.qip " "Tcl Script File ram.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram.qip " "set_global_assignment -name QIP_FILE ram.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1607534695582 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1607534695582 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1607534695902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534702293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534702293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode_string.sv 1 1 " "Found 1 design units, including 1 entities, in source file opcode_string.sv" { { "Info" "ISGN_ENTITY_NAME" "1 opcode_string " "Found entity 1: opcode_string" {  } { { "opcode_string.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/opcode_string.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534702295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534702295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10boy.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10boy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10boy " "Found entity 1: de10boy" {  } { { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534702296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534702296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "reg.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/reg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534702297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534702297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET cpu.sv(2) " "Verilog HDL Declaration information at cpu.sv(2): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "cpu.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cpu.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607534702304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534702305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534702305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534702306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534702306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boot_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file boot_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 boot_rom " "Found entity 1: boot_rom" {  } { { "boot_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/boot_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534702308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534702308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cart_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file cart_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 cart_rom " "Found entity 1: cart_rom" {  } { { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534702310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534702310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_8k.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_8k.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_8k " "Found entity 1: ram_8k" {  } { { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534702311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534702311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_256.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_256 " "Found entity 1: ram_256" {  } { { "ram_256.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534702313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534702313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll " "Found entity 1: clock_pll" {  } { { "clock_pll.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/clock_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534702315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534702315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 framebuffer_ram " "Found entity 1: framebuffer_ram" {  } { { "framebuffer_ram.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/framebuffer_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534702317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534702317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10boy " "Elaborating entity \"de10boy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607534702688 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ppu_mem_addr de10boy.sv(29) " "Verilog HDL or VHDL warning at de10boy.sv(29): object \"ppu_mem_addr\" assigned a value but never read" {  } { { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607534702688 "|de10boy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll clock_pll:clock_generator " "Elaborating entity \"clock_pll\" for hierarchy \"clock_pll:clock_generator\"" {  } { { "de10boy.sv" "clock_generator" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534702693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_pll:clock_generator\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_pll:clock_generator\|altpll:altpll_component\"" {  } { { "clock_pll.v" "altpll_component" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/clock_pll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534702729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_pll:clock_generator\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_pll:clock_generator\|altpll:altpll_component\"" {  } { { "clock_pll.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/clock_pll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534702730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_pll:clock_generator\|altpll:altpll_component " "Instantiated megafunction \"clock_pll:clock_generator\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 500 " "Parameter \"clk0_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 21 " "Parameter \"clk0_multiply_by\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 21 " "Parameter \"clk1_multiply_by\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702730 ""}  } { { "clock_pll.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/clock_pll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607534702730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll_altpll " "Found entity 1: clock_pll_altpll" {  } { { "db/clock_pll_altpll.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/clock_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534702770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534702770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll_altpll clock_pll:clock_generator\|altpll:altpll_component\|clock_pll_altpll:auto_generated " "Elaborating entity \"clock_pll_altpll\" for hierarchy \"clock_pll:clock_generator\|altpll:altpll_component\|clock_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534702770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "de10boy.sv" "cpu" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534702774 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp cpu.sv(62) " "Verilog HDL or VHDL warning at cpu.sv(62): object \"tmp\" assigned a value but never read" {  } { { "cpu.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cpu.sv" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607534702812 "|de10boy|cpu:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp12 cpu.sv(63) " "Verilog HDL or VHDL warning at cpu.sv(63): object \"tmp12\" assigned a value but never read" {  } { { "cpu.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cpu.sv" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607534702813 "|de10boy|cpu:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:cpu\|register:OR_reg " "Elaborating entity \"register\" for hierarchy \"cpu:cpu\|register:OR_reg\"" {  } { { "cpu.sv" "OR_reg" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cpu.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534702813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:cpu\|register:OP16_reg " "Elaborating entity \"register\" for hierarchy \"cpu:cpu\|register:OP16_reg\"" {  } { { "cpu.sv" "OP16_reg" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cpu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534702814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:cpu\|register:A_reg " "Elaborating entity \"register\" for hierarchy \"cpu:cpu\|register:A_reg\"" {  } { { "cpu.sv" "A_reg" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cpu.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534702816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:cpu\|register:is_prefixed_op_flag " "Elaborating entity \"register\" for hierarchy \"cpu:cpu\|register:is_prefixed_op_flag\"" {  } { { "cpu.sv" "is_prefixed_op_flag" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cpu.sv" 1438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534702818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_string cpu:cpu\|opcode_string:opcode_to_string " "Elaborating entity \"opcode_string\" for hierarchy \"cpu:cpu\|opcode_string:opcode_to_string\"" {  } { { "cpu.sv" "opcode_to_string" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cpu.sv" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534702818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory_map " "Elaborating entity \"memory\" for hierarchy \"memory:memory_map\"" {  } { { "de10boy.sv" "memory_map" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534702821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boot_rom memory:memory_map\|boot_rom:boot_rom_inst " "Elaborating entity \"boot_rom\" for hierarchy \"memory:memory_map\|boot_rom:boot_rom_inst\"" {  } { { "memory.sv" "boot_rom_inst" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534702826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "boot_rom.v" "altsyncram_component" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/boot_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534702869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "boot_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/boot_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534702871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mgb_boot.hex " "Parameter \"init_file\" = \"mgb_boot.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702871 ""}  } { { "boot_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/boot_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607534702871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qbb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qbb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qbb1 " "Found entity 1: altsyncram_qbb1" {  } { { "db/altsyncram_qbb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534702909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534702909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qbb1 memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\|altsyncram_qbb1:auto_generated " "Elaborating entity \"altsyncram_qbb1\" for hierarchy \"memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\|altsyncram_qbb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534702909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cart_rom memory:memory_map\|cart_rom:cart_rom_inst " "Elaborating entity \"cart_rom\" for hierarchy \"memory:memory_map\|cart_rom:cart_rom_inst\"" {  } { { "memory.sv" "cart_rom_inst" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534702920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "cart_rom.v" "altsyncram_component" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534702928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534702931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dr_mario.hex " "Parameter \"init_file\" = \"dr_mario.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534702931 ""}  } { { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607534702931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgb1 " "Found entity 1: altsyncram_pgb1" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534702971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534702971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgb1 memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated " "Elaborating entity \"altsyncram_pgb1\" for hierarchy \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534702971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5j9 " "Found entity 1: decode_5j9" {  } { { "db/decode_5j9.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/decode_5j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534703005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534703005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5j9 memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|decode_5j9:rden_decode " "Elaborating entity \"decode_5j9\" for hierarchy \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|decode_5j9:rden_decode\"" {  } { { "db/altsyncram_pgb1.tdf" "rden_decode" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534703006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_s1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s1b " "Found entity 1: mux_s1b" {  } { { "db/mux_s1b.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/mux_s1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534703040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534703040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_s1b memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|mux_s1b:mux2 " "Elaborating entity \"mux_s1b\" for hierarchy \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|mux_s1b:mux2\"" {  } { { "db/altsyncram_pgb1.tdf" "mux2" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534703040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_8k memory:memory_map\|ram_8k:video_ram " "Elaborating entity \"ram_8k\" for hierarchy \"memory:memory_map\|ram_8k:video_ram\"" {  } { { "memory.sv" "video_ram" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534703050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_8k.v" "altsyncram_component" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534703057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534703060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703060 ""}  } { { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607534703060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_teh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_teh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_teh1 " "Found entity 1: altsyncram_teh1" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534703099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534703099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_teh1 memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated " "Elaborating entity \"altsyncram_teh1\" for hierarchy \"memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534703099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_256 memory:memory_map\|ram_256:oam " "Elaborating entity \"ram_256\" for hierarchy \"memory:memory_map\|ram_256:oam\"" {  } { { "memory.sv" "oam" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534703135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\"" {  } { { "ram_256.v" "altsyncram_component" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534703141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\"" {  } { { "ram_256.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534703145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703145 ""}  } { { "ram_256.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607534703145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qbh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qbh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qbh1 " "Found entity 1: altsyncram_qbh1" {  } { { "db/altsyncram_qbh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534703183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534703183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qbh1 memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated " "Elaborating entity \"altsyncram_qbh1\" for hierarchy \"memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534703183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "de10boy.sv" "vga" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534703201 ""}
{ "Warning" "WSGN_SEARCH_FILE" "frame_buffer.sv 1 1 " "Using design file frame_buffer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/frame_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534703214 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607534703214 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y_out frame_buffer.sv(12) " "Verilog HDL Implicit Net warning at frame_buffer.sv(12): created implicit net for \"Y_out\"" {  } { { "frame_buffer.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/frame_buffer.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534703215 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "X_out frame_buffer.sv(12) " "Verilog HDL Implicit Net warning at frame_buffer.sv(12): created implicit net for \"X_out\"" {  } { { "frame_buffer.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/frame_buffer.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534703215 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y_in frame_buffer.sv(14) " "Verilog HDL Implicit Net warning at frame_buffer.sv(14): created implicit net for \"Y_in\"" {  } { { "frame_buffer.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/frame_buffer.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534703215 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "X_in frame_buffer.sv(14) " "Verilog HDL Implicit Net warning at frame_buffer.sv(14): created implicit net for \"X_in\"" {  } { { "frame_buffer.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/frame_buffer.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534703215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer frame_buffer:fram " "Elaborating entity \"frame_buffer\" for hierarchy \"frame_buffer:fram\"" {  } { { "de10boy.sv" "fram" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534703215 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "X_read frame_buffer.sv(6) " "Output port \"X_read\" at frame_buffer.sv(6) has no driver" {  } { { "frame_buffer.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/frame_buffer.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607534703216 "|de10boy|frame_buffer:fram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Y_read frame_buffer.sv(6) " "Output port \"Y_read\" at frame_buffer.sv(6) has no driver" {  } { { "frame_buffer.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/frame_buffer.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607534703216 "|de10boy|frame_buffer:fram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framebuffer_ram frame_buffer:fram\|framebuffer_ram:buffer " "Elaborating entity \"framebuffer_ram\" for hierarchy \"frame_buffer:fram\|framebuffer_ram:buffer\"" {  } { { "frame_buffer.sv" "buffer" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/frame_buffer.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534703224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram frame_buffer:fram\|framebuffer_ram:buffer\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"frame_buffer:fram\|framebuffer_ram:buffer\|altsyncram:altsyncram_component\"" {  } { { "framebuffer_ram.v" "altsyncram_component" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/framebuffer_ram.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534703247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frame_buffer:fram\|framebuffer_ram:buffer\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"frame_buffer:fram\|framebuffer_ram:buffer\|altsyncram:altsyncram_component\"" {  } { { "framebuffer_ram.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/framebuffer_ram.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534703257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frame_buffer:fram\|framebuffer_ram:buffer\|altsyncram:altsyncram_component " "Instantiated megafunction \"frame_buffer:fram\|framebuffer_ram:buffer\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607534703257 ""}  } { { "framebuffer_ram.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/framebuffer_ram.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607534703257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ajl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ajl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ajl1 " "Found entity 1: altsyncram_ajl1" {  } { { "db/altsyncram_ajl1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_ajl1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534703296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534703296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ajl1 frame_buffer:fram\|framebuffer_ram:buffer\|altsyncram:altsyncram_component\|altsyncram_ajl1:auto_generated " "Elaborating entity \"altsyncram_ajl1\" for hierarchy \"frame_buffer:fram\|framebuffer_ram:buffer\|altsyncram:altsyncram_component\|altsyncram_ajl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534703297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534703338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534703338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a frame_buffer:fram\|framebuffer_ram:buffer\|altsyncram:altsyncram_component\|altsyncram_ajl1:auto_generated\|decode_97a:decode2 " "Elaborating entity \"decode_97a\" for hierarchy \"frame_buffer:fram\|framebuffer_ram:buffer\|altsyncram:altsyncram_component\|altsyncram_ajl1:auto_generated\|decode_97a:decode2\"" {  } { { "db/altsyncram_ajl1.tdf" "decode2" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_ajl1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534703339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/decode_2j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534703373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534703373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2j9 frame_buffer:fram\|framebuffer_ram:buffer\|altsyncram:altsyncram_component\|altsyncram_ajl1:auto_generated\|decode_2j9:rden_decode_b " "Elaborating entity \"decode_2j9\" for hierarchy \"frame_buffer:fram\|framebuffer_ram:buffer\|altsyncram:altsyncram_component\|altsyncram_ajl1:auto_generated\|decode_2j9:rden_decode_b\"" {  } { { "db/altsyncram_ajl1.tdf" "rden_decode_b" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_ajl1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534703374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j1b " "Found entity 1: mux_j1b" {  } { { "db/mux_j1b.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/mux_j1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607534703410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534703410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j1b frame_buffer:fram\|framebuffer_ram:buffer\|altsyncram:altsyncram_component\|altsyncram_ajl1:auto_generated\|mux_j1b:mux3 " "Elaborating entity \"mux_j1b\" for hierarchy \"frame_buffer:fram\|framebuffer_ram:buffer\|altsyncram:altsyncram_component\|altsyncram_ajl1:auto_generated\|mux_j1b:mux3\"" {  } { { "db/altsyncram_ajl1.tdf" "mux3" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_ajl1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534703411 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_buffer:fram\|Y_out " "Net \"frame_buffer:fram\|Y_out\" is missing source, defaulting to GND" {  } { { "frame_buffer.sv" "Y_out" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/frame_buffer.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607534703541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_buffer:fram\|Y_in " "Net \"frame_buffer:fram\|Y_in\" is missing source, defaulting to GND" {  } { { "frame_buffer.sv" "Y_in" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/frame_buffer.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607534703541 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1607534703541 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:fram\|framebuffer_ram:buffer\|altsyncram:altsyncram_component\|altsyncram_ajl1:auto_generated\|ram_block1a0 " "Synthesized away node \"frame_buffer:fram\|framebuffer_ram:buffer\|altsyncram:altsyncram_component\|altsyncram_ajl1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ajl1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_ajl1.tdf" 49 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "framebuffer_ram.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/framebuffer_ram.v" 90 0 0 } } { "frame_buffer.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/frame_buffer.sv" 17 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607534703611 "|de10boy|frame_buffer:fram|framebuffer_ram:buffer|altsyncram:altsyncram_component|altsyncram_ajl1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:fram\|framebuffer_ram:buffer\|altsyncram:altsyncram_component\|altsyncram_ajl1:auto_generated\|ram_block1a1 " "Synthesized away node \"frame_buffer:fram\|framebuffer_ram:buffer\|altsyncram:altsyncram_component\|altsyncram_ajl1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ajl1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_ajl1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "framebuffer_ram.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/framebuffer_ram.v" 90 0 0 } } { "frame_buffer.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/frame_buffer.sv" 17 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607534703611 "|de10boy|frame_buffer:fram|framebuffer_ram:buffer|altsyncram:altsyncram_component|altsyncram_ajl1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:fram\|framebuffer_ram:buffer\|altsyncram:altsyncram_component\|altsyncram_ajl1:auto_generated\|ram_block1a2 " "Synthesized away node \"frame_buffer:fram\|framebuffer_ram:buffer\|altsyncram:altsyncram_component\|altsyncram_ajl1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ajl1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_ajl1.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "framebuffer_ram.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/framebuffer_ram.v" 90 0 0 } } { "frame_buffer.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/frame_buffer.sv" 17 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607534703611 "|de10boy|frame_buffer:fram|framebuffer_ram:buffer|altsyncram:altsyncram_component|altsyncram_ajl1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:fram\|framebuffer_ram:buffer\|altsyncram:altsyncram_component\|altsyncram_ajl1:auto_generated\|ram_block1a3 " "Synthesized away node \"frame_buffer:fram\|framebuffer_ram:buffer\|altsyncram:altsyncram_component\|altsyncram_ajl1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ajl1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_ajl1.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "framebuffer_ram.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/framebuffer_ram.v" 90 0 0 } } { "frame_buffer.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/frame_buffer.sv" 17 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607534703611 "|de10boy|frame_buffer:fram|framebuffer_ram:buffer|altsyncram:altsyncram_component|altsyncram_ajl1:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1607534703611 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1607534703611 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:cpu\|Ram0 " "RAM logic \"cpu:cpu\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "cpu.sv" "Ram0" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cpu.sv" 1458 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1607534705998 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:cpu\|Ram1 " "RAM logic \"cpu:cpu\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "cpu.sv" "Ram1" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cpu.sv" 1719 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1607534705998 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1607534705998 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607534710830 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607534731919 "|de10boy|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607534731919 "|de10boy|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607534731919 "|de10boy|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607534731919 "|de10boy|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607534731919 "|de10boy|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607534731919 "|de10boy|VGA_B[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607534731919 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607534732017 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/output_files/de10boy.map.smsg " "Generated suppressed messages file S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/output_files/de10boy.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534744846 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607534745006 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607534745006 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607534745144 "|de10boy|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607534745144 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4291 " "Implemented 4291 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607534745145 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607534745145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4193 " "Implemented 4193 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607534745145 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1607534745145 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1607534745145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607534745145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607534745161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 11:25:45 2020 " "Processing ended: Wed Dec 09 11:25:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607534745161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607534745161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607534745161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607534745161 ""}
