{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 18:47:03 2024 " "Info: Processing started: Fri Mar 22 18:47:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off s1113341_lab05_bonus -c s1113341_lab05_bonus " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off s1113341_lab05_bonus -c s1113341_lab05_bonus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s1113341_lab05_bonus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file s1113341_lab05_bonus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s1113341_lab05_bonus-behavioral " "Info: Found design unit 1: s1113341_lab05_bonus-behavioral" {  } { { "s1113341_lab05_bonus.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05_bonus/s1113341_lab05_bonus.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 s1113341_lab05_bonus " "Info: Found entity 1: s1113341_lab05_bonus" {  } { { "s1113341_lab05_bonus.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05_bonus/s1113341_lab05_bonus.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "s1113341_lab05_bonus " "Info: Elaborating entity \"s1113341_lab05_bonus\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "q_reg\[0\] q_reg\[0\]~_emulated q_reg\[0\]~latch " "Warning (13310): Register \"q_reg\[0\]\" is converted into an equivalent circuit using register \"q_reg\[0\]~_emulated\" and latch \"q_reg\[0\]~latch\"" {  } { { "s1113341_lab05_bonus.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05_bonus/s1113341_lab05_bonus.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "q_reg\[1\] q_reg\[1\]~_emulated q_reg\[0\]~latch " "Warning (13310): Register \"q_reg\[1\]\" is converted into an equivalent circuit using register \"q_reg\[1\]~_emulated\" and latch \"q_reg\[0\]~latch\"" {  } { { "s1113341_lab05_bonus.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05_bonus/s1113341_lab05_bonus.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "q_reg\[2\] q_reg\[2\]~_emulated q_reg\[0\]~latch " "Warning (13310): Register \"q_reg\[2\]\" is converted into an equivalent circuit using register \"q_reg\[2\]~_emulated\" and latch \"q_reg\[0\]~latch\"" {  } { { "s1113341_lab05_bonus.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05_bonus/s1113341_lab05_bonus.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "q_reg\[3\] q_reg\[3\]~_emulated q_reg\[0\]~latch " "Warning (13310): Register \"q_reg\[3\]\" is converted into an equivalent circuit using register \"q_reg\[3\]~_emulated\" and latch \"q_reg\[0\]~latch\"" {  } { { "s1113341_lab05_bonus.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05_bonus/s1113341_lab05_bonus.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Info: Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Info: Implemented 11 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 18:47:04 2024 " "Info: Processing ended: Fri Mar 22 18:47:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
