library(fakeregfile_64x64) {
    technology (cmos);
    delay_model : table_lookup;
    revision : 1.0;
    date : "2023-07-07 15:21:13Z";
    comment : "SRAM";
    time_unit : "1ns";
    voltage_unit : "1V";
    current_unit : "1uA";
    leakage_power_unit : "1uW";
    nom_process : 1;
    nom_temperature : 25.000;
    nom_voltage : 0.7;
    capacitive_load_unit (1,pf);

    pulling_resistance_unit : "1kohm";

    operating_conditions(tt_1.0_25.0) {
        process : 1;
        temperature : 25.000;
        voltage : 0.7;
        tree_type : balanced_tree;
    }

    /* default attributes */
    default_cell_leakage_power : 0;
    default_fanout_load : 1;
    default_inout_pin_cap : 0.0;
    default_input_pin_cap : 0.0;
    default_output_pin_cap : 0.0;
    default_input_pin_cap : 0.0;
    default_max_transition : 0.227;

    default_operating_conditions : tt_1.0_25.0;
    default_leakage_power_density : 0.0;

    /* additional header data */
    slew_derate_from_library : 1.000;
    slew_lower_threshold_pct_fall : 20.000;
    slew_upper_threshold_pct_fall : 80.000;
    slew_lower_threshold_pct_rise : 20.000;
    slew_upper_threshold_pct_rise : 80.000;
    input_threshold_pct_fall : 50.000;
    input_threshold_pct_rise : 50.000;
    output_threshold_pct_fall : 50.000;
    output_threshold_pct_rise : 50.000;


    lu_table_template(fakeregfile_64x64_mem_out_delay_template) {
        variable_1 : input_net_transition;
        variable_2 : total_output_net_capacitance;
            index_1 ("1000, 1001");
            index_2 ("1000, 1001");
    }
    lu_table_template(fakeregfile_64x64_mem_out_slew_template) {
        variable_1 : total_output_net_capacitance;
            index_1 ("1000, 1001");
    }
    lu_table_template(fakeregfile_64x64_constraint_template) {
        variable_1 : related_pin_transition;
        variable_2 : constrained_pin_transition;
            index_1 ("1000, 1001");
            index_2 ("1000, 1001");
    }
    power_lut_template(fakeregfile_64x64_energy_template_clkslew) {
        variable_1 : input_transition_time;
            index_1 ("1000, 1001");
    }
    power_lut_template(fakeregfile_64x64_energy_template_sigslew) {
        variable_1 : input_transition_time;
            index_1 ("1000, 1001");
    }
    library_features(report_delay_calculation);
    type (fakeregfile_64x64_DATA) {
        base_type : array ;
        data_type : bit ;
        bit_width : 64;
        bit_from : 63;
        bit_to : 0 ;
        downto : true ;
    }
    type (fakeregfile_64x64_ADDRESS) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6;
        bit_from : 5;
        bit_to : 0 ;
        downto : true ;
    }
cell(fakeregfile_64x64) {
    area : 229.324;
    interface_timing : true;
    memory() {
        type : ram;
        address_width : 6;
        word_width : 64;
    }
    pin(rclk)   {
        direction : input;
        capacitance : 0.025;
        clock : true;
        min_period           : 0.157 ;
        internal_power(){
            rise_power(fakeregfile_64x64_energy_template_clkslew) {
                index_1 ("0.009, 0.227");
                values ("1.345, 1.345")
            }
            fall_power(fakeregfile_64x64_energy_template_clkslew) {
                index_1 ("0.009, 0.227");
                values ("1.345, 1.345")
            }
        }
    }

    pin(wclk)   {
        direction : input;
        capacitance : 0.025;
        clock : true;
        min_period           : 0.157 ;
        internal_power(){
            rise_power(fakeregfile_64x64_energy_template_clkslew) {
                index_1 ("0.009, 0.227");
                values ("1.345, 1.345")
            }
            fall_power(fakeregfile_64x64_energy_template_clkslew) {
                index_1 ("0.009, 0.227");
                values ("1.345, 1.345")
            }
        }
    }

    bus(rdata_out)   {
        bus_type : fakeregfile_64x64_DATA;
        direction : output;
        max_capacitance : 0.500;
        memory_read() {
            address : raddr_in;
        }
        timing() {
            related_pin : "rclk" ;
            timing_type : rising_edge;
            timing_sense : non_unate;
            cell_rise(fakeregfile_64x64_mem_out_delay_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.005, 0.500");
                values ( \
                  "0.218, 0.218", \
                  "0.218, 0.218" \
                )
            }
            cell_fall(fakeregfile_64x64_mem_out_delay_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.005, 0.500");
                values ( \
                  "0.218, 0.218", \
                  "0.218, 0.218" \
                )
            }
            rise_transition(fakeregfile_64x64_mem_out_slew_template) {
                index_1 ("0.005, 0.500");
                values ("0.009, 0.227")
            }
            fall_transition(fakeregfile_64x64_mem_out_slew_template) {
                index_1 ("0.005, 0.500");
                values ("0.009, 0.227")
            }
        }
    }
    pin(wen_in){
        direction : input;
        capacitance : 0.005;
        timing() {
            related_pin : wclk;
            timing_type : setup_rising ;
            rise_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        } 
        timing() {
            related_pin : wclk;
            timing_type : hold_rising ;
            rise_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        }
        internal_power(){
            rise_power(fakeregfile_64x64_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
            fall_power(fakeregfile_64x64_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
        }
    }
    pin(ren_in){
        direction : input;
        capacitance : 0.005;
        timing() {
            related_pin : rclk;
            timing_type : setup_rising ;
            rise_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        } 
        timing() {
            related_pin : rclk;
            timing_type : hold_rising ;
            rise_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        }
        internal_power(){
            rise_power(fakeregfile_64x64_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
            fall_power(fakeregfile_64x64_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
        }
    }
    bus(raddr_in)   {
        bus_type : fakeregfile_64x64_ADDRESS;
        direction : input;
        capacitance : 0.005;
        timing() {
            related_pin : rclk;
            timing_type : setup_rising ;
            rise_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        } 
        timing() {
            related_pin : rclk;
            timing_type : hold_rising ;
            rise_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        }
        internal_power(){
            rise_power(fakeregfile_64x64_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
            fall_power(fakeregfile_64x64_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
        }
    }
    bus(waddr_in)   {
        bus_type : fakeregfile_64x64_ADDRESS;
        direction : input;
        capacitance : 0.005;
        timing() {
            related_pin : wclk;
            timing_type : setup_rising ;
            rise_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        } 
        timing() {
            related_pin : wclk;
            timing_type : hold_rising ;
            rise_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        }
        internal_power(){
            rise_power(fakeregfile_64x64_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
            fall_power(fakeregfile_64x64_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
        }
    }
    bus(wdata_in)   {
        bus_type : fakeregfile_64x64_DATA;
        memory_write() {
            address : waddr_in;
            clocked_on : "wclk";
        }
        direction : input;
        capacitance : 0.005;
        timing() {
            related_pin     : wclk;
            timing_type     : setup_rising ;
            rise_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        } 
        timing() {
            related_pin     : wclk;
            timing_type     : hold_rising ;
            rise_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        }
        internal_power(){
            when : "(! (wen_in) )";
            rise_power(fakeregfile_64x64_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
            fall_power(fakeregfile_64x64_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
        }
        internal_power(){
            when : "(wen_in)";
            rise_power(fakeregfile_64x64_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
            fall_power(fakeregfile_64x64_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
        }
    }
    bus(wmask_in)   {
        bus_type : fakeregfile_64x64_DATA;
        memory_write() {
            address : waddr_in;
            clocked_on : "wclk";
        }
        direction : input;
        capacitance : 0.005;
        timing() {
            related_pin : wclk;
            timing_type : setup_rising ;
            rise_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        } 
        timing() {
            related_pin : wclk;
            timing_type : hold_rising ;
            rise_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(fakeregfile_64x64_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        }
        internal_power(){
            rise_power(fakeregfile_64x64_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
            fall_power(fakeregfile_64x64_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
        }
    }
    cell_leakage_power : 128.900;
}

}
