--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
D:/Designs/DCSE/FPGA Prototyping/UART_RX/UART_RX.ise -intstyle ise -e 3 -s 4
-xml receptor receptor.ncd -o receptor.twr receptor.pcf -ucf receptor.ucf

Design file:              receptor.ncd
Physical constraint file: receptor.pcf
Device,package,speed:     xc3s700a,fg484,-4 (PRODUCTION 1.39 2008-01-09)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rx          |    4.174(R)|   -0.979(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |   35.633(R)|clk_BUFGP         |   0.000|
led<1>      |   35.820(R)|clk_BUFGP         |   0.000|
led<2>      |   36.358(R)|clk_BUFGP         |   0.000|
led<3>      |   35.668(R)|clk_BUFGP         |   0.000|
led<4>      |   36.282(R)|clk_BUFGP         |   0.000|
led<5>      |   36.302(R)|clk_BUFGP         |   0.000|
led<6>      |   35.966(R)|clk_BUFGP         |   0.000|
led<7>      |   41.267(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.886|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Sep 01 20:51:14 2009 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 119 MB



