
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparison of schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


Comparing lBoundEstimator: ASAP, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 74, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 1438



Comparing lBoundEstimator: ASAP, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Schedules are equal
lBoundEstimator: ASAP, ALAPBound: lazyALAP took the same time as lBoundEstimator: PAPER, ALAPBound: lazyALAP



Comparing lBoundEstimator: ASAP, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 74, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 1415



Comparing lBoundEstimator: ASAP, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 74, vs. lBoundEstimator: OWN, ALAPBound: lazyALAP -> 78



Comparing lBoundEstimator: ASAP, ALAPBound: lazyALAP 
		 with lBoundEstimator: ASAP, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 74, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 1212



Comparing lBoundEstimator: PAPER, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 75, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 1438



Comparing lBoundEstimator: PAPER, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: listSchedule -> 1415, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 1438



Comparing lBoundEstimator: PAPER, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 78, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 1438



Comparing lBoundEstimator: PAPER, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: ASAP, ALAPBound: listSchedule -> 1212, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 1438



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 75, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 1415



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 75, vs. lBoundEstimator: OWN, ALAPBound: lazyALAP -> 78



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: ASAP, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 75, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 1212



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 78, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 1415



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: ASAP, ALAPBound: listSchedule -> 1212, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 1415



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: ASAP, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 78, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 1212



%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedule

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Found schedule of length 35 with 59 nodes

n47--127:ISHR : [0:0]
n58--101:IFGE : [0:0]
n37--137:IAND : [0:0]
n1--141:DMA_LOAD(ref) : [0:1]
n17--241:IADD : [0:0]
n34--234:IADD : [0:0]
n23--238:IADD : [0:0]
n44--147:DMA_LOAD(ref) : [0:1]
n16--248:IFGE : [1:1]
n26--381:IADD : [1:1]
n20--131:IAND : [1:1]
n53--388:IADD : [1:1]
n22--385:IADD : [1:1]
n38--151:DMA_LOAD : [2:3]
n30--165:DMA_LOAD(ref) : [2:3]
n36--152:IXOR : [4:4]
n46--184:DMA_LOAD(ref) : [4:5]
n29--169:DMA_LOAD : [4:5]
n19--153:ERROR : [5:5]
n18--155:IXOR : [6:6]
n7--203:DMA_LOAD(ref) : [6:7]
n42--188:DMA_LOAD : [6:7]
n48--170:IXOR : [7:7]
n49--298:DMA_LOAD : [8:9]
n6--207:DMA_LOAD : [8:9]
n43--171:ERROR : [8:8]
n41--174:IXOR : [9:9]
n5--335:DMA_LOAD : [10:11]
n40--189:IXOR : [10:10]
n45--316:DMA_LOAD : [10:11]
n57--190:ERROR : [11:11]
n27--354:DMA_LOAD : [12:13]
n21--193:IXOR : [12:12]
n2--208:IXOR : [13:13]
n28--219:ISHL : [13:13]
n0--209:ERROR : [14:14]
n52--212:IXOR : [15:15]
n51--222:IADD : [16:16]
n33--230:IXOR : [17:17]
n9--235:IXOR : [18:18]
n8--284:IAND : [19:19]
n56--274:ISHR : [19:19]
n12--299:IXOR : [20:20]
n55--278:IAND : [20:20]
n11--300:ERROR : [21:21]
n54--302:IXOR : [22:22]
n50--317:IXOR : [23:23]
n35--318:ERROR : [24:24]
n4--321:IXOR : [25:25]
n3--336:IXOR : [26:26]
n10--337:ERROR : [27:27]
n39--340:IXOR : [28:28]
n14--366:ISHL : [29:29]
n32--355:IXOR : [29:29]
n31--356:ERROR : [30:30]
n15--359:IXOR : [31:31]
n13--369:IADD : [32:32]
n25--377:IXOR : [33:33]
n24--382:IXOR : [34:34]


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing BULB trees

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


###########################################################
Printing BULB metrics for lBoundEstimator: ASAP, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 35
Initial best latency: 35
58 out of 59 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 74 milliseconds

Print BULB tree: 
l_bound: 35, u_bound: 35; investigated partial schedule: {}; 
└── l_bound: 35, u_bound: 35; investigated n44--147:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n44--147:DMA_LOAD(ref)], 1=[n44--147:DMA_LOAD(ref)]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: listSchedule
BULB tree contains 35 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 35
Initial best latency: 35
58 out of 59 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 1438 milliseconds

Print BULB tree: 
l_bound: 35, u_bound: 35; investigated partial schedule: {}; 
├── l_bound: 52, u_bound: 52; investigated n44--147:DMA_LOAD(ref) in [17:18]; investigated partial schedule: {17=[n44--147:DMA_LOAD(ref)], 18=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 59, u_bound: 59; investigated n44--147:DMA_LOAD(ref) in [24:25]; investigated partial schedule: {24=[n44--147:DMA_LOAD(ref)], 25=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 41, u_bound: 41; investigated n44--147:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {6=[n44--147:DMA_LOAD(ref)], 7=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 60, u_bound: 60; investigated n44--147:DMA_LOAD(ref) in [25:26]; investigated partial schedule: {25=[n44--147:DMA_LOAD(ref)], 26=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 65, u_bound: 65; investigated n44--147:DMA_LOAD(ref) in [30:31]; investigated partial schedule: {30=[n44--147:DMA_LOAD(ref)], 31=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 45, u_bound: 45; investigated n44--147:DMA_LOAD(ref) in [10:11]; investigated partial schedule: {10=[n44--147:DMA_LOAD(ref)], 11=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 58, u_bound: 58; investigated n44--147:DMA_LOAD(ref) in [23:24]; investigated partial schedule: {23=[n44--147:DMA_LOAD(ref)], 24=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 66, u_bound: 66; investigated n44--147:DMA_LOAD(ref) in [31:32]; investigated partial schedule: {31=[n44--147:DMA_LOAD(ref)], 32=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 35; investigated n44--147:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n44--147:DMA_LOAD(ref)], 1=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 38, u_bound: 39; investigated n44--147:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {3=[n44--147:DMA_LOAD(ref)], 4=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 48, u_bound: 48; investigated n44--147:DMA_LOAD(ref) in [13:14]; investigated partial schedule: {13=[n44--147:DMA_LOAD(ref)], 14=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 36, u_bound: 36; investigated n44--147:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {1=[n44--147:DMA_LOAD(ref)], 2=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 44, u_bound: 45; investigated n44--147:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {9=[n44--147:DMA_LOAD(ref)], 10=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 46, u_bound: 46; investigated n44--147:DMA_LOAD(ref) in [11:12]; investigated partial schedule: {11=[n44--147:DMA_LOAD(ref)], 12=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 47, u_bound: 47; investigated n44--147:DMA_LOAD(ref) in [12:13]; investigated partial schedule: {12=[n44--147:DMA_LOAD(ref)], 13=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 37, u_bound: 37; investigated n44--147:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {2=[n44--147:DMA_LOAD(ref)], 3=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 67, u_bound: 67; investigated n44--147:DMA_LOAD(ref) in [32:33]; investigated partial schedule: {32=[n44--147:DMA_LOAD(ref)], 33=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 57, u_bound: 57; investigated n44--147:DMA_LOAD(ref) in [22:23]; investigated partial schedule: {22=[n44--147:DMA_LOAD(ref)], 23=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 43, u_bound: 43; investigated n44--147:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {8=[n44--147:DMA_LOAD(ref)], 9=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 63, u_bound: 63; investigated n44--147:DMA_LOAD(ref) in [28:29]; investigated partial schedule: {28=[n44--147:DMA_LOAD(ref)], 29=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 64, u_bound: 64; investigated n44--147:DMA_LOAD(ref) in [29:30]; investigated partial schedule: {29=[n44--147:DMA_LOAD(ref)], 30=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 39, u_bound: 39; investigated n44--147:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {4=[n44--147:DMA_LOAD(ref)], 5=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 68, u_bound: 68; investigated n44--147:DMA_LOAD(ref) in [33:34]; investigated partial schedule: {33=[n44--147:DMA_LOAD(ref)], 34=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 50, u_bound: 50; investigated n44--147:DMA_LOAD(ref) in [15:16]; investigated partial schedule: {15=[n44--147:DMA_LOAD(ref)], 16=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 56, u_bound: 56; investigated n44--147:DMA_LOAD(ref) in [21:22]; investigated partial schedule: {21=[n44--147:DMA_LOAD(ref)], 22=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 51, u_bound: 51; investigated n44--147:DMA_LOAD(ref) in [16:17]; investigated partial schedule: {16=[n44--147:DMA_LOAD(ref)], 17=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 62, u_bound: 62; investigated n44--147:DMA_LOAD(ref) in [27:28]; investigated partial schedule: {27=[n44--147:DMA_LOAD(ref)], 28=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 42, u_bound: 43; investigated n44--147:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {7=[n44--147:DMA_LOAD(ref)], 8=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 40, u_bound: 41; investigated n44--147:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {5=[n44--147:DMA_LOAD(ref)], 6=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 55, u_bound: 55; investigated n44--147:DMA_LOAD(ref) in [20:21]; investigated partial schedule: {20=[n44--147:DMA_LOAD(ref)], 21=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 54, u_bound: 54; investigated n44--147:DMA_LOAD(ref) in [19:20]; investigated partial schedule: {19=[n44--147:DMA_LOAD(ref)], 20=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 53, u_bound: 53; investigated n44--147:DMA_LOAD(ref) in [18:19]; investigated partial schedule: {18=[n44--147:DMA_LOAD(ref)], 19=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 49, u_bound: 49; investigated n44--147:DMA_LOAD(ref) in [14:15]; investigated partial schedule: {14=[n44--147:DMA_LOAD(ref)], 15=[n44--147:DMA_LOAD(ref)]}; 
└── l_bound: 61, u_bound: 61; investigated n44--147:DMA_LOAD(ref) in [26:27]; investigated partial schedule: {26=[n44--147:DMA_LOAD(ref)], 27=[n44--147:DMA_LOAD(ref)]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 35
Initial best latency: 35
58 out of 59 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 75 milliseconds

Print BULB tree: 
l_bound: 35, u_bound: 35; investigated partial schedule: {}; 
└── l_bound: 35, u_bound: 35; investigated n44--147:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n44--147:DMA_LOAD(ref)], 1=[n44--147:DMA_LOAD(ref)]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: listSchedule
BULB tree contains 35 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 35
Initial best latency: 35
58 out of 59 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 1415 milliseconds

Print BULB tree: 
l_bound: 35, u_bound: 35; investigated partial schedule: {}; 
├── l_bound: 40, u_bound: 41; investigated n44--147:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {5=[n44--147:DMA_LOAD(ref)], 6=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 59, u_bound: 59; investigated n44--147:DMA_LOAD(ref) in [24:25]; investigated partial schedule: {24=[n44--147:DMA_LOAD(ref)], 25=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 51, u_bound: 51; investigated n44--147:DMA_LOAD(ref) in [16:17]; investigated partial schedule: {16=[n44--147:DMA_LOAD(ref)], 17=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 45, u_bound: 45; investigated n44--147:DMA_LOAD(ref) in [10:11]; investigated partial schedule: {10=[n44--147:DMA_LOAD(ref)], 11=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 63, u_bound: 63; investigated n44--147:DMA_LOAD(ref) in [28:29]; investigated partial schedule: {28=[n44--147:DMA_LOAD(ref)], 29=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 52, u_bound: 52; investigated n44--147:DMA_LOAD(ref) in [17:18]; investigated partial schedule: {17=[n44--147:DMA_LOAD(ref)], 18=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 42, u_bound: 43; investigated n44--147:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {7=[n44--147:DMA_LOAD(ref)], 8=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 62, u_bound: 62; investigated n44--147:DMA_LOAD(ref) in [27:28]; investigated partial schedule: {27=[n44--147:DMA_LOAD(ref)], 28=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 66, u_bound: 66; investigated n44--147:DMA_LOAD(ref) in [31:32]; investigated partial schedule: {31=[n44--147:DMA_LOAD(ref)], 32=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 37, u_bound: 37; investigated n44--147:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {2=[n44--147:DMA_LOAD(ref)], 3=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 60, u_bound: 60; investigated n44--147:DMA_LOAD(ref) in [25:26]; investigated partial schedule: {25=[n44--147:DMA_LOAD(ref)], 26=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 68, u_bound: 68; investigated n44--147:DMA_LOAD(ref) in [33:34]; investigated partial schedule: {33=[n44--147:DMA_LOAD(ref)], 34=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 41, u_bound: 41; investigated n44--147:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {6=[n44--147:DMA_LOAD(ref)], 7=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 50, u_bound: 50; investigated n44--147:DMA_LOAD(ref) in [15:16]; investigated partial schedule: {15=[n44--147:DMA_LOAD(ref)], 16=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 67, u_bound: 67; investigated n44--147:DMA_LOAD(ref) in [32:33]; investigated partial schedule: {32=[n44--147:DMA_LOAD(ref)], 33=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 35; investigated n44--147:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n44--147:DMA_LOAD(ref)], 1=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 58, u_bound: 58; investigated n44--147:DMA_LOAD(ref) in [23:24]; investigated partial schedule: {23=[n44--147:DMA_LOAD(ref)], 24=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 56, u_bound: 56; investigated n44--147:DMA_LOAD(ref) in [21:22]; investigated partial schedule: {21=[n44--147:DMA_LOAD(ref)], 22=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 39, u_bound: 39; investigated n44--147:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {4=[n44--147:DMA_LOAD(ref)], 5=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 57, u_bound: 57; investigated n44--147:DMA_LOAD(ref) in [22:23]; investigated partial schedule: {22=[n44--147:DMA_LOAD(ref)], 23=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 48, u_bound: 48; investigated n44--147:DMA_LOAD(ref) in [13:14]; investigated partial schedule: {13=[n44--147:DMA_LOAD(ref)], 14=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 47, u_bound: 47; investigated n44--147:DMA_LOAD(ref) in [12:13]; investigated partial schedule: {12=[n44--147:DMA_LOAD(ref)], 13=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 38, u_bound: 39; investigated n44--147:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {3=[n44--147:DMA_LOAD(ref)], 4=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 36, u_bound: 36; investigated n44--147:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {1=[n44--147:DMA_LOAD(ref)], 2=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 44, u_bound: 45; investigated n44--147:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {9=[n44--147:DMA_LOAD(ref)], 10=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 55, u_bound: 55; investigated n44--147:DMA_LOAD(ref) in [20:21]; investigated partial schedule: {20=[n44--147:DMA_LOAD(ref)], 21=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 49, u_bound: 49; investigated n44--147:DMA_LOAD(ref) in [14:15]; investigated partial schedule: {14=[n44--147:DMA_LOAD(ref)], 15=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 46, u_bound: 46; investigated n44--147:DMA_LOAD(ref) in [11:12]; investigated partial schedule: {11=[n44--147:DMA_LOAD(ref)], 12=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 61, u_bound: 61; investigated n44--147:DMA_LOAD(ref) in [26:27]; investigated partial schedule: {26=[n44--147:DMA_LOAD(ref)], 27=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 43, u_bound: 43; investigated n44--147:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {8=[n44--147:DMA_LOAD(ref)], 9=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 64, u_bound: 64; investigated n44--147:DMA_LOAD(ref) in [29:30]; investigated partial schedule: {29=[n44--147:DMA_LOAD(ref)], 30=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 53, u_bound: 53; investigated n44--147:DMA_LOAD(ref) in [18:19]; investigated partial schedule: {18=[n44--147:DMA_LOAD(ref)], 19=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 65, u_bound: 65; investigated n44--147:DMA_LOAD(ref) in [30:31]; investigated partial schedule: {30=[n44--147:DMA_LOAD(ref)], 31=[n44--147:DMA_LOAD(ref)]}; 
└── l_bound: 54, u_bound: 54; investigated n44--147:DMA_LOAD(ref) in [19:20]; investigated partial schedule: {19=[n44--147:DMA_LOAD(ref)], 20=[n44--147:DMA_LOAD(ref)]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 35
Initial best latency: 35
58 out of 59 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 78 milliseconds

Print BULB tree: 
l_bound: 35, u_bound: 35; investigated partial schedule: {}; 
└── l_bound: 35, u_bound: 35; investigated n44--147:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n44--147:DMA_LOAD(ref)], 1=[n44--147:DMA_LOAD(ref)]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: ASAP, ALAPBound: listSchedule
BULB tree contains 35 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 35
Initial best latency: 35
58 out of 59 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 1212 milliseconds

Print BULB tree: 
l_bound: 35, u_bound: 35; investigated partial schedule: {}; 
├── l_bound: 35, u_bound: 49; investigated n44--147:DMA_LOAD(ref) in [14:15]; investigated partial schedule: {14=[n44--147:DMA_LOAD(ref)], 15=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 60; investigated n44--147:DMA_LOAD(ref) in [25:26]; investigated partial schedule: {25=[n44--147:DMA_LOAD(ref)], 26=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 41; investigated n44--147:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {6=[n44--147:DMA_LOAD(ref)], 7=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 39; investigated n44--147:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {4=[n44--147:DMA_LOAD(ref)], 5=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 58; investigated n44--147:DMA_LOAD(ref) in [23:24]; investigated partial schedule: {23=[n44--147:DMA_LOAD(ref)], 24=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 63; investigated n44--147:DMA_LOAD(ref) in [28:29]; investigated partial schedule: {28=[n44--147:DMA_LOAD(ref)], 29=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 54; investigated n44--147:DMA_LOAD(ref) in [19:20]; investigated partial schedule: {19=[n44--147:DMA_LOAD(ref)], 20=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 67; investigated n44--147:DMA_LOAD(ref) in [32:33]; investigated partial schedule: {32=[n44--147:DMA_LOAD(ref)], 33=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 68; investigated n44--147:DMA_LOAD(ref) in [33:34]; investigated partial schedule: {33=[n44--147:DMA_LOAD(ref)], 34=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 46; investigated n44--147:DMA_LOAD(ref) in [11:12]; investigated partial schedule: {11=[n44--147:DMA_LOAD(ref)], 12=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 43; investigated n44--147:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {7=[n44--147:DMA_LOAD(ref)], 8=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 43; investigated n44--147:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {8=[n44--147:DMA_LOAD(ref)], 9=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 57; investigated n44--147:DMA_LOAD(ref) in [22:23]; investigated partial schedule: {22=[n44--147:DMA_LOAD(ref)], 23=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 62; investigated n44--147:DMA_LOAD(ref) in [27:28]; investigated partial schedule: {27=[n44--147:DMA_LOAD(ref)], 28=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 50; investigated n44--147:DMA_LOAD(ref) in [15:16]; investigated partial schedule: {15=[n44--147:DMA_LOAD(ref)], 16=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 47; investigated n44--147:DMA_LOAD(ref) in [12:13]; investigated partial schedule: {12=[n44--147:DMA_LOAD(ref)], 13=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 45; investigated n44--147:DMA_LOAD(ref) in [10:11]; investigated partial schedule: {10=[n44--147:DMA_LOAD(ref)], 11=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 53; investigated n44--147:DMA_LOAD(ref) in [18:19]; investigated partial schedule: {18=[n44--147:DMA_LOAD(ref)], 19=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 61; investigated n44--147:DMA_LOAD(ref) in [26:27]; investigated partial schedule: {26=[n44--147:DMA_LOAD(ref)], 27=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 56; investigated n44--147:DMA_LOAD(ref) in [21:22]; investigated partial schedule: {21=[n44--147:DMA_LOAD(ref)], 22=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 65; investigated n44--147:DMA_LOAD(ref) in [30:31]; investigated partial schedule: {30=[n44--147:DMA_LOAD(ref)], 31=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 55; investigated n44--147:DMA_LOAD(ref) in [20:21]; investigated partial schedule: {20=[n44--147:DMA_LOAD(ref)], 21=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 48; investigated n44--147:DMA_LOAD(ref) in [13:14]; investigated partial schedule: {13=[n44--147:DMA_LOAD(ref)], 14=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 52; investigated n44--147:DMA_LOAD(ref) in [17:18]; investigated partial schedule: {17=[n44--147:DMA_LOAD(ref)], 18=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 64; investigated n44--147:DMA_LOAD(ref) in [29:30]; investigated partial schedule: {29=[n44--147:DMA_LOAD(ref)], 30=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 39; investigated n44--147:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {3=[n44--147:DMA_LOAD(ref)], 4=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 41; investigated n44--147:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {5=[n44--147:DMA_LOAD(ref)], 6=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 36; investigated n44--147:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {1=[n44--147:DMA_LOAD(ref)], 2=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 59; investigated n44--147:DMA_LOAD(ref) in [24:25]; investigated partial schedule: {24=[n44--147:DMA_LOAD(ref)], 25=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 35; investigated n44--147:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n44--147:DMA_LOAD(ref)], 1=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 45; investigated n44--147:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {9=[n44--147:DMA_LOAD(ref)], 10=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 51; investigated n44--147:DMA_LOAD(ref) in [16:17]; investigated partial schedule: {16=[n44--147:DMA_LOAD(ref)], 17=[n44--147:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 66; investigated n44--147:DMA_LOAD(ref) in [31:32]; investigated partial schedule: {31=[n44--147:DMA_LOAD(ref)], 32=[n44--147:DMA_LOAD(ref)]}; 
└── l_bound: 35, u_bound: 37; investigated n44--147:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {2=[n44--147:DMA_LOAD(ref)], 3=[n44--147:DMA_LOAD(ref)]}; 

