// Seed: 1063733654
module module_0 (
    input supply1 id_0,
    input tri0 void id_1,
    input supply1 id_2,
    output tri0 id_3
);
  assign id_3 = 'h0;
  always #id_5;
  assign module_1.type_33 = 0;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input tri id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wor id_5,
    input wor id_6,
    output uwire id_7,
    output wire id_8,
    input tri id_9,
    input supply1 id_10,
    input supply1 id_11,
    input supply1 id_12,
    output tri0 id_13,
    input wand id_14,
    input wire id_15,
    input uwire id_16,
    input wor id_17,
    input wor id_18,
    output tri0 id_19,
    output supply1 id_20,
    output tri id_21,
    output wor id_22,
    input supply0 id_23,
    input supply0 id_24,
    input supply0 id_25
);
  nor primCall (
      id_21,
      id_16,
      id_10,
      id_12,
      id_1,
      id_3,
      id_15,
      id_24,
      id_0,
      id_14,
      id_6,
      id_11,
      id_4,
      id_17,
      id_23,
      id_18,
      id_2,
      id_25
  );
  module_0 modCall_1 (
      id_2,
      id_10,
      id_5,
      id_21
  );
endmodule
