#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun 13 10:37:13 2023
# Process ID: 8352
# Current directory: C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5652 C:\Users\utilisateur\Documents\TP\Projet VGA\Code VHDL\ModuleSynchro\Synchro\Synchro.xpr
# Log file: C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/vivado.log
# Journal file: C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.789 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Synchro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Synchro'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/tb_Synchro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Synchro'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
"xelab -wto 5fb4e6fd2f6048d287af07bc507a2d6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Synchro_behav xil_defaultlib.tb_Synchro -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5fb4e6fd2f6048d287af07bc507a2d6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Synchro_behav xil_defaultlib.tb_Synchro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Synchro [synchro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_synchro
Built simulation snapshot tb_Synchro_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/utilisateur/Documents/TP/Projet -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/utilisateur/Documents/TP/Projet" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 13 10:41:12 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Synchro_behav -key {Behavioral:sim_1:Functional:tb_Synchro} -tclbatch {tb_Synchro.tcl} -view {{C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/tb_Synchro_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/tb_Synchro_behav.wcfg}
WARNING: Simulation object /tb_Synchro/Rouge_Intensite was not found in the design.
WARNING: Simulation object /tb_Synchro/Vert_Intensite was not found in the design.
WARNING: Simulation object /tb_Synchro/Bleu_Intensite was not found in the design.
source tb_Synchro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Synchro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1100.789 ; gain = 0.000
run 35ms
run 35ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Synchro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/tb_Synchro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Synchro'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
"xelab -wto 5fb4e6fd2f6048d287af07bc507a2d6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Synchro_behav xil_defaultlib.tb_Synchro -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5fb4e6fd2f6048d287af07bc507a2d6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Synchro_behav xil_defaultlib.tb_Synchro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Synchro [synchro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_synchro
Built simulation snapshot tb_Synchro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Synchro_behav -key {Behavioral:sim_1:Functional:tb_Synchro} -tclbatch {tb_Synchro.tcl} -view {{C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/tb_Synchro_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/tb_Synchro_behav.wcfg}
WARNING: Simulation object /tb_Synchro/Rouge_Intensite was not found in the design.
WARNING: Simulation object /tb_Synchro/Vert_Intensite was not found in the design.
WARNING: Simulation object /tb_Synchro/Bleu_Intensite was not found in the design.
source tb_Synchro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Synchro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.789 ; gain = 0.000
run 35ms
save_wave_config {C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/tb_Synchro_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Synchro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/tb_Synchro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Synchro'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
"xelab -wto 5fb4e6fd2f6048d287af07bc507a2d6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Synchro_behav xil_defaultlib.tb_Synchro -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5fb4e6fd2f6048d287af07bc507a2d6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Synchro_behav xil_defaultlib.tb_Synchro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Synchro [synchro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_synchro
Built simulation snapshot tb_Synchro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Synchro_behav -key {Behavioral:sim_1:Functional:tb_Synchro} -tclbatch {tb_Synchro.tcl} -view {{C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/tb_Synchro_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/tb_Synchro_behav.wcfg}
source tb_Synchro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Synchro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.789 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 35ms
save_wave_config {C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/tb_Synchro_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Synchro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/tb_Synchro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Synchro'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
"xelab -wto 5fb4e6fd2f6048d287af07bc507a2d6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Synchro_behav xil_defaultlib.tb_Synchro -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5fb4e6fd2f6048d287af07bc507a2d6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Synchro_behav xil_defaultlib.tb_Synchro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Synchro [synchro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_synchro
Built simulation snapshot tb_Synchro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Synchro_behav -key {Behavioral:sim_1:Functional:tb_Synchro} -tclbatch {tb_Synchro.tcl} -view {{C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/tb_Synchro_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/tb_Synchro_behav.wcfg}
source tb_Synchro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1100.789 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1100.789 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 1100.789 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Synchro_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
"xelab -wto 5fb4e6fd2f6048d287af07bc507a2d6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Synchro_behav xil_defaultlib.tb_Synchro -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5fb4e6fd2f6048d287af07bc507a2d6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Synchro_behav xil_defaultlib.tb_Synchro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Synchro_behav -key {Behavioral:sim_1:Functional:tb_Synchro} -tclbatch {tb_Synchro.tcl} -view {{C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/tb_Synchro_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/tb_Synchro_behav.wcfg}
source tb_Synchro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1100.789 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1100.789 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 1100.789 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Synchro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/tb_Synchro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Synchro'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
"xelab -wto 5fb4e6fd2f6048d287af07bc507a2d6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Synchro_behav xil_defaultlib.tb_Synchro -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5fb4e6fd2f6048d287af07bc507a2d6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Synchro_behav xil_defaultlib.tb_Synchro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Synchro [synchro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_synchro
Built simulation snapshot tb_Synchro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Synchro_behav -key {Behavioral:sim_1:Functional:tb_Synchro} -tclbatch {tb_Synchro.tcl} -view {{C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/tb_Synchro_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/tb_Synchro_behav.wcfg}
source tb_Synchro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Synchro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.789 ; gain = 0.000
run 40ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Synchro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/tb_Synchro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Synchro'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
"xelab -wto 5fb4e6fd2f6048d287af07bc507a2d6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Synchro_behav xil_defaultlib.tb_Synchro -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5fb4e6fd2f6048d287af07bc507a2d6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Synchro_behav xil_defaultlib.tb_Synchro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Synchro [synchro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_synchro
Built simulation snapshot tb_Synchro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Synchro_behav -key {Behavioral:sim_1:Functional:tb_Synchro} -tclbatch {tb_Synchro.tcl} -view {{C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/tb_Synchro_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/tb_Synchro_behav.wcfg}
source tb_Synchro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Synchro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.789 ; gain = 0.000
run 40ms
save_wave_config {C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/tb_Synchro_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Synchro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/tb_Synchro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Synchro'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
"xelab -wto 5fb4e6fd2f6048d287af07bc507a2d6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Synchro_behav xil_defaultlib.tb_Synchro -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5fb4e6fd2f6048d287af07bc507a2d6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Synchro_behav xil_defaultlib.tb_Synchro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Synchro [synchro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_synchro
Built simulation snapshot tb_Synchro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Synchro_behav -key {Behavioral:sim_1:Functional:tb_Synchro} -tclbatch {tb_Synchro.tcl} -view {{C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/tb_Synchro_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/tb_Synchro_behav.wcfg}
source tb_Synchro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Synchro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.789 ; gain = 0.000
run 20ms
save_wave_config {C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/tb_Synchro_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Synchro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/tb_Synchro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Synchro'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
"xelab -wto 5fb4e6fd2f6048d287af07bc507a2d6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Synchro_behav xil_defaultlib.tb_Synchro -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5fb4e6fd2f6048d287af07bc507a2d6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Synchro_behav xil_defaultlib.tb_Synchro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Synchro [synchro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_synchro
Built simulation snapshot tb_Synchro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/Synchro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Synchro_behav -key {Behavioral:sim_1:Functional:tb_Synchro} -tclbatch {tb_Synchro.tcl} -view {{C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/tb_Synchro_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/tb_Synchro_behav.wcfg}
source tb_Synchro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Synchro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.789 ; gain = 0.000
run 40ms
save_wave_config {C:/Users/utilisateur/Documents/TP/Projet VGA/Code VHDL/ModuleSynchro/Synchro/tb_Synchro_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:05:58 2023...
