

connect_debug_port u_ila_0/probe2 [get_nets [list {console_dut/console_usb_dut/console_usb_dev_inst[7].console_usb_dev_dut/send_btype[0]} {console_dut/console_usb_dut/console_usb_dev_inst[7].console_usb_dev_dut/send_btype[3]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {console_dut/console_usb_dut/console_usb_dev_inst[7].console_usb_dev_dut/read_btype[0]} {console_dut/console_usb_dut/console_usb_dev_inst[7].console_usb_dev_dut/read_btype[1]} {console_dut/console_usb_dut/console_usb_dev_inst[7].console_usb_dev_dut/read_btype[2]} {console_dut/console_usb_dut/console_usb_dev_inst[7].console_usb_dev_dut/read_btype[3]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {console_dut/console_usb_dut/console_usb_dev_inst[0].console_usb_dev_dut/read_btype[0]} {console_dut/console_usb_dut/console_usb_dev_inst[0].console_usb_dev_dut/read_btype[1]} {console_dut/console_usb_dut/console_usb_dev_inst[0].console_usb_dev_dut/read_btype[2]} {console_dut/console_usb_dut/console_usb_dev_inst[0].console_usb_dev_dut/read_btype[3]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {console_dut/console_usb_dut/console_usb_dev_inst[2].console_usb_dev_dut/read_btype[0]} {console_dut/console_usb_dut/console_usb_dev_inst[2].console_usb_dev_dut/read_btype[1]} {console_dut/console_usb_dut/console_usb_dev_inst[2].console_usb_dev_dut/read_btype[2]} {console_dut/console_usb_dut/console_usb_dev_inst[2].console_usb_dev_dut/read_btype[3]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {console_dut/console_usb_dut/console_usb_dev_inst[2].console_usb_dev_dut/send_btype[0]} {console_dut/console_usb_dut/console_usb_dev_inst[2].console_usb_dev_dut/send_btype[3]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {console_dut/console_usb_dut/console_usb_dev_inst[0].console_usb_dev_dut/send_btype[0]} {console_dut/console_usb_dut/console_usb_dev_inst[0].console_usb_dev_dut/send_btype[3]}]]
connect_debug_port u_ila_0/probe19 [get_nets [list {console_dut/console_usb_dut/console_usb_dev_inst[1].console_usb_dev_dut/read_btype[0]} {console_dut/console_usb_dut/console_usb_dev_inst[1].console_usb_dev_dut/read_btype[1]} {console_dut/console_usb_dut/console_usb_dev_inst[1].console_usb_dev_dut/read_btype[2]} {console_dut/console_usb_dut/console_usb_dev_inst[1].console_usb_dev_dut/read_btype[3]}]]
connect_debug_port u_ila_0/probe22 [get_nets [list {console_dut/console_usb_dut/console_usb_dev_inst[3].console_usb_dev_dut/send_btype[0]} {console_dut/console_usb_dut/console_usb_dev_inst[3].console_usb_dev_dut/send_btype[3]}]]
connect_debug_port u_ila_0/probe23 [get_nets [list {console_dut/console_usb_dut/console_usb_dev_inst[3].console_usb_dev_dut/read_btype[0]} {console_dut/console_usb_dut/console_usb_dev_inst[3].console_usb_dev_dut/read_btype[1]} {console_dut/console_usb_dut/console_usb_dev_inst[3].console_usb_dev_dut/read_btype[2]} {console_dut/console_usb_dut/console_usb_dev_inst[3].console_usb_dev_dut/read_btype[3]}]]
connect_debug_port u_ila_0/probe26 [get_nets [list {console_dut/console_usb_dut/console_usb_dev_inst[1].console_usb_dev_dut/send_btype[0]} {console_dut/console_usb_dut/console_usb_dev_inst[1].console_usb_dev_dut/send_btype[3]}]]
connect_debug_port u_ila_0/probe27 [get_nets [list {console_dut/console_usb_dut/console_usb_dev_inst[4].console_usb_dev_dut/read_btype[0]} {console_dut/console_usb_dut/console_usb_dev_inst[4].console_usb_dev_dut/read_btype[1]} {console_dut/console_usb_dut/console_usb_dev_inst[4].console_usb_dev_dut/read_btype[2]} {console_dut/console_usb_dut/console_usb_dev_inst[4].console_usb_dev_dut/read_btype[3]}]]
connect_debug_port u_ila_0/probe28 [get_nets [list {console_dut/console_usb_dut/console_usb_dev_inst[5].console_usb_dev_dut/read_btype[0]} {console_dut/console_usb_dut/console_usb_dev_inst[5].console_usb_dev_dut/read_btype[1]} {console_dut/console_usb_dut/console_usb_dev_inst[5].console_usb_dev_dut/read_btype[2]} {console_dut/console_usb_dut/console_usb_dev_inst[5].console_usb_dev_dut/read_btype[3]}]]
connect_debug_port u_ila_0/probe29 [get_nets [list {console_dut/console_usb_dut/console_usb_dev_inst[6].console_usb_dev_dut/send_btype[0]} {console_dut/console_usb_dut/console_usb_dev_inst[6].console_usb_dev_dut/send_btype[3]}]]
connect_debug_port u_ila_0/probe32 [get_nets [list {console_dut/console_usb_dut/console_usb_dev_inst[5].console_usb_dev_dut/send_btype[0]} {console_dut/console_usb_dut/console_usb_dev_inst[5].console_usb_dev_dut/send_btype[3]}]]
connect_debug_port u_ila_0/probe34 [get_nets [list {console_dut/console_usb_dut/console_usb_dev_inst[6].console_usb_dev_dut/read_btype[0]} {console_dut/console_usb_dut/console_usb_dev_inst[6].console_usb_dev_dut/read_btype[1]} {console_dut/console_usb_dut/console_usb_dev_inst[6].console_usb_dev_dut/read_btype[2]} {console_dut/console_usb_dut/console_usb_dev_inst[6].console_usb_dev_dut/read_btype[3]}]]
connect_debug_port u_ila_0/probe40 [get_nets [list {console_dut/console_usb_dut/console_usb_dev_inst[4].console_usb_dev_dut/send_btype[0]} {console_dut/console_usb_dut/console_usb_dev_inst[4].console_usb_dev_dut/send_btype[3]}]]


set_property PACKAGE_PIN B25 [get_ports {u_rxdv[0]}]
set_property PACKAGE_PIN C25 [get_ports {u_rxdv[1]}]
set_property PACKAGE_PIN A26 [get_ports {u_rxdv[2]}]
set_property PACKAGE_PIN A25 [get_ports {u_rxdv[3]}]
set_property PACKAGE_PIN C24 [get_ports {u_rxdv[4]}]
set_property PACKAGE_PIN B24 [get_ports {u_rxdv[5]}]
set_property PACKAGE_PIN C30 [get_ports {u_rxdv[6]}]
set_property PACKAGE_PIN D29 [get_ports {u_rxdv[7]}]



create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list crep_dut/clk_wiz_dut/inst/clk_fast]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {com_dut/com_read_dut/btype[0]} {com_dut/com_read_dut/btype[1]} {com_dut/com_read_dut/btype[2]} {com_dut/com_read_dut/btype[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {com_dut/eth_dut/e_txd_0[0]} {com_dut/eth_dut/e_txd_0[1]} {com_dut/eth_dut/e_txd_0[2]} {com_dut/eth_dut/e_txd_0[3]} {com_dut/eth_dut/e_txd_0[4]} {com_dut/eth_dut/e_txd_0[5]} {com_dut/eth_dut/e_txd_0[6]} {com_dut/eth_dut/e_txd_0[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {com_dut/eth_dut/e_rxd_1[0]} {com_dut/eth_dut/e_rxd_1[1]} {com_dut/eth_dut/e_rxd_1[2]} {com_dut/eth_dut/e_rxd_1[3]} {com_dut/eth_dut/e_rxd_1[4]} {com_dut/eth_dut/e_rxd_1[5]} {com_dut/eth_dut/e_rxd_1[6]} {com_dut/eth_dut/e_rxd_1[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 6 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {console_dut/console_data_dut/state[0]} {console_dut/console_data_dut/state[1]} {console_dut/console_data_dut/state[2]} {console_dut/console_data_dut/state[3]} {console_dut/console_data_dut/state[4]} {console_dut/console_data_dut/state[5]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 10 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {console_dut/console_com_dut/state[0]} {console_dut/console_com_dut/state[1]} {console_dut/console_com_dut/state[2]} {console_dut/console_com_dut/state[3]} {console_dut/console_com_dut/state[4]} {console_dut/console_com_dut/state[5]} {console_dut/console_com_dut/state[6]} {console_dut/console_com_dut/state[7]} {console_dut/console_com_dut/state[8]} {console_dut/console_com_dut/state[9]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 12 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {console_dut/console_core_dut/state[0]} {console_dut/console_core_dut/state[1]} {console_dut/console_core_dut/state[2]} {console_dut/console_core_dut/state[3]} {console_dut/console_core_dut/state[4]} {console_dut/console_core_dut/state[5]} {console_dut/console_core_dut/state[6]} {console_dut/console_core_dut/state[7]} {console_dut/console_core_dut/state[8]} {console_dut/console_core_dut/state[9]} {console_dut/console_core_dut/state[10]} {console_dut/console_core_dut/state[11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 20 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {console_dut/console_usb_dut/console_usb_core_dut/state[0]} {console_dut/console_usb_dut/console_usb_core_dut/state[1]} {console_dut/console_usb_dut/console_usb_core_dut/state[2]} {console_dut/console_usb_dut/console_usb_core_dut/state[3]} {console_dut/console_usb_dut/console_usb_core_dut/state[4]} {console_dut/console_usb_dut/console_usb_core_dut/state[5]} {console_dut/console_usb_dut/console_usb_core_dut/state[6]} {console_dut/console_usb_dut/console_usb_core_dut/state[7]} {console_dut/console_usb_dut/console_usb_core_dut/state[8]} {console_dut/console_usb_dut/console_usb_core_dut/state[9]} {console_dut/console_usb_dut/console_usb_core_dut/state[10]} {console_dut/console_usb_dut/console_usb_core_dut/state[11]} {console_dut/console_usb_dut/console_usb_core_dut/state[12]} {console_dut/console_usb_dut/console_usb_core_dut/state[13]} {console_dut/console_usb_dut/console_usb_core_dut/state[14]} {console_dut/console_usb_dut/console_usb_core_dut/state[15]} {console_dut/console_usb_dut/console_usb_core_dut/state[16]} {console_dut/console_usb_dut/console_usb_core_dut/state[17]} {console_dut/console_usb_dut/console_usb_core_dut/state[18]} {console_dut/console_usb_dut/console_usb_core_dut/state[19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 10 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {console_dut/console_usb_dut/console_usb_dev_inst[0].console_usb_dev_dut/state[0]} {console_dut/console_usb_dut/console_usb_dev_inst[0].console_usb_dev_dut/state[1]} {console_dut/console_usb_dut/console_usb_dev_inst[0].console_usb_dev_dut/state[2]} {console_dut/console_usb_dut/console_usb_dev_inst[0].console_usb_dev_dut/state[3]} {console_dut/console_usb_dut/console_usb_dev_inst[0].console_usb_dev_dut/state[4]} {console_dut/console_usb_dut/console_usb_dev_inst[0].console_usb_dev_dut/state[5]} {console_dut/console_usb_dut/console_usb_dev_inst[0].console_usb_dev_dut/state[6]} {console_dut/console_usb_dut/console_usb_dev_inst[0].console_usb_dev_dut/state[7]} {console_dut/console_usb_dut/console_usb_dev_inst[0].console_usb_dev_dut/state[8]} {console_dut/console_usb_dut/console_usb_dev_inst[0].console_usb_dev_dut/state[9]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 8 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {crep_dut/u_txd[7]} {crep_dut/u_txd[6]} {crep_dut/u_txd[5]} {crep_dut/u_txd[4]} {crep_dut/u_txd[3]} {crep_dut/u_txd[2]} {crep_dut/u_txd[1]} {crep_dut/u_txd[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {crep_dut/u_rxd[31]} {crep_dut/u_rxd[30]} {crep_dut/u_rxd[29]} {crep_dut/u_rxd[28]} {crep_dut/u_rxd[27]} {crep_dut/u_rxd[26]} {crep_dut/u_rxd[25]} {crep_dut/u_rxd[24]} {crep_dut/u_rxd[23]} {crep_dut/u_rxd[22]} {crep_dut/u_rxd[21]} {crep_dut/u_rxd[20]} {crep_dut/u_rxd[19]} {crep_dut/u_rxd[18]} {crep_dut/u_rxd[17]} {crep_dut/u_rxd[16]} {crep_dut/u_rxd[15]} {crep_dut/u_rxd[14]} {crep_dut/u_rxd[13]} {crep_dut/u_rxd[12]} {crep_dut/u_rxd[11]} {crep_dut/u_rxd[10]} {crep_dut/u_rxd[9]} {crep_dut/u_rxd[8]} {crep_dut/u_rxd[7]} {crep_dut/u_rxd[6]} {crep_dut/u_rxd[5]} {crep_dut/u_rxd[4]} {crep_dut/u_rxd[3]} {crep_dut/u_rxd[2]} {crep_dut/u_rxd[1]} {crep_dut/u_rxd[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 8 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {data_make_dut/ram_data_txd[0]} {data_make_dut/ram_data_txd[1]} {data_make_dut/ram_data_txd[2]} {data_make_dut/ram_data_txd[3]} {data_make_dut/ram_data_txd[4]} {data_make_dut/ram_data_txd[5]} {data_make_dut/ram_data_txd[6]} {data_make_dut/ram_data_txd[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 64 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {data_make_dut/ram_rxd[63]} {data_make_dut/ram_rxd[62]} {data_make_dut/ram_rxd[61]} {data_make_dut/ram_rxd[60]} {data_make_dut/ram_rxd[59]} {data_make_dut/ram_rxd[58]} {data_make_dut/ram_rxd[57]} {data_make_dut/ram_rxd[56]} {data_make_dut/ram_rxd[55]} {data_make_dut/ram_rxd[54]} {data_make_dut/ram_rxd[53]} {data_make_dut/ram_rxd[52]} {data_make_dut/ram_rxd[51]} {data_make_dut/ram_rxd[50]} {data_make_dut/ram_rxd[49]} {data_make_dut/ram_rxd[48]} {data_make_dut/ram_rxd[47]} {data_make_dut/ram_rxd[46]} {data_make_dut/ram_rxd[45]} {data_make_dut/ram_rxd[44]} {data_make_dut/ram_rxd[43]} {data_make_dut/ram_rxd[42]} {data_make_dut/ram_rxd[41]} {data_make_dut/ram_rxd[40]} {data_make_dut/ram_rxd[39]} {data_make_dut/ram_rxd[38]} {data_make_dut/ram_rxd[37]} {data_make_dut/ram_rxd[36]} {data_make_dut/ram_rxd[35]} {data_make_dut/ram_rxd[34]} {data_make_dut/ram_rxd[33]} {data_make_dut/ram_rxd[32]} {data_make_dut/ram_rxd[31]} {data_make_dut/ram_rxd[30]} {data_make_dut/ram_rxd[29]} {data_make_dut/ram_rxd[28]} {data_make_dut/ram_rxd[27]} {data_make_dut/ram_rxd[26]} {data_make_dut/ram_rxd[25]} {data_make_dut/ram_rxd[24]} {data_make_dut/ram_rxd[23]} {data_make_dut/ram_rxd[22]} {data_make_dut/ram_rxd[21]} {data_make_dut/ram_rxd[20]} {data_make_dut/ram_rxd[19]} {data_make_dut/ram_rxd[18]} {data_make_dut/ram_rxd[17]} {data_make_dut/ram_rxd[16]} {data_make_dut/ram_rxd[15]} {data_make_dut/ram_rxd[14]} {data_make_dut/ram_rxd[13]} {data_make_dut/ram_rxd[12]} {data_make_dut/ram_rxd[11]} {data_make_dut/ram_rxd[10]} {data_make_dut/ram_rxd[9]} {data_make_dut/ram_rxd[8]} {data_make_dut/ram_rxd[7]} {data_make_dut/ram_rxd[6]} {data_make_dut/ram_rxd[5]} {data_make_dut/ram_rxd[4]} {data_make_dut/ram_rxd[3]} {data_make_dut/ram_rxd[2]} {data_make_dut/ram_rxd[1]} {data_make_dut/ram_rxd[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 15 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {data_make_dut/ram_data_txa[0]} {data_make_dut/ram_data_txa[1]} {data_make_dut/ram_data_txa[2]} {data_make_dut/ram_data_txa[3]} {data_make_dut/ram_data_txa[4]} {data_make_dut/ram_data_txa[5]} {data_make_dut/ram_data_txa[6]} {data_make_dut/ram_data_txa[7]} {data_make_dut/ram_data_txa[8]} {data_make_dut/ram_data_txa[9]} {data_make_dut/ram_data_txa[10]} {data_make_dut/ram_data_txa[11]} {data_make_dut/ram_data_txa[12]} {data_make_dut/ram_data_txa[13]} {data_make_dut/ram_data_txa[14]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 12 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {data_make_dut/ram_rxa[0]} {data_make_dut/ram_rxa[1]} {data_make_dut/ram_rxa[2]} {data_make_dut/ram_rxa[3]} {data_make_dut/ram_rxa[4]} {data_make_dut/ram_rxa[5]} {data_make_dut/ram_rxa[6]} {data_make_dut/ram_rxa[7]} {data_make_dut/ram_rxa[8]} {data_make_dut/ram_rxa[9]} {data_make_dut/ram_rxa[10]} {data_make_dut/ram_rxa[11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 8 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {usb_inst[0].usb_dut/usb_cs_dut/num_cnt[0]} {usb_inst[0].usb_dut/usb_cs_dut/num_cnt[1]} {usb_inst[0].usb_dut/usb_cs_dut/num_cnt[2]} {usb_inst[0].usb_dut/usb_cs_dut/num_cnt[3]} {usb_inst[0].usb_dut/usb_cs_dut/num_cnt[4]} {usb_inst[0].usb_dut/usb_cs_dut/num_cnt[5]} {usb_inst[0].usb_dut/usb_cs_dut/num_cnt[6]} {usb_inst[0].usb_dut/usb_cs_dut/num_cnt[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 4 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {usb_inst[0].usb_dut/usb_rx_dut/btype[0]} {usb_inst[0].usb_dut/usb_rx_dut/btype[1]} {usb_inst[0].usb_dut/usb_rx_dut/btype[2]} {usb_inst[0].usb_dut/usb_rx_dut/btype[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 8 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {usb_inst[0].usb_dut/ram_rxd[0]} {usb_inst[0].usb_dut/ram_rxd[1]} {usb_inst[0].usb_dut/ram_rxd[2]} {usb_inst[0].usb_dut/ram_rxd[3]} {usb_inst[0].usb_dut/ram_rxd[4]} {usb_inst[0].usb_dut/ram_rxd[5]} {usb_inst[0].usb_dut/ram_rxd[6]} {usb_inst[0].usb_dut/ram_rxd[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 8 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {usb_inst[0].usb_dut/usb_rx_dut/state[0]} {usb_inst[0].usb_dut/usb_rx_dut/state[1]} {usb_inst[0].usb_dut/usb_rx_dut/state[2]} {usb_inst[0].usb_dut/usb_rx_dut/state[3]} {usb_inst[0].usb_dut/usb_rx_dut/state[4]} {usb_inst[0].usb_dut/usb_rx_dut/state[5]} {usb_inst[0].usb_dut/usb_rx_dut/state[6]} {usb_inst[0].usb_dut/usb_rx_dut/state[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 8 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {usb_inst[0].usb_dut/com_rxd[0]} {usb_inst[0].usb_dut/com_rxd[1]} {usb_inst[0].usb_dut/com_rxd[2]} {usb_inst[0].usb_dut/com_rxd[3]} {usb_inst[0].usb_dut/com_rxd[4]} {usb_inst[0].usb_dut/com_rxd[5]} {usb_inst[0].usb_dut/com_rxd[6]} {usb_inst[0].usb_dut/com_rxd[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 8 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {usb_inst[0].usb_dut/com_txd[0]} {usb_inst[0].usb_dut/com_txd[1]} {usb_inst[0].usb_dut/com_txd[2]} {usb_inst[0].usb_dut/com_txd[3]} {usb_inst[0].usb_dut/com_txd[4]} {usb_inst[0].usb_dut/com_txd[5]} {usb_inst[0].usb_dut/com_txd[6]} {usb_inst[0].usb_dut/com_txd[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 12 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {usb_inst[0].usb_dut/ram_rxa[0]} {usb_inst[0].usb_dut/ram_rxa[1]} {usb_inst[0].usb_dut/ram_rxa[2]} {usb_inst[0].usb_dut/ram_rxa[3]} {usb_inst[0].usb_dut/ram_rxa[4]} {usb_inst[0].usb_dut/ram_rxa[5]} {usb_inst[0].usb_dut/ram_rxa[6]} {usb_inst[0].usb_dut/ram_rxa[7]} {usb_inst[0].usb_dut/ram_rxa[8]} {usb_inst[0].usb_dut/ram_rxa[9]} {usb_inst[0].usb_dut/ram_rxa[10]} {usb_inst[0].usb_dut/ram_rxa[11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 12 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {usb_inst[0].usb_dut/ram_txa[0]} {usb_inst[0].usb_dut/ram_txa[1]} {usb_inst[0].usb_dut/ram_txa[2]} {usb_inst[0].usb_dut/ram_txa[3]} {usb_inst[0].usb_dut/ram_txa[4]} {usb_inst[0].usb_dut/ram_txa[5]} {usb_inst[0].usb_dut/ram_txa[6]} {usb_inst[0].usb_dut/ram_txa[7]} {usb_inst[0].usb_dut/ram_txa[8]} {usb_inst[0].usb_dut/ram_txa[9]} {usb_inst[0].usb_dut/ram_txa[10]} {usb_inst[0].usb_dut/ram_txa[11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 8 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {usb_inst[0].usb_dut/ram_txd[0]} {usb_inst[0].usb_dut/ram_txd[1]} {usb_inst[0].usb_dut/ram_txd[2]} {usb_inst[0].usb_dut/ram_txd[3]} {usb_inst[0].usb_dut/ram_txd[4]} {usb_inst[0].usb_dut/ram_txd[5]} {usb_inst[0].usb_dut/ram_txd[6]} {usb_inst[0].usb_dut/ram_txd[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 8 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {usb_inst[0].usb_dut/usb_rx_dut/usb_rxd[0]} {usb_inst[0].usb_dut/usb_rx_dut/usb_rxd[1]} {usb_inst[0].usb_dut/usb_rx_dut/usb_rxd[2]} {usb_inst[0].usb_dut/usb_rx_dut/usb_rxd[3]} {usb_inst[0].usb_dut/usb_rx_dut/usb_rxd[4]} {usb_inst[0].usb_dut/usb_rx_dut/usb_rxd[5]} {usb_inst[0].usb_dut/usb_rx_dut/usb_rxd[6]} {usb_inst[0].usb_dut/usb_rx_dut/usb_rxd[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 4 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {usb_inst[0].usb_dut/usb_rxd[0]} {usb_inst[0].usb_dut/usb_rxd[1]} {usb_inst[0].usb_dut/usb_rxd[2]} {usb_inst[0].usb_dut/usb_rxd[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 16 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {dev_stat[71]} {dev_stat[70]} {dev_stat[61]} {dev_stat[60]} {dev_stat[51]} {dev_stat[50]} {dev_stat[41]} {dev_stat[40]} {dev_stat[31]} {dev_stat[30]} {dev_stat[21]} {dev_stat[20]} {dev_stat[11]} {dev_stat[10]} {dev_stat[1]} {dev_stat[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 8 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {ff_usb_send[7]} {ff_usb_send[6]} {ff_usb_send[5]} {ff_usb_send[4]} {ff_usb_send[3]} {ff_usb_send[2]} {ff_usb_send[1]} {ff_usb_send[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list data_make_dut/fd]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list data_make_dut/fs]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {usb_inst[0].usb_dut/pin_read}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {usb_inst[0].usb_dut/pin_send}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list data_make_dut/ram_data_txen]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {usb_inst[0].usb_dut/ram_txen}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_fast]
