ISim log file
Running: D:\GitHub\VHDL_Modules\UART\UART_test_tbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/GitHub/VHDL_Modules/UART/UART_test_tbench_isim_beh.wdb 
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 100.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 1000.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 1000.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 1000.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
