// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pgconv64_1x1_1bit (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bottom_V_address0,
        bottom_V_ce0,
        bottom_V_q0,
        top_0_V_address0,
        top_0_V_ce0,
        top_0_V_q0,
        top_0_V_address1,
        top_0_V_ce1,
        top_0_V_we1,
        top_0_V_d1,
        top_1_V_address0,
        top_1_V_ce0,
        top_1_V_q0,
        top_1_V_address1,
        top_1_V_ce1,
        top_1_V_we1,
        top_1_V_d1,
        top_2_V_address0,
        top_2_V_ce0,
        top_2_V_q0,
        top_2_V_address1,
        top_2_V_ce1,
        top_2_V_we1,
        top_2_V_d1,
        top_3_V_address0,
        top_3_V_ce0,
        top_3_V_q0,
        top_3_V_address1,
        top_3_V_ce1,
        top_3_V_we1,
        top_3_V_d1,
        top_4_V_address0,
        top_4_V_ce0,
        top_4_V_q0,
        top_4_V_address1,
        top_4_V_ce1,
        top_4_V_we1,
        top_4_V_d1,
        top_5_V_address0,
        top_5_V_ce0,
        top_5_V_q0,
        top_5_V_address1,
        top_5_V_ce1,
        top_5_V_we1,
        top_5_V_d1,
        top_6_V_address0,
        top_6_V_ce0,
        top_6_V_q0,
        top_6_V_address1,
        top_6_V_ce1,
        top_6_V_we1,
        top_6_V_d1,
        top_7_V_address0,
        top_7_V_ce0,
        top_7_V_q0,
        top_7_V_address1,
        top_7_V_ce1,
        top_7_V_we1,
        top_7_V_d1,
        top_8_V_address0,
        top_8_V_ce0,
        top_8_V_q0,
        top_8_V_address1,
        top_8_V_ce1,
        top_8_V_we1,
        top_8_V_d1,
        top_9_V_address0,
        top_9_V_ce0,
        top_9_V_q0,
        top_9_V_address1,
        top_9_V_ce1,
        top_9_V_we1,
        top_9_V_d1,
        top_10_V_address0,
        top_10_V_ce0,
        top_10_V_q0,
        top_10_V_address1,
        top_10_V_ce1,
        top_10_V_we1,
        top_10_V_d1,
        top_11_V_address0,
        top_11_V_ce0,
        top_11_V_q0,
        top_11_V_address1,
        top_11_V_ce1,
        top_11_V_we1,
        top_11_V_d1,
        top_12_V_address0,
        top_12_V_ce0,
        top_12_V_q0,
        top_12_V_address1,
        top_12_V_ce1,
        top_12_V_we1,
        top_12_V_d1,
        top_13_V_address0,
        top_13_V_ce0,
        top_13_V_q0,
        top_13_V_address1,
        top_13_V_ce1,
        top_13_V_we1,
        top_13_V_d1,
        top_14_V_address0,
        top_14_V_ce0,
        top_14_V_q0,
        top_14_V_address1,
        top_14_V_ce1,
        top_14_V_we1,
        top_14_V_d1,
        top_15_V_address0,
        top_15_V_ce0,
        top_15_V_q0,
        top_15_V_address1,
        top_15_V_ce1,
        top_15_V_we1,
        top_15_V_d1,
        top_16_V_address0,
        top_16_V_ce0,
        top_16_V_q0,
        top_16_V_address1,
        top_16_V_ce1,
        top_16_V_we1,
        top_16_V_d1,
        top_17_V_address0,
        top_17_V_ce0,
        top_17_V_q0,
        top_17_V_address1,
        top_17_V_ce1,
        top_17_V_we1,
        top_17_V_d1,
        top_18_V_address0,
        top_18_V_ce0,
        top_18_V_q0,
        top_18_V_address1,
        top_18_V_ce1,
        top_18_V_we1,
        top_18_V_d1,
        top_19_V_address0,
        top_19_V_ce0,
        top_19_V_q0,
        top_19_V_address1,
        top_19_V_ce1,
        top_19_V_we1,
        top_19_V_d1,
        top_20_V_address0,
        top_20_V_ce0,
        top_20_V_q0,
        top_20_V_address1,
        top_20_V_ce1,
        top_20_V_we1,
        top_20_V_d1,
        top_21_V_address0,
        top_21_V_ce0,
        top_21_V_q0,
        top_21_V_address1,
        top_21_V_ce1,
        top_21_V_we1,
        top_21_V_d1,
        top_22_V_address0,
        top_22_V_ce0,
        top_22_V_q0,
        top_22_V_address1,
        top_22_V_ce1,
        top_22_V_we1,
        top_22_V_d1,
        top_23_V_address0,
        top_23_V_ce0,
        top_23_V_q0,
        top_23_V_address1,
        top_23_V_ce1,
        top_23_V_we1,
        top_23_V_d1,
        top_24_V_address0,
        top_24_V_ce0,
        top_24_V_q0,
        top_24_V_address1,
        top_24_V_ce1,
        top_24_V_we1,
        top_24_V_d1,
        top_25_V_address0,
        top_25_V_ce0,
        top_25_V_q0,
        top_25_V_address1,
        top_25_V_ce1,
        top_25_V_we1,
        top_25_V_d1,
        top_26_V_address0,
        top_26_V_ce0,
        top_26_V_q0,
        top_26_V_address1,
        top_26_V_ce1,
        top_26_V_we1,
        top_26_V_d1,
        top_27_V_address0,
        top_27_V_ce0,
        top_27_V_q0,
        top_27_V_address1,
        top_27_V_ce1,
        top_27_V_we1,
        top_27_V_d1,
        top_28_V_address0,
        top_28_V_ce0,
        top_28_V_q0,
        top_28_V_address1,
        top_28_V_ce1,
        top_28_V_we1,
        top_28_V_d1,
        top_29_V_address0,
        top_29_V_ce0,
        top_29_V_q0,
        top_29_V_address1,
        top_29_V_ce1,
        top_29_V_we1,
        top_29_V_d1,
        top_30_V_address0,
        top_30_V_ce0,
        top_30_V_q0,
        top_30_V_address1,
        top_30_V_ce1,
        top_30_V_we1,
        top_30_V_d1,
        top_31_V_address0,
        top_31_V_ce0,
        top_31_V_q0,
        top_31_V_address1,
        top_31_V_ce1,
        top_31_V_we1,
        top_31_V_d1,
        tile_row,
        tile_col,
        ch_col,
        map_dim,
        weight_buf_1x1_V_0_0_address0,
        weight_buf_1x1_V_0_0_ce0,
        weight_buf_1x1_V_0_0_q0,
        weight_buf_1x1_V_0_1_address0,
        weight_buf_1x1_V_0_1_ce0,
        weight_buf_1x1_V_0_1_q0,
        weight_buf_1x1_V_0_2_address0,
        weight_buf_1x1_V_0_2_ce0,
        weight_buf_1x1_V_0_2_q0,
        weight_buf_1x1_V_0_3_address0,
        weight_buf_1x1_V_0_3_ce0,
        weight_buf_1x1_V_0_3_q0,
        weight_buf_1x1_V_0_4_address0,
        weight_buf_1x1_V_0_4_ce0,
        weight_buf_1x1_V_0_4_q0,
        weight_buf_1x1_V_0_5_address0,
        weight_buf_1x1_V_0_5_ce0,
        weight_buf_1x1_V_0_5_q0,
        weight_buf_1x1_V_0_6_address0,
        weight_buf_1x1_V_0_6_ce0,
        weight_buf_1x1_V_0_6_q0,
        weight_buf_1x1_V_0_7_address0,
        weight_buf_1x1_V_0_7_ce0,
        weight_buf_1x1_V_0_7_q0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state11 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] bottom_V_address0;
output   bottom_V_ce0;
input  [63:0] bottom_V_q0;
output  [7:0] top_0_V_address0;
output   top_0_V_ce0;
input  [13:0] top_0_V_q0;
output  [7:0] top_0_V_address1;
output   top_0_V_ce1;
output   top_0_V_we1;
output  [13:0] top_0_V_d1;
output  [7:0] top_1_V_address0;
output   top_1_V_ce0;
input  [13:0] top_1_V_q0;
output  [7:0] top_1_V_address1;
output   top_1_V_ce1;
output   top_1_V_we1;
output  [13:0] top_1_V_d1;
output  [7:0] top_2_V_address0;
output   top_2_V_ce0;
input  [13:0] top_2_V_q0;
output  [7:0] top_2_V_address1;
output   top_2_V_ce1;
output   top_2_V_we1;
output  [13:0] top_2_V_d1;
output  [7:0] top_3_V_address0;
output   top_3_V_ce0;
input  [13:0] top_3_V_q0;
output  [7:0] top_3_V_address1;
output   top_3_V_ce1;
output   top_3_V_we1;
output  [13:0] top_3_V_d1;
output  [7:0] top_4_V_address0;
output   top_4_V_ce0;
input  [13:0] top_4_V_q0;
output  [7:0] top_4_V_address1;
output   top_4_V_ce1;
output   top_4_V_we1;
output  [13:0] top_4_V_d1;
output  [7:0] top_5_V_address0;
output   top_5_V_ce0;
input  [13:0] top_5_V_q0;
output  [7:0] top_5_V_address1;
output   top_5_V_ce1;
output   top_5_V_we1;
output  [13:0] top_5_V_d1;
output  [7:0] top_6_V_address0;
output   top_6_V_ce0;
input  [13:0] top_6_V_q0;
output  [7:0] top_6_V_address1;
output   top_6_V_ce1;
output   top_6_V_we1;
output  [13:0] top_6_V_d1;
output  [7:0] top_7_V_address0;
output   top_7_V_ce0;
input  [13:0] top_7_V_q0;
output  [7:0] top_7_V_address1;
output   top_7_V_ce1;
output   top_7_V_we1;
output  [13:0] top_7_V_d1;
output  [7:0] top_8_V_address0;
output   top_8_V_ce0;
input  [13:0] top_8_V_q0;
output  [7:0] top_8_V_address1;
output   top_8_V_ce1;
output   top_8_V_we1;
output  [13:0] top_8_V_d1;
output  [7:0] top_9_V_address0;
output   top_9_V_ce0;
input  [13:0] top_9_V_q0;
output  [7:0] top_9_V_address1;
output   top_9_V_ce1;
output   top_9_V_we1;
output  [13:0] top_9_V_d1;
output  [7:0] top_10_V_address0;
output   top_10_V_ce0;
input  [13:0] top_10_V_q0;
output  [7:0] top_10_V_address1;
output   top_10_V_ce1;
output   top_10_V_we1;
output  [13:0] top_10_V_d1;
output  [7:0] top_11_V_address0;
output   top_11_V_ce0;
input  [13:0] top_11_V_q0;
output  [7:0] top_11_V_address1;
output   top_11_V_ce1;
output   top_11_V_we1;
output  [13:0] top_11_V_d1;
output  [7:0] top_12_V_address0;
output   top_12_V_ce0;
input  [13:0] top_12_V_q0;
output  [7:0] top_12_V_address1;
output   top_12_V_ce1;
output   top_12_V_we1;
output  [13:0] top_12_V_d1;
output  [7:0] top_13_V_address0;
output   top_13_V_ce0;
input  [13:0] top_13_V_q0;
output  [7:0] top_13_V_address1;
output   top_13_V_ce1;
output   top_13_V_we1;
output  [13:0] top_13_V_d1;
output  [7:0] top_14_V_address0;
output   top_14_V_ce0;
input  [13:0] top_14_V_q0;
output  [7:0] top_14_V_address1;
output   top_14_V_ce1;
output   top_14_V_we1;
output  [13:0] top_14_V_d1;
output  [7:0] top_15_V_address0;
output   top_15_V_ce0;
input  [13:0] top_15_V_q0;
output  [7:0] top_15_V_address1;
output   top_15_V_ce1;
output   top_15_V_we1;
output  [13:0] top_15_V_d1;
output  [7:0] top_16_V_address0;
output   top_16_V_ce0;
input  [13:0] top_16_V_q0;
output  [7:0] top_16_V_address1;
output   top_16_V_ce1;
output   top_16_V_we1;
output  [13:0] top_16_V_d1;
output  [7:0] top_17_V_address0;
output   top_17_V_ce0;
input  [13:0] top_17_V_q0;
output  [7:0] top_17_V_address1;
output   top_17_V_ce1;
output   top_17_V_we1;
output  [13:0] top_17_V_d1;
output  [7:0] top_18_V_address0;
output   top_18_V_ce0;
input  [13:0] top_18_V_q0;
output  [7:0] top_18_V_address1;
output   top_18_V_ce1;
output   top_18_V_we1;
output  [13:0] top_18_V_d1;
output  [7:0] top_19_V_address0;
output   top_19_V_ce0;
input  [13:0] top_19_V_q0;
output  [7:0] top_19_V_address1;
output   top_19_V_ce1;
output   top_19_V_we1;
output  [13:0] top_19_V_d1;
output  [7:0] top_20_V_address0;
output   top_20_V_ce0;
input  [13:0] top_20_V_q0;
output  [7:0] top_20_V_address1;
output   top_20_V_ce1;
output   top_20_V_we1;
output  [13:0] top_20_V_d1;
output  [7:0] top_21_V_address0;
output   top_21_V_ce0;
input  [13:0] top_21_V_q0;
output  [7:0] top_21_V_address1;
output   top_21_V_ce1;
output   top_21_V_we1;
output  [13:0] top_21_V_d1;
output  [7:0] top_22_V_address0;
output   top_22_V_ce0;
input  [13:0] top_22_V_q0;
output  [7:0] top_22_V_address1;
output   top_22_V_ce1;
output   top_22_V_we1;
output  [13:0] top_22_V_d1;
output  [7:0] top_23_V_address0;
output   top_23_V_ce0;
input  [13:0] top_23_V_q0;
output  [7:0] top_23_V_address1;
output   top_23_V_ce1;
output   top_23_V_we1;
output  [13:0] top_23_V_d1;
output  [7:0] top_24_V_address0;
output   top_24_V_ce0;
input  [13:0] top_24_V_q0;
output  [7:0] top_24_V_address1;
output   top_24_V_ce1;
output   top_24_V_we1;
output  [13:0] top_24_V_d1;
output  [7:0] top_25_V_address0;
output   top_25_V_ce0;
input  [13:0] top_25_V_q0;
output  [7:0] top_25_V_address1;
output   top_25_V_ce1;
output   top_25_V_we1;
output  [13:0] top_25_V_d1;
output  [7:0] top_26_V_address0;
output   top_26_V_ce0;
input  [13:0] top_26_V_q0;
output  [7:0] top_26_V_address1;
output   top_26_V_ce1;
output   top_26_V_we1;
output  [13:0] top_26_V_d1;
output  [7:0] top_27_V_address0;
output   top_27_V_ce0;
input  [13:0] top_27_V_q0;
output  [7:0] top_27_V_address1;
output   top_27_V_ce1;
output   top_27_V_we1;
output  [13:0] top_27_V_d1;
output  [7:0] top_28_V_address0;
output   top_28_V_ce0;
input  [13:0] top_28_V_q0;
output  [7:0] top_28_V_address1;
output   top_28_V_ce1;
output   top_28_V_we1;
output  [13:0] top_28_V_d1;
output  [7:0] top_29_V_address0;
output   top_29_V_ce0;
input  [13:0] top_29_V_q0;
output  [7:0] top_29_V_address1;
output   top_29_V_ce1;
output   top_29_V_we1;
output  [13:0] top_29_V_d1;
output  [7:0] top_30_V_address0;
output   top_30_V_ce0;
input  [13:0] top_30_V_q0;
output  [7:0] top_30_V_address1;
output   top_30_V_ce1;
output   top_30_V_we1;
output  [13:0] top_30_V_d1;
output  [7:0] top_31_V_address0;
output   top_31_V_ce0;
input  [13:0] top_31_V_q0;
output  [7:0] top_31_V_address1;
output   top_31_V_ce1;
output   top_31_V_we1;
output  [13:0] top_31_V_d1;
input  [4:0] tile_row;
input  [4:0] tile_col;
input  [4:0] ch_col;
input  [7:0] map_dim;
output  [2:0] weight_buf_1x1_V_0_0_address0;
output   weight_buf_1x1_V_0_0_ce0;
input  [63:0] weight_buf_1x1_V_0_0_q0;
output  [2:0] weight_buf_1x1_V_0_1_address0;
output   weight_buf_1x1_V_0_1_ce0;
input  [63:0] weight_buf_1x1_V_0_1_q0;
output  [2:0] weight_buf_1x1_V_0_2_address0;
output   weight_buf_1x1_V_0_2_ce0;
input  [63:0] weight_buf_1x1_V_0_2_q0;
output  [2:0] weight_buf_1x1_V_0_3_address0;
output   weight_buf_1x1_V_0_3_ce0;
input  [63:0] weight_buf_1x1_V_0_3_q0;
output  [2:0] weight_buf_1x1_V_0_4_address0;
output   weight_buf_1x1_V_0_4_ce0;
input  [63:0] weight_buf_1x1_V_0_4_q0;
output  [2:0] weight_buf_1x1_V_0_5_address0;
output   weight_buf_1x1_V_0_5_ce0;
input  [63:0] weight_buf_1x1_V_0_5_q0;
output  [2:0] weight_buf_1x1_V_0_6_address0;
output   weight_buf_1x1_V_0_6_ce0;
input  [63:0] weight_buf_1x1_V_0_6_q0;
output  [2:0] weight_buf_1x1_V_0_7_address0;
output   weight_buf_1x1_V_0_7_ce0;
input  [63:0] weight_buf_1x1_V_0_7_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg bottom_V_ce0;
reg top_0_V_ce0;
reg top_0_V_ce1;
reg top_0_V_we1;
reg top_1_V_ce0;
reg top_1_V_ce1;
reg top_1_V_we1;
reg top_2_V_ce0;
reg top_2_V_ce1;
reg top_2_V_we1;
reg top_3_V_ce0;
reg top_3_V_ce1;
reg top_3_V_we1;
reg top_4_V_ce0;
reg top_4_V_ce1;
reg top_4_V_we1;
reg top_5_V_ce0;
reg top_5_V_ce1;
reg top_5_V_we1;
reg top_6_V_ce0;
reg top_6_V_ce1;
reg top_6_V_we1;
reg top_7_V_ce0;
reg top_7_V_ce1;
reg top_7_V_we1;
reg top_8_V_ce0;
reg top_8_V_ce1;
reg top_8_V_we1;
reg top_9_V_ce0;
reg top_9_V_ce1;
reg top_9_V_we1;
reg top_10_V_ce0;
reg top_10_V_ce1;
reg top_10_V_we1;
reg top_11_V_ce0;
reg top_11_V_ce1;
reg top_11_V_we1;
reg top_12_V_ce0;
reg top_12_V_ce1;
reg top_12_V_we1;
reg top_13_V_ce0;
reg top_13_V_ce1;
reg top_13_V_we1;
reg top_14_V_ce0;
reg top_14_V_ce1;
reg top_14_V_we1;
reg top_15_V_ce0;
reg top_15_V_ce1;
reg top_15_V_we1;
reg top_16_V_ce0;
reg top_16_V_ce1;
reg top_16_V_we1;
reg top_17_V_ce0;
reg top_17_V_ce1;
reg top_17_V_we1;
reg top_18_V_ce0;
reg top_18_V_ce1;
reg top_18_V_we1;
reg top_19_V_ce0;
reg top_19_V_ce1;
reg top_19_V_we1;
reg top_20_V_ce0;
reg top_20_V_ce1;
reg top_20_V_we1;
reg top_21_V_ce0;
reg top_21_V_ce1;
reg top_21_V_we1;
reg top_22_V_ce0;
reg top_22_V_ce1;
reg top_22_V_we1;
reg top_23_V_ce0;
reg top_23_V_ce1;
reg top_23_V_we1;
reg top_24_V_ce0;
reg top_24_V_ce1;
reg top_24_V_we1;
reg top_25_V_ce0;
reg top_25_V_ce1;
reg top_25_V_we1;
reg top_26_V_ce0;
reg top_26_V_ce1;
reg top_26_V_we1;
reg top_27_V_ce0;
reg top_27_V_ce1;
reg top_27_V_we1;
reg top_28_V_ce0;
reg top_28_V_ce1;
reg top_28_V_we1;
reg top_29_V_ce0;
reg top_29_V_ce1;
reg top_29_V_we1;
reg top_30_V_ce0;
reg top_30_V_ce1;
reg top_30_V_we1;
reg top_31_V_ce0;
reg top_31_V_ce1;
reg top_31_V_we1;
reg weight_buf_1x1_V_0_0_ce0;
reg weight_buf_1x1_V_0_1_ce0;
reg weight_buf_1x1_V_0_2_ce0;
reg weight_buf_1x1_V_0_3_ce0;
reg weight_buf_1x1_V_0_4_ce0;
reg weight_buf_1x1_V_0_5_ce0;
reg weight_buf_1x1_V_0_6_ce0;
reg weight_buf_1x1_V_0_7_ce0;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [8:0] indvar_flatten21_reg_833;
reg   [3:0] ch_factor_0_reg_844;
reg   [5:0] indvar_flatten_reg_856;
reg   [3:0] row_0_reg_867;
reg   [3:0] col_0_reg_878;
wire   [8:0] sub_ln211_fu_1057_p2;
reg   [8:0] sub_ln211_reg_2491;
wire  signed [15:0] sext_ln217_1_fu_1101_p1;
reg  signed [15:0] sext_ln217_1_reg_2496;
wire   [0:0] icmp_ln213_fu_1104_p2;
reg   [0:0] icmp_ln213_reg_2501;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln213_reg_2501_pp0_iter1_reg;
reg   [0:0] icmp_ln213_reg_2501_pp0_iter2_reg;
reg   [0:0] icmp_ln213_reg_2501_pp0_iter3_reg;
reg   [0:0] icmp_ln213_reg_2501_pp0_iter4_reg;
reg   [0:0] icmp_ln213_reg_2501_pp0_iter5_reg;
wire   [8:0] add_ln213_fu_1110_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln214_fu_1116_p2;
reg   [0:0] icmp_ln214_reg_2510;
wire   [3:0] select_ln214_fu_1160_p3;
reg   [3:0] select_ln214_reg_2515;
reg   [3:0] select_ln214_reg_2515_pp0_iter1_reg;
reg   [3:0] select_ln214_reg_2515_pp0_iter2_reg;
reg   [3:0] select_ln214_reg_2515_pp0_iter3_reg;
reg   [3:0] select_ln214_reg_2515_pp0_iter4_reg;
wire   [3:0] select_ln214_1_fu_1168_p3;
reg   [3:0] select_ln214_1_reg_2521;
wire   [3:0] col_fu_1176_p2;
wire   [5:0] select_ln214_2_fu_1188_p3;
wire   [3:0] select_ln213_1_fu_1202_p3;
reg   [3:0] select_ln213_1_reg_2538;
reg    ap_enable_reg_pp0_iter1;
wire   [1:0] trunc_ln213_fu_1225_p1;
reg   [1:0] trunc_ln213_reg_2543;
reg   [1:0] trunc_ln213_reg_2543_pp0_iter2_reg;
reg   [1:0] trunc_ln213_reg_2543_pp0_iter3_reg;
reg   [1:0] trunc_ln213_reg_2543_pp0_iter4_reg;
reg   [1:0] trunc_ln213_reg_2543_pp0_iter5_reg;
reg   [1:0] trunc_ln213_reg_2543_pp0_iter6_reg;
reg   [1:0] trunc_ln213_reg_2543_pp0_iter7_reg;
wire   [8:0] add_ln214_1_fu_1232_p2;
reg  signed [8:0] add_ln214_1_reg_2547;
wire   [4:0] add_ln203_fu_1240_p2;
reg   [4:0] add_ln203_reg_2552;
reg   [4:0] add_ln203_reg_2552_pp0_iter2_reg;
reg   [4:0] add_ln203_reg_2552_pp0_iter3_reg;
reg   [4:0] add_ln203_reg_2552_pp0_iter4_reg;
wire  signed [14:0] grp_fu_2483_p3;
reg  signed [14:0] add_ln217_2_reg_2558;
reg    ap_enable_reg_pp0_iter2;
reg   [63:0] bot1_WB_V_reg_2568;
reg   [63:0] weight_buf_1x1_V_0_0_1_reg_2580;
reg   [63:0] weight_buf_1x1_V_0_1_1_reg_2585;
reg   [63:0] weight_buf_1x1_V_0_2_1_reg_2590;
reg   [63:0] weight_buf_1x1_V_0_3_1_reg_2595;
reg   [63:0] weight_buf_1x1_V_0_4_1_reg_2600;
reg   [63:0] weight_buf_1x1_V_0_5_1_reg_2605;
reg   [63:0] weight_buf_1x1_V_0_6_1_reg_2610;
reg   [63:0] weight_buf_1x1_V_0_7_1_reg_2615;
reg   [7:0] top_0_V_addr_reg_2620;
reg   [7:0] top_0_V_addr_reg_2620_pp0_iter6_reg;
reg   [7:0] top_0_V_addr_reg_2620_pp0_iter7_reg;
reg   [7:0] top_1_V_addr_reg_2626;
reg   [7:0] top_1_V_addr_reg_2626_pp0_iter6_reg;
reg   [7:0] top_1_V_addr_reg_2626_pp0_iter7_reg;
reg   [7:0] top_2_V_addr_reg_2632;
reg   [7:0] top_2_V_addr_reg_2632_pp0_iter6_reg;
reg   [7:0] top_2_V_addr_reg_2632_pp0_iter7_reg;
reg   [7:0] top_3_V_addr_reg_2638;
reg   [7:0] top_3_V_addr_reg_2638_pp0_iter6_reg;
reg   [7:0] top_3_V_addr_reg_2638_pp0_iter7_reg;
reg   [7:0] top_4_V_addr_reg_2644;
reg   [7:0] top_4_V_addr_reg_2644_pp0_iter6_reg;
reg   [7:0] top_4_V_addr_reg_2644_pp0_iter7_reg;
reg   [7:0] top_5_V_addr_reg_2650;
reg   [7:0] top_5_V_addr_reg_2650_pp0_iter6_reg;
reg   [7:0] top_5_V_addr_reg_2650_pp0_iter7_reg;
reg   [7:0] top_6_V_addr_reg_2656;
reg   [7:0] top_6_V_addr_reg_2656_pp0_iter6_reg;
reg   [7:0] top_6_V_addr_reg_2656_pp0_iter7_reg;
reg   [7:0] top_7_V_addr_reg_2662;
reg   [7:0] top_7_V_addr_reg_2662_pp0_iter6_reg;
reg   [7:0] top_7_V_addr_reg_2662_pp0_iter7_reg;
reg   [7:0] top_8_V_addr_reg_2668;
reg   [7:0] top_8_V_addr_reg_2668_pp0_iter6_reg;
reg   [7:0] top_8_V_addr_reg_2668_pp0_iter7_reg;
reg   [7:0] top_9_V_addr_reg_2674;
reg   [7:0] top_9_V_addr_reg_2674_pp0_iter6_reg;
reg   [7:0] top_9_V_addr_reg_2674_pp0_iter7_reg;
reg   [7:0] top_10_V_addr_reg_2680;
reg   [7:0] top_10_V_addr_reg_2680_pp0_iter6_reg;
reg   [7:0] top_10_V_addr_reg_2680_pp0_iter7_reg;
reg   [7:0] top_11_V_addr_reg_2686;
reg   [7:0] top_11_V_addr_reg_2686_pp0_iter6_reg;
reg   [7:0] top_11_V_addr_reg_2686_pp0_iter7_reg;
reg   [7:0] top_12_V_addr_reg_2692;
reg   [7:0] top_12_V_addr_reg_2692_pp0_iter6_reg;
reg   [7:0] top_12_V_addr_reg_2692_pp0_iter7_reg;
reg   [7:0] top_13_V_addr_reg_2698;
reg   [7:0] top_13_V_addr_reg_2698_pp0_iter6_reg;
reg   [7:0] top_13_V_addr_reg_2698_pp0_iter7_reg;
reg   [7:0] top_14_V_addr_reg_2704;
reg   [7:0] top_14_V_addr_reg_2704_pp0_iter6_reg;
reg   [7:0] top_14_V_addr_reg_2704_pp0_iter7_reg;
reg   [7:0] top_15_V_addr_reg_2710;
reg   [7:0] top_15_V_addr_reg_2710_pp0_iter6_reg;
reg   [7:0] top_15_V_addr_reg_2710_pp0_iter7_reg;
reg   [7:0] top_16_V_addr_reg_2716;
reg   [7:0] top_16_V_addr_reg_2716_pp0_iter6_reg;
reg   [7:0] top_16_V_addr_reg_2716_pp0_iter7_reg;
reg   [7:0] top_17_V_addr_reg_2722;
reg   [7:0] top_17_V_addr_reg_2722_pp0_iter6_reg;
reg   [7:0] top_17_V_addr_reg_2722_pp0_iter7_reg;
reg   [7:0] top_18_V_addr_reg_2728;
reg   [7:0] top_18_V_addr_reg_2728_pp0_iter6_reg;
reg   [7:0] top_18_V_addr_reg_2728_pp0_iter7_reg;
reg   [7:0] top_19_V_addr_reg_2734;
reg   [7:0] top_19_V_addr_reg_2734_pp0_iter6_reg;
reg   [7:0] top_19_V_addr_reg_2734_pp0_iter7_reg;
reg   [7:0] top_20_V_addr_reg_2740;
reg   [7:0] top_20_V_addr_reg_2740_pp0_iter6_reg;
reg   [7:0] top_20_V_addr_reg_2740_pp0_iter7_reg;
reg   [7:0] top_21_V_addr_reg_2746;
reg   [7:0] top_21_V_addr_reg_2746_pp0_iter6_reg;
reg   [7:0] top_21_V_addr_reg_2746_pp0_iter7_reg;
reg   [7:0] top_22_V_addr_reg_2752;
reg   [7:0] top_22_V_addr_reg_2752_pp0_iter6_reg;
reg   [7:0] top_22_V_addr_reg_2752_pp0_iter7_reg;
reg   [7:0] top_23_V_addr_reg_2758;
reg   [7:0] top_23_V_addr_reg_2758_pp0_iter6_reg;
reg   [7:0] top_23_V_addr_reg_2758_pp0_iter7_reg;
reg   [7:0] top_24_V_addr_reg_2764;
reg   [7:0] top_24_V_addr_reg_2764_pp0_iter6_reg;
reg   [7:0] top_24_V_addr_reg_2764_pp0_iter7_reg;
reg   [7:0] top_25_V_addr_reg_2770;
reg   [7:0] top_25_V_addr_reg_2770_pp0_iter6_reg;
reg   [7:0] top_25_V_addr_reg_2770_pp0_iter7_reg;
reg   [7:0] top_26_V_addr_reg_2776;
reg   [7:0] top_26_V_addr_reg_2776_pp0_iter6_reg;
reg   [7:0] top_26_V_addr_reg_2776_pp0_iter7_reg;
reg   [7:0] top_27_V_addr_reg_2782;
reg   [7:0] top_27_V_addr_reg_2782_pp0_iter6_reg;
reg   [7:0] top_27_V_addr_reg_2782_pp0_iter7_reg;
reg   [7:0] top_28_V_addr_reg_2788;
reg   [7:0] top_28_V_addr_reg_2788_pp0_iter6_reg;
reg   [7:0] top_28_V_addr_reg_2788_pp0_iter7_reg;
reg   [7:0] top_29_V_addr_reg_2794;
reg   [7:0] top_29_V_addr_reg_2794_pp0_iter6_reg;
reg   [7:0] top_29_V_addr_reg_2794_pp0_iter7_reg;
reg   [7:0] top_30_V_addr_reg_2800;
reg   [7:0] top_30_V_addr_reg_2800_pp0_iter6_reg;
reg   [7:0] top_30_V_addr_reg_2800_pp0_iter7_reg;
reg   [7:0] top_31_V_addr_reg_2806;
reg   [7:0] top_31_V_addr_reg_2806_pp0_iter6_reg;
reg   [7:0] top_31_V_addr_reg_2806_pp0_iter7_reg;
reg    ap_enable_reg_pp0_iter6;
wire   [5:0] grp_compute_engine_64_fu_993_ap_return;
reg   [5:0] op_V_assign_reg_2972;
wire   [5:0] grp_compute_engine_64_fu_999_ap_return;
reg   [5:0] op_V_assign_0_1_reg_2977;
wire   [5:0] grp_compute_engine_64_fu_1005_ap_return;
reg   [5:0] op_V_assign_0_2_reg_2982;
wire   [5:0] grp_compute_engine_64_fu_1011_ap_return;
reg   [5:0] op_V_assign_0_3_reg_2987;
wire   [5:0] grp_compute_engine_64_fu_1017_ap_return;
reg   [5:0] op_V_assign_0_4_reg_2992;
wire   [5:0] grp_compute_engine_64_fu_1023_ap_return;
reg   [5:0] op_V_assign_0_5_reg_2997;
wire   [5:0] grp_compute_engine_64_fu_1029_ap_return;
reg   [5:0] op_V_assign_0_6_reg_3002;
wire   [5:0] grp_compute_engine_64_fu_1035_ap_return;
reg   [5:0] op_V_assign_0_7_reg_3007;
wire   [13:0] select_ln340_65_fu_1465_p3;
reg   [13:0] select_ln340_65_reg_3012;
wire   [13:0] select_ln340_66_fu_1608_p3;
reg   [13:0] select_ln340_66_reg_3020;
wire   [13:0] select_ln340_67_fu_1751_p3;
reg   [13:0] select_ln340_67_reg_3028;
wire   [13:0] select_ln340_68_fu_1894_p3;
reg   [13:0] select_ln340_68_reg_3036;
wire   [13:0] select_ln340_69_fu_2037_p3;
reg   [13:0] select_ln340_69_reg_3044;
wire   [13:0] select_ln340_70_fu_2180_p3;
reg   [13:0] select_ln340_70_reg_3052;
wire   [13:0] select_ln340_71_fu_2323_p3;
reg   [13:0] select_ln340_71_reg_3060;
wire   [13:0] select_ln340_72_fu_2466_p3;
reg   [13:0] select_ln340_72_reg_3068;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg   [3:0] ap_phi_mux_ch_factor_0_phi_fu_848_p4;
wire    ap_block_pp0_stage0;
reg   [3:0] ap_phi_mux_row_0_phi_fu_871_p4;
wire  signed [13:0] ap_phi_reg_pp0_iter0_top_buf_0_V_reg_889;
reg  signed [13:0] ap_phi_reg_pp0_iter1_top_buf_0_V_reg_889;
reg  signed [13:0] ap_phi_reg_pp0_iter2_top_buf_0_V_reg_889;
reg  signed [13:0] ap_phi_reg_pp0_iter3_top_buf_0_V_reg_889;
reg  signed [13:0] ap_phi_reg_pp0_iter4_top_buf_0_V_reg_889;
reg  signed [13:0] ap_phi_reg_pp0_iter5_top_buf_0_V_reg_889;
reg  signed [13:0] ap_phi_reg_pp0_iter6_top_buf_0_V_reg_889;
reg  signed [13:0] ap_phi_reg_pp0_iter7_top_buf_0_V_reg_889;
wire  signed [13:0] ap_phi_reg_pp0_iter0_top_buf_1_V_reg_902;
reg  signed [13:0] ap_phi_reg_pp0_iter1_top_buf_1_V_reg_902;
reg  signed [13:0] ap_phi_reg_pp0_iter2_top_buf_1_V_reg_902;
reg  signed [13:0] ap_phi_reg_pp0_iter3_top_buf_1_V_reg_902;
reg  signed [13:0] ap_phi_reg_pp0_iter4_top_buf_1_V_reg_902;
reg  signed [13:0] ap_phi_reg_pp0_iter5_top_buf_1_V_reg_902;
reg  signed [13:0] ap_phi_reg_pp0_iter6_top_buf_1_V_reg_902;
reg  signed [13:0] ap_phi_reg_pp0_iter7_top_buf_1_V_reg_902;
wire  signed [13:0] ap_phi_reg_pp0_iter0_top_buf_2_V_reg_915;
reg  signed [13:0] ap_phi_reg_pp0_iter1_top_buf_2_V_reg_915;
reg  signed [13:0] ap_phi_reg_pp0_iter2_top_buf_2_V_reg_915;
reg  signed [13:0] ap_phi_reg_pp0_iter3_top_buf_2_V_reg_915;
reg  signed [13:0] ap_phi_reg_pp0_iter4_top_buf_2_V_reg_915;
reg  signed [13:0] ap_phi_reg_pp0_iter5_top_buf_2_V_reg_915;
reg  signed [13:0] ap_phi_reg_pp0_iter6_top_buf_2_V_reg_915;
reg  signed [13:0] ap_phi_reg_pp0_iter7_top_buf_2_V_reg_915;
wire  signed [13:0] ap_phi_reg_pp0_iter0_top_buf_3_V_reg_928;
reg  signed [13:0] ap_phi_reg_pp0_iter1_top_buf_3_V_reg_928;
reg  signed [13:0] ap_phi_reg_pp0_iter2_top_buf_3_V_reg_928;
reg  signed [13:0] ap_phi_reg_pp0_iter3_top_buf_3_V_reg_928;
reg  signed [13:0] ap_phi_reg_pp0_iter4_top_buf_3_V_reg_928;
reg  signed [13:0] ap_phi_reg_pp0_iter5_top_buf_3_V_reg_928;
reg  signed [13:0] ap_phi_reg_pp0_iter6_top_buf_3_V_reg_928;
reg  signed [13:0] ap_phi_reg_pp0_iter7_top_buf_3_V_reg_928;
wire  signed [13:0] ap_phi_reg_pp0_iter0_top_buf_4_V_reg_941;
reg  signed [13:0] ap_phi_reg_pp0_iter1_top_buf_4_V_reg_941;
reg  signed [13:0] ap_phi_reg_pp0_iter2_top_buf_4_V_reg_941;
reg  signed [13:0] ap_phi_reg_pp0_iter3_top_buf_4_V_reg_941;
reg  signed [13:0] ap_phi_reg_pp0_iter4_top_buf_4_V_reg_941;
reg  signed [13:0] ap_phi_reg_pp0_iter5_top_buf_4_V_reg_941;
reg  signed [13:0] ap_phi_reg_pp0_iter6_top_buf_4_V_reg_941;
reg  signed [13:0] ap_phi_reg_pp0_iter7_top_buf_4_V_reg_941;
wire  signed [13:0] ap_phi_reg_pp0_iter0_top_buf_5_V_reg_954;
reg  signed [13:0] ap_phi_reg_pp0_iter1_top_buf_5_V_reg_954;
reg  signed [13:0] ap_phi_reg_pp0_iter2_top_buf_5_V_reg_954;
reg  signed [13:0] ap_phi_reg_pp0_iter3_top_buf_5_V_reg_954;
reg  signed [13:0] ap_phi_reg_pp0_iter4_top_buf_5_V_reg_954;
reg  signed [13:0] ap_phi_reg_pp0_iter5_top_buf_5_V_reg_954;
reg  signed [13:0] ap_phi_reg_pp0_iter6_top_buf_5_V_reg_954;
reg  signed [13:0] ap_phi_reg_pp0_iter7_top_buf_5_V_reg_954;
wire  signed [13:0] ap_phi_reg_pp0_iter0_top_buf_6_V_reg_967;
reg  signed [13:0] ap_phi_reg_pp0_iter1_top_buf_6_V_reg_967;
reg  signed [13:0] ap_phi_reg_pp0_iter2_top_buf_6_V_reg_967;
reg  signed [13:0] ap_phi_reg_pp0_iter3_top_buf_6_V_reg_967;
reg  signed [13:0] ap_phi_reg_pp0_iter4_top_buf_6_V_reg_967;
reg  signed [13:0] ap_phi_reg_pp0_iter5_top_buf_6_V_reg_967;
reg  signed [13:0] ap_phi_reg_pp0_iter6_top_buf_6_V_reg_967;
reg  signed [13:0] ap_phi_reg_pp0_iter7_top_buf_6_V_reg_967;
wire  signed [13:0] ap_phi_reg_pp0_iter0_top_buf_7_V_reg_980;
reg  signed [13:0] ap_phi_reg_pp0_iter1_top_buf_7_V_reg_980;
reg  signed [13:0] ap_phi_reg_pp0_iter2_top_buf_7_V_reg_980;
reg  signed [13:0] ap_phi_reg_pp0_iter3_top_buf_7_V_reg_980;
reg  signed [13:0] ap_phi_reg_pp0_iter4_top_buf_7_V_reg_980;
reg  signed [13:0] ap_phi_reg_pp0_iter5_top_buf_7_V_reg_980;
reg  signed [13:0] ap_phi_reg_pp0_iter6_top_buf_7_V_reg_980;
reg  signed [13:0] ap_phi_reg_pp0_iter7_top_buf_7_V_reg_980;
wire  signed [63:0] sext_ln217_fu_1260_p1;
wire   [63:0] zext_ln203_3_fu_1294_p1;
wire   [7:0] shl_ln_fu_1041_p3;
wire   [8:0] zext_ln211_fu_1049_p1;
wire   [8:0] zext_ln211_1_fu_1053_p1;
wire   [3:0] trunc_ln211_fu_1071_p1;
wire   [6:0] shl_ln211_1_fu_1075_p3;
wire   [7:0] zext_ln211_4_fu_1083_p1;
wire   [7:0] zext_ln211_5_fu_1087_p1;
wire  signed [7:0] sub_ln211_1_fu_1091_p2;
wire  signed [11:0] grp_fu_2474_p3;
wire   [0:0] icmp_ln215_fu_1136_p2;
wire   [0:0] xor_ln213_fu_1130_p2;
wire   [3:0] select_ln213_fu_1122_p3;
wire   [0:0] and_ln213_fu_1142_p2;
wire   [0:0] or_ln214_fu_1154_p2;
wire   [3:0] row_fu_1148_p2;
wire   [5:0] add_ln214_2_fu_1182_p2;
wire   [3:0] ch_factor_fu_1196_p2;
wire   [0:0] tmp_fu_1209_p3;
wire   [8:0] zext_ln214_fu_1229_p1;
wire   [4:0] zext_ln214_1_fu_1237_p1;
wire   [4:0] select_ln203_fu_1217_p3;
wire  signed [15:0] sext_ln217_2_fu_1252_p1;
wire   [15:0] add_ln217_1_fu_1255_p2;
wire   [7:0] tmp_163_fu_1268_p3;
wire   [8:0] zext_ln203_1_fu_1275_p1;
wire   [8:0] zext_ln203_fu_1265_p1;
wire   [8:0] zext_ln203_2_fu_1285_p1;
wire   [8:0] add_ln203_1_fu_1279_p2;
wire   [8:0] add_ln203_2_fu_1288_p2;
wire   [13:0] shl_ln5_fu_1334_p3;
wire   [15:0] zext_ln728_fu_1341_p1;
wire  signed [15:0] sext_ln727_fu_1330_p1;
wire   [15:0] add_ln1192_fu_1345_p2;
wire   [13:0] top_buf_0_V_1_fu_1359_p2;
wire   [1:0] tmp_4_fu_1373_p4;
wire   [0:0] tmp_165_fu_1365_p3;
wire   [0:0] icmp_ln785_fu_1383_p2;
wire   [0:0] tmp_164_fu_1351_p3;
wire   [0:0] or_ln785_fu_1389_p2;
wire   [0:0] xor_ln785_fu_1395_p2;
wire   [0:0] icmp_ln786_fu_1413_p2;
wire   [0:0] xor_ln786_fu_1407_p2;
wire   [0:0] or_ln786_fu_1419_p2;
wire   [0:0] and_ln786_fu_1425_p2;
wire   [0:0] and_ln785_fu_1401_p2;
wire   [0:0] xor_ln340_fu_1437_p2;
wire   [0:0] or_ln340_fu_1431_p2;
wire   [0:0] or_ln340_32_fu_1443_p2;
wire   [13:0] select_ln340_fu_1449_p3;
wire   [13:0] top_buf_0_V_2_fu_1457_p3;
wire   [13:0] shl_ln728_s_fu_1477_p3;
wire   [15:0] zext_ln728_1_fu_1484_p1;
wire  signed [15:0] sext_ln727_1_fu_1473_p1;
wire   [15:0] add_ln1192_34_fu_1488_p2;
wire   [13:0] top_buf_1_V_1_fu_1502_p2;
wire   [1:0] tmp_5_fu_1516_p4;
wire   [0:0] tmp_167_fu_1508_p3;
wire   [0:0] icmp_ln785_1_fu_1526_p2;
wire   [0:0] tmp_166_fu_1494_p3;
wire   [0:0] or_ln785_1_fu_1532_p2;
wire   [0:0] xor_ln785_1_fu_1538_p2;
wire   [0:0] icmp_ln786_1_fu_1556_p2;
wire   [0:0] xor_ln786_1_fu_1550_p2;
wire   [0:0] or_ln786_1_fu_1562_p2;
wire   [0:0] and_ln786_33_fu_1568_p2;
wire   [0:0] and_ln785_1_fu_1544_p2;
wire   [0:0] xor_ln340_32_fu_1580_p2;
wire   [0:0] or_ln340_1_fu_1574_p2;
wire   [0:0] or_ln340_33_fu_1586_p2;
wire   [13:0] select_ln340_32_fu_1592_p3;
wire   [13:0] top_buf_1_V_2_fu_1600_p3;
wire   [13:0] shl_ln728_31_fu_1620_p3;
wire   [15:0] zext_ln728_2_fu_1627_p1;
wire  signed [15:0] sext_ln727_2_fu_1616_p1;
wire   [15:0] add_ln1192_35_fu_1631_p2;
wire   [13:0] top_buf_2_V_1_fu_1645_p2;
wire   [1:0] tmp_6_fu_1659_p4;
wire   [0:0] tmp_169_fu_1651_p3;
wire   [0:0] icmp_ln785_2_fu_1669_p2;
wire   [0:0] tmp_168_fu_1637_p3;
wire   [0:0] or_ln785_2_fu_1675_p2;
wire   [0:0] xor_ln785_2_fu_1681_p2;
wire   [0:0] icmp_ln786_2_fu_1699_p2;
wire   [0:0] xor_ln786_2_fu_1693_p2;
wire   [0:0] or_ln786_2_fu_1705_p2;
wire   [0:0] and_ln786_34_fu_1711_p2;
wire   [0:0] and_ln785_2_fu_1687_p2;
wire   [0:0] xor_ln340_33_fu_1723_p2;
wire   [0:0] or_ln340_2_fu_1717_p2;
wire   [0:0] or_ln340_34_fu_1729_p2;
wire   [13:0] select_ln340_33_fu_1735_p3;
wire   [13:0] top_buf_2_V_2_fu_1743_p3;
wire   [13:0] shl_ln728_32_fu_1763_p3;
wire   [15:0] zext_ln728_3_fu_1770_p1;
wire  signed [15:0] sext_ln727_3_fu_1759_p1;
wire   [15:0] add_ln1192_36_fu_1774_p2;
wire   [13:0] top_buf_3_V_1_fu_1788_p2;
wire   [1:0] tmp_7_fu_1802_p4;
wire   [0:0] tmp_171_fu_1794_p3;
wire   [0:0] icmp_ln785_3_fu_1812_p2;
wire   [0:0] tmp_170_fu_1780_p3;
wire   [0:0] or_ln785_3_fu_1818_p2;
wire   [0:0] xor_ln785_3_fu_1824_p2;
wire   [0:0] icmp_ln786_3_fu_1842_p2;
wire   [0:0] xor_ln786_3_fu_1836_p2;
wire   [0:0] or_ln786_3_fu_1848_p2;
wire   [0:0] and_ln786_35_fu_1854_p2;
wire   [0:0] and_ln785_3_fu_1830_p2;
wire   [0:0] xor_ln340_34_fu_1866_p2;
wire   [0:0] or_ln340_3_fu_1860_p2;
wire   [0:0] or_ln340_35_fu_1872_p2;
wire   [13:0] select_ln340_34_fu_1878_p3;
wire   [13:0] top_buf_3_V_2_fu_1886_p3;
wire   [13:0] shl_ln728_33_fu_1906_p3;
wire   [15:0] zext_ln728_4_fu_1913_p1;
wire  signed [15:0] sext_ln727_4_fu_1902_p1;
wire   [15:0] add_ln1192_37_fu_1917_p2;
wire   [13:0] top_buf_4_V_1_fu_1931_p2;
wire   [1:0] tmp_8_fu_1945_p4;
wire   [0:0] tmp_173_fu_1937_p3;
wire   [0:0] icmp_ln785_4_fu_1955_p2;
wire   [0:0] tmp_172_fu_1923_p3;
wire   [0:0] or_ln785_4_fu_1961_p2;
wire   [0:0] xor_ln785_4_fu_1967_p2;
wire   [0:0] icmp_ln786_4_fu_1985_p2;
wire   [0:0] xor_ln786_4_fu_1979_p2;
wire   [0:0] or_ln786_4_fu_1991_p2;
wire   [0:0] and_ln786_36_fu_1997_p2;
wire   [0:0] and_ln785_4_fu_1973_p2;
wire   [0:0] xor_ln340_35_fu_2009_p2;
wire   [0:0] or_ln340_4_fu_2003_p2;
wire   [0:0] or_ln340_36_fu_2015_p2;
wire   [13:0] select_ln340_35_fu_2021_p3;
wire   [13:0] top_buf_4_V_2_fu_2029_p3;
wire   [13:0] shl_ln728_34_fu_2049_p3;
wire   [15:0] zext_ln728_5_fu_2056_p1;
wire  signed [15:0] sext_ln727_5_fu_2045_p1;
wire   [15:0] add_ln1192_38_fu_2060_p2;
wire   [13:0] top_buf_5_V_1_fu_2074_p2;
wire   [1:0] tmp_9_fu_2088_p4;
wire   [0:0] tmp_175_fu_2080_p3;
wire   [0:0] icmp_ln785_5_fu_2098_p2;
wire   [0:0] tmp_174_fu_2066_p3;
wire   [0:0] or_ln785_5_fu_2104_p2;
wire   [0:0] xor_ln785_5_fu_2110_p2;
wire   [0:0] icmp_ln786_5_fu_2128_p2;
wire   [0:0] xor_ln786_5_fu_2122_p2;
wire   [0:0] or_ln786_5_fu_2134_p2;
wire   [0:0] and_ln786_37_fu_2140_p2;
wire   [0:0] and_ln785_5_fu_2116_p2;
wire   [0:0] xor_ln340_36_fu_2152_p2;
wire   [0:0] or_ln340_5_fu_2146_p2;
wire   [0:0] or_ln340_37_fu_2158_p2;
wire   [13:0] select_ln340_36_fu_2164_p3;
wire   [13:0] top_buf_5_V_2_fu_2172_p3;
wire   [13:0] shl_ln728_35_fu_2192_p3;
wire   [15:0] zext_ln728_6_fu_2199_p1;
wire  signed [15:0] sext_ln727_6_fu_2188_p1;
wire   [15:0] add_ln1192_39_fu_2203_p2;
wire   [13:0] top_buf_6_V_1_fu_2217_p2;
wire   [1:0] tmp_s_fu_2231_p4;
wire   [0:0] tmp_177_fu_2223_p3;
wire   [0:0] icmp_ln785_6_fu_2241_p2;
wire   [0:0] tmp_176_fu_2209_p3;
wire   [0:0] or_ln785_6_fu_2247_p2;
wire   [0:0] xor_ln785_6_fu_2253_p2;
wire   [0:0] icmp_ln786_6_fu_2271_p2;
wire   [0:0] xor_ln786_6_fu_2265_p2;
wire   [0:0] or_ln786_6_fu_2277_p2;
wire   [0:0] and_ln786_38_fu_2283_p2;
wire   [0:0] and_ln785_6_fu_2259_p2;
wire   [0:0] xor_ln340_37_fu_2295_p2;
wire   [0:0] or_ln340_6_fu_2289_p2;
wire   [0:0] or_ln340_38_fu_2301_p2;
wire   [13:0] select_ln340_37_fu_2307_p3;
wire   [13:0] top_buf_6_V_2_fu_2315_p3;
wire   [13:0] shl_ln728_36_fu_2335_p3;
wire   [15:0] zext_ln728_7_fu_2342_p1;
wire  signed [15:0] sext_ln727_7_fu_2331_p1;
wire   [15:0] add_ln1192_40_fu_2346_p2;
wire   [13:0] top_buf_7_V_1_fu_2360_p2;
wire   [1:0] tmp_1_fu_2374_p4;
wire   [0:0] tmp_179_fu_2366_p3;
wire   [0:0] icmp_ln785_7_fu_2384_p2;
wire   [0:0] tmp_178_fu_2352_p3;
wire   [0:0] or_ln785_7_fu_2390_p2;
wire   [0:0] xor_ln785_7_fu_2396_p2;
wire   [0:0] icmp_ln786_7_fu_2414_p2;
wire   [0:0] xor_ln786_7_fu_2408_p2;
wire   [0:0] or_ln786_7_fu_2420_p2;
wire   [0:0] and_ln786_39_fu_2426_p2;
wire   [0:0] and_ln785_7_fu_2402_p2;
wire   [0:0] xor_ln340_38_fu_2438_p2;
wire   [0:0] or_ln340_7_fu_2432_p2;
wire   [0:0] or_ln340_39_fu_2444_p2;
wire   [13:0] select_ln340_38_fu_2450_p3;
wire   [13:0] top_buf_7_V_2_fu_2458_p3;
wire   [7:0] grp_fu_2474_p0;
wire   [4:0] grp_fu_2474_p1;
wire   [7:0] grp_fu_2483_p0;
wire   [3:0] grp_fu_2483_p2;
wire    ap_CS_fsm_state11;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [11:0] grp_fu_2474_p00;
wire   [11:0] grp_fu_2474_p10;
wire   [14:0] grp_fu_2483_p20;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
end

compute_engine_64 grp_compute_engine_64_fu_993(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .b_V(bot1_WB_V_reg_2568),
    .w_V(weight_buf_1x1_V_0_0_1_reg_2580),
    .ap_return(grp_compute_engine_64_fu_993_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_999(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .b_V(bot1_WB_V_reg_2568),
    .w_V(weight_buf_1x1_V_0_1_1_reg_2585),
    .ap_return(grp_compute_engine_64_fu_999_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_1005(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .b_V(bot1_WB_V_reg_2568),
    .w_V(weight_buf_1x1_V_0_2_1_reg_2590),
    .ap_return(grp_compute_engine_64_fu_1005_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_1011(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .b_V(bot1_WB_V_reg_2568),
    .w_V(weight_buf_1x1_V_0_3_1_reg_2595),
    .ap_return(grp_compute_engine_64_fu_1011_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_1017(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .b_V(bot1_WB_V_reg_2568),
    .w_V(weight_buf_1x1_V_0_4_1_reg_2600),
    .ap_return(grp_compute_engine_64_fu_1017_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_1023(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .b_V(bot1_WB_V_reg_2568),
    .w_V(weight_buf_1x1_V_0_5_1_reg_2605),
    .ap_return(grp_compute_engine_64_fu_1023_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_1029(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .b_V(bot1_WB_V_reg_2568),
    .w_V(weight_buf_1x1_V_0_6_1_reg_2610),
    .ap_return(grp_compute_engine_64_fu_1029_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_1035(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .b_V(bot1_WB_V_reg_2568),
    .w_V(weight_buf_1x1_V_0_7_1_reg_2615),
    .ap_return(grp_compute_engine_64_fu_1035_ap_return)
);

FracNet_mac_muladpcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 12 ))
FracNet_mac_muladpcA_U733(
    .din0(grp_fu_2474_p0),
    .din1(grp_fu_2474_p1),
    .din2(sub_ln211_1_fu_1091_p2),
    .dout(grp_fu_2474_p3)
);

FracNet_mac_muladqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 15 ))
FracNet_mac_muladqcK_U734(
    .din0(grp_fu_2483_p0),
    .din1(add_ln214_1_reg_2547),
    .din2(grp_fu_2483_p2),
    .dout(grp_fu_2483_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd3) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_0_V_reg_889 <= top_24_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd2) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_0_V_reg_889 <= top_16_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd1) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_0_V_reg_889 <= top_8_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd0) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_0_V_reg_889 <= top_0_V_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_top_buf_0_V_reg_889 <= ap_phi_reg_pp0_iter6_top_buf_0_V_reg_889;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd3) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_1_V_reg_902 <= top_25_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd2) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_1_V_reg_902 <= top_17_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd1) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_1_V_reg_902 <= top_9_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd0) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_1_V_reg_902 <= top_1_V_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_top_buf_1_V_reg_902 <= ap_phi_reg_pp0_iter6_top_buf_1_V_reg_902;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd3) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_2_V_reg_915 <= top_26_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd2) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_2_V_reg_915 <= top_18_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd1) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_2_V_reg_915 <= top_10_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd0) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_2_V_reg_915 <= top_2_V_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_top_buf_2_V_reg_915 <= ap_phi_reg_pp0_iter6_top_buf_2_V_reg_915;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd3) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_3_V_reg_928 <= top_27_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd2) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_3_V_reg_928 <= top_19_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd1) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_3_V_reg_928 <= top_11_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd0) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_3_V_reg_928 <= top_3_V_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_top_buf_3_V_reg_928 <= ap_phi_reg_pp0_iter6_top_buf_3_V_reg_928;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd3) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_4_V_reg_941 <= top_28_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd2) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_4_V_reg_941 <= top_20_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd1) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_4_V_reg_941 <= top_12_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd0) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_4_V_reg_941 <= top_4_V_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_top_buf_4_V_reg_941 <= ap_phi_reg_pp0_iter6_top_buf_4_V_reg_941;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd3) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_5_V_reg_954 <= top_29_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd2) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_5_V_reg_954 <= top_21_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd1) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_5_V_reg_954 <= top_13_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd0) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_5_V_reg_954 <= top_5_V_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_top_buf_5_V_reg_954 <= ap_phi_reg_pp0_iter6_top_buf_5_V_reg_954;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd3) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_6_V_reg_967 <= top_30_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd2) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_6_V_reg_967 <= top_22_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd1) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_6_V_reg_967 <= top_14_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd0) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_6_V_reg_967 <= top_6_V_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_top_buf_6_V_reg_967 <= ap_phi_reg_pp0_iter6_top_buf_6_V_reg_967;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd3) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_7_V_reg_980 <= top_31_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd2) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_7_V_reg_980 <= top_23_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd1) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_7_V_reg_980 <= top_15_V_q0;
        end else if (((trunc_ln213_reg_2543_pp0_iter5_reg == 2'd0) & (icmp_ln213_reg_2501_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_top_buf_7_V_reg_980 <= top_7_V_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_top_buf_7_V_reg_980 <= ap_phi_reg_pp0_iter6_top_buf_7_V_reg_980;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_reg_2501_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ch_factor_0_reg_844 <= select_ln213_1_reg_2538;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ch_factor_0_reg_844 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln213_fu_1104_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_0_reg_878 <= col_fu_1176_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        col_0_reg_878 <= 4'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln213_fu_1104_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten21_reg_833 <= add_ln213_fu_1110_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten21_reg_833 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln213_fu_1104_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_856 <= select_ln214_2_fu_1188_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_856 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln213_reg_2501 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_0_reg_867 <= select_ln214_1_reg_2521;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        row_0_reg_867 <= 4'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln213_reg_2501 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln203_reg_2552 <= add_ln203_fu_1240_p2;
        add_ln214_1_reg_2547 <= add_ln214_1_fu_1232_p2;
        trunc_ln213_reg_2543 <= trunc_ln213_fu_1225_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln203_reg_2552_pp0_iter2_reg <= add_ln203_reg_2552;
        add_ln203_reg_2552_pp0_iter3_reg <= add_ln203_reg_2552_pp0_iter2_reg;
        add_ln203_reg_2552_pp0_iter4_reg <= add_ln203_reg_2552_pp0_iter3_reg;
        icmp_ln213_reg_2501_pp0_iter2_reg <= icmp_ln213_reg_2501_pp0_iter1_reg;
        icmp_ln213_reg_2501_pp0_iter3_reg <= icmp_ln213_reg_2501_pp0_iter2_reg;
        icmp_ln213_reg_2501_pp0_iter4_reg <= icmp_ln213_reg_2501_pp0_iter3_reg;
        icmp_ln213_reg_2501_pp0_iter5_reg <= icmp_ln213_reg_2501_pp0_iter4_reg;
        op_V_assign_0_1_reg_2977 <= grp_compute_engine_64_fu_999_ap_return;
        op_V_assign_0_2_reg_2982 <= grp_compute_engine_64_fu_1005_ap_return;
        op_V_assign_0_3_reg_2987 <= grp_compute_engine_64_fu_1011_ap_return;
        op_V_assign_0_4_reg_2992 <= grp_compute_engine_64_fu_1017_ap_return;
        op_V_assign_0_5_reg_2997 <= grp_compute_engine_64_fu_1023_ap_return;
        op_V_assign_0_6_reg_3002 <= grp_compute_engine_64_fu_1029_ap_return;
        op_V_assign_0_7_reg_3007 <= grp_compute_engine_64_fu_1035_ap_return;
        op_V_assign_reg_2972 <= grp_compute_engine_64_fu_993_ap_return;
        select_ln214_reg_2515_pp0_iter2_reg <= select_ln214_reg_2515_pp0_iter1_reg;
        select_ln214_reg_2515_pp0_iter3_reg <= select_ln214_reg_2515_pp0_iter2_reg;
        select_ln214_reg_2515_pp0_iter4_reg <= select_ln214_reg_2515_pp0_iter3_reg;
        select_ln340_65_reg_3012 <= select_ln340_65_fu_1465_p3;
        select_ln340_66_reg_3020 <= select_ln340_66_fu_1608_p3;
        select_ln340_67_reg_3028 <= select_ln340_67_fu_1751_p3;
        select_ln340_68_reg_3036 <= select_ln340_68_fu_1894_p3;
        select_ln340_69_reg_3044 <= select_ln340_69_fu_2037_p3;
        select_ln340_70_reg_3052 <= select_ln340_70_fu_2180_p3;
        select_ln340_71_reg_3060 <= select_ln340_71_fu_2323_p3;
        select_ln340_72_reg_3068 <= select_ln340_72_fu_2466_p3;
        top_0_V_addr_reg_2620_pp0_iter6_reg <= top_0_V_addr_reg_2620;
        top_0_V_addr_reg_2620_pp0_iter7_reg <= top_0_V_addr_reg_2620_pp0_iter6_reg;
        top_10_V_addr_reg_2680_pp0_iter6_reg <= top_10_V_addr_reg_2680;
        top_10_V_addr_reg_2680_pp0_iter7_reg <= top_10_V_addr_reg_2680_pp0_iter6_reg;
        top_11_V_addr_reg_2686_pp0_iter6_reg <= top_11_V_addr_reg_2686;
        top_11_V_addr_reg_2686_pp0_iter7_reg <= top_11_V_addr_reg_2686_pp0_iter6_reg;
        top_12_V_addr_reg_2692_pp0_iter6_reg <= top_12_V_addr_reg_2692;
        top_12_V_addr_reg_2692_pp0_iter7_reg <= top_12_V_addr_reg_2692_pp0_iter6_reg;
        top_13_V_addr_reg_2698_pp0_iter6_reg <= top_13_V_addr_reg_2698;
        top_13_V_addr_reg_2698_pp0_iter7_reg <= top_13_V_addr_reg_2698_pp0_iter6_reg;
        top_14_V_addr_reg_2704_pp0_iter6_reg <= top_14_V_addr_reg_2704;
        top_14_V_addr_reg_2704_pp0_iter7_reg <= top_14_V_addr_reg_2704_pp0_iter6_reg;
        top_15_V_addr_reg_2710_pp0_iter6_reg <= top_15_V_addr_reg_2710;
        top_15_V_addr_reg_2710_pp0_iter7_reg <= top_15_V_addr_reg_2710_pp0_iter6_reg;
        top_16_V_addr_reg_2716_pp0_iter6_reg <= top_16_V_addr_reg_2716;
        top_16_V_addr_reg_2716_pp0_iter7_reg <= top_16_V_addr_reg_2716_pp0_iter6_reg;
        top_17_V_addr_reg_2722_pp0_iter6_reg <= top_17_V_addr_reg_2722;
        top_17_V_addr_reg_2722_pp0_iter7_reg <= top_17_V_addr_reg_2722_pp0_iter6_reg;
        top_18_V_addr_reg_2728_pp0_iter6_reg <= top_18_V_addr_reg_2728;
        top_18_V_addr_reg_2728_pp0_iter7_reg <= top_18_V_addr_reg_2728_pp0_iter6_reg;
        top_19_V_addr_reg_2734_pp0_iter6_reg <= top_19_V_addr_reg_2734;
        top_19_V_addr_reg_2734_pp0_iter7_reg <= top_19_V_addr_reg_2734_pp0_iter6_reg;
        top_1_V_addr_reg_2626_pp0_iter6_reg <= top_1_V_addr_reg_2626;
        top_1_V_addr_reg_2626_pp0_iter7_reg <= top_1_V_addr_reg_2626_pp0_iter6_reg;
        top_20_V_addr_reg_2740_pp0_iter6_reg <= top_20_V_addr_reg_2740;
        top_20_V_addr_reg_2740_pp0_iter7_reg <= top_20_V_addr_reg_2740_pp0_iter6_reg;
        top_21_V_addr_reg_2746_pp0_iter6_reg <= top_21_V_addr_reg_2746;
        top_21_V_addr_reg_2746_pp0_iter7_reg <= top_21_V_addr_reg_2746_pp0_iter6_reg;
        top_22_V_addr_reg_2752_pp0_iter6_reg <= top_22_V_addr_reg_2752;
        top_22_V_addr_reg_2752_pp0_iter7_reg <= top_22_V_addr_reg_2752_pp0_iter6_reg;
        top_23_V_addr_reg_2758_pp0_iter6_reg <= top_23_V_addr_reg_2758;
        top_23_V_addr_reg_2758_pp0_iter7_reg <= top_23_V_addr_reg_2758_pp0_iter6_reg;
        top_24_V_addr_reg_2764_pp0_iter6_reg <= top_24_V_addr_reg_2764;
        top_24_V_addr_reg_2764_pp0_iter7_reg <= top_24_V_addr_reg_2764_pp0_iter6_reg;
        top_25_V_addr_reg_2770_pp0_iter6_reg <= top_25_V_addr_reg_2770;
        top_25_V_addr_reg_2770_pp0_iter7_reg <= top_25_V_addr_reg_2770_pp0_iter6_reg;
        top_26_V_addr_reg_2776_pp0_iter6_reg <= top_26_V_addr_reg_2776;
        top_26_V_addr_reg_2776_pp0_iter7_reg <= top_26_V_addr_reg_2776_pp0_iter6_reg;
        top_27_V_addr_reg_2782_pp0_iter6_reg <= top_27_V_addr_reg_2782;
        top_27_V_addr_reg_2782_pp0_iter7_reg <= top_27_V_addr_reg_2782_pp0_iter6_reg;
        top_28_V_addr_reg_2788_pp0_iter6_reg <= top_28_V_addr_reg_2788;
        top_28_V_addr_reg_2788_pp0_iter7_reg <= top_28_V_addr_reg_2788_pp0_iter6_reg;
        top_29_V_addr_reg_2794_pp0_iter6_reg <= top_29_V_addr_reg_2794;
        top_29_V_addr_reg_2794_pp0_iter7_reg <= top_29_V_addr_reg_2794_pp0_iter6_reg;
        top_2_V_addr_reg_2632_pp0_iter6_reg <= top_2_V_addr_reg_2632;
        top_2_V_addr_reg_2632_pp0_iter7_reg <= top_2_V_addr_reg_2632_pp0_iter6_reg;
        top_30_V_addr_reg_2800_pp0_iter6_reg <= top_30_V_addr_reg_2800;
        top_30_V_addr_reg_2800_pp0_iter7_reg <= top_30_V_addr_reg_2800_pp0_iter6_reg;
        top_31_V_addr_reg_2806_pp0_iter6_reg <= top_31_V_addr_reg_2806;
        top_31_V_addr_reg_2806_pp0_iter7_reg <= top_31_V_addr_reg_2806_pp0_iter6_reg;
        top_3_V_addr_reg_2638_pp0_iter6_reg <= top_3_V_addr_reg_2638;
        top_3_V_addr_reg_2638_pp0_iter7_reg <= top_3_V_addr_reg_2638_pp0_iter6_reg;
        top_4_V_addr_reg_2644_pp0_iter6_reg <= top_4_V_addr_reg_2644;
        top_4_V_addr_reg_2644_pp0_iter7_reg <= top_4_V_addr_reg_2644_pp0_iter6_reg;
        top_5_V_addr_reg_2650_pp0_iter6_reg <= top_5_V_addr_reg_2650;
        top_5_V_addr_reg_2650_pp0_iter7_reg <= top_5_V_addr_reg_2650_pp0_iter6_reg;
        top_6_V_addr_reg_2656_pp0_iter6_reg <= top_6_V_addr_reg_2656;
        top_6_V_addr_reg_2656_pp0_iter7_reg <= top_6_V_addr_reg_2656_pp0_iter6_reg;
        top_7_V_addr_reg_2662_pp0_iter6_reg <= top_7_V_addr_reg_2662;
        top_7_V_addr_reg_2662_pp0_iter7_reg <= top_7_V_addr_reg_2662_pp0_iter6_reg;
        top_8_V_addr_reg_2668_pp0_iter6_reg <= top_8_V_addr_reg_2668;
        top_8_V_addr_reg_2668_pp0_iter7_reg <= top_8_V_addr_reg_2668_pp0_iter6_reg;
        top_9_V_addr_reg_2674_pp0_iter6_reg <= top_9_V_addr_reg_2674;
        top_9_V_addr_reg_2674_pp0_iter7_reg <= top_9_V_addr_reg_2674_pp0_iter6_reg;
        trunc_ln213_reg_2543_pp0_iter2_reg <= trunc_ln213_reg_2543;
        trunc_ln213_reg_2543_pp0_iter3_reg <= trunc_ln213_reg_2543_pp0_iter2_reg;
        trunc_ln213_reg_2543_pp0_iter4_reg <= trunc_ln213_reg_2543_pp0_iter3_reg;
        trunc_ln213_reg_2543_pp0_iter5_reg <= trunc_ln213_reg_2543_pp0_iter4_reg;
        trunc_ln213_reg_2543_pp0_iter6_reg <= trunc_ln213_reg_2543_pp0_iter5_reg;
        trunc_ln213_reg_2543_pp0_iter7_reg <= trunc_ln213_reg_2543_pp0_iter6_reg;
        weight_buf_1x1_V_0_0_1_reg_2580 <= weight_buf_1x1_V_0_0_q0;
        weight_buf_1x1_V_0_1_1_reg_2585 <= weight_buf_1x1_V_0_1_q0;
        weight_buf_1x1_V_0_2_1_reg_2590 <= weight_buf_1x1_V_0_2_q0;
        weight_buf_1x1_V_0_3_1_reg_2595 <= weight_buf_1x1_V_0_3_q0;
        weight_buf_1x1_V_0_4_1_reg_2600 <= weight_buf_1x1_V_0_4_q0;
        weight_buf_1x1_V_0_5_1_reg_2605 <= weight_buf_1x1_V_0_5_q0;
        weight_buf_1x1_V_0_6_1_reg_2610 <= weight_buf_1x1_V_0_6_q0;
        weight_buf_1x1_V_0_7_1_reg_2615 <= weight_buf_1x1_V_0_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_reg_2501_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        add_ln217_2_reg_2558 <= grp_fu_2483_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_top_buf_0_V_reg_889 <= ap_phi_reg_pp0_iter0_top_buf_0_V_reg_889;
        ap_phi_reg_pp0_iter1_top_buf_1_V_reg_902 <= ap_phi_reg_pp0_iter0_top_buf_1_V_reg_902;
        ap_phi_reg_pp0_iter1_top_buf_2_V_reg_915 <= ap_phi_reg_pp0_iter0_top_buf_2_V_reg_915;
        ap_phi_reg_pp0_iter1_top_buf_3_V_reg_928 <= ap_phi_reg_pp0_iter0_top_buf_3_V_reg_928;
        ap_phi_reg_pp0_iter1_top_buf_4_V_reg_941 <= ap_phi_reg_pp0_iter0_top_buf_4_V_reg_941;
        ap_phi_reg_pp0_iter1_top_buf_5_V_reg_954 <= ap_phi_reg_pp0_iter0_top_buf_5_V_reg_954;
        ap_phi_reg_pp0_iter1_top_buf_6_V_reg_967 <= ap_phi_reg_pp0_iter0_top_buf_6_V_reg_967;
        ap_phi_reg_pp0_iter1_top_buf_7_V_reg_980 <= ap_phi_reg_pp0_iter0_top_buf_7_V_reg_980;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_top_buf_0_V_reg_889 <= ap_phi_reg_pp0_iter1_top_buf_0_V_reg_889;
        ap_phi_reg_pp0_iter2_top_buf_1_V_reg_902 <= ap_phi_reg_pp0_iter1_top_buf_1_V_reg_902;
        ap_phi_reg_pp0_iter2_top_buf_2_V_reg_915 <= ap_phi_reg_pp0_iter1_top_buf_2_V_reg_915;
        ap_phi_reg_pp0_iter2_top_buf_3_V_reg_928 <= ap_phi_reg_pp0_iter1_top_buf_3_V_reg_928;
        ap_phi_reg_pp0_iter2_top_buf_4_V_reg_941 <= ap_phi_reg_pp0_iter1_top_buf_4_V_reg_941;
        ap_phi_reg_pp0_iter2_top_buf_5_V_reg_954 <= ap_phi_reg_pp0_iter1_top_buf_5_V_reg_954;
        ap_phi_reg_pp0_iter2_top_buf_6_V_reg_967 <= ap_phi_reg_pp0_iter1_top_buf_6_V_reg_967;
        ap_phi_reg_pp0_iter2_top_buf_7_V_reg_980 <= ap_phi_reg_pp0_iter1_top_buf_7_V_reg_980;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_top_buf_0_V_reg_889 <= ap_phi_reg_pp0_iter2_top_buf_0_V_reg_889;
        ap_phi_reg_pp0_iter3_top_buf_1_V_reg_902 <= ap_phi_reg_pp0_iter2_top_buf_1_V_reg_902;
        ap_phi_reg_pp0_iter3_top_buf_2_V_reg_915 <= ap_phi_reg_pp0_iter2_top_buf_2_V_reg_915;
        ap_phi_reg_pp0_iter3_top_buf_3_V_reg_928 <= ap_phi_reg_pp0_iter2_top_buf_3_V_reg_928;
        ap_phi_reg_pp0_iter3_top_buf_4_V_reg_941 <= ap_phi_reg_pp0_iter2_top_buf_4_V_reg_941;
        ap_phi_reg_pp0_iter3_top_buf_5_V_reg_954 <= ap_phi_reg_pp0_iter2_top_buf_5_V_reg_954;
        ap_phi_reg_pp0_iter3_top_buf_6_V_reg_967 <= ap_phi_reg_pp0_iter2_top_buf_6_V_reg_967;
        ap_phi_reg_pp0_iter3_top_buf_7_V_reg_980 <= ap_phi_reg_pp0_iter2_top_buf_7_V_reg_980;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_top_buf_0_V_reg_889 <= ap_phi_reg_pp0_iter3_top_buf_0_V_reg_889;
        ap_phi_reg_pp0_iter4_top_buf_1_V_reg_902 <= ap_phi_reg_pp0_iter3_top_buf_1_V_reg_902;
        ap_phi_reg_pp0_iter4_top_buf_2_V_reg_915 <= ap_phi_reg_pp0_iter3_top_buf_2_V_reg_915;
        ap_phi_reg_pp0_iter4_top_buf_3_V_reg_928 <= ap_phi_reg_pp0_iter3_top_buf_3_V_reg_928;
        ap_phi_reg_pp0_iter4_top_buf_4_V_reg_941 <= ap_phi_reg_pp0_iter3_top_buf_4_V_reg_941;
        ap_phi_reg_pp0_iter4_top_buf_5_V_reg_954 <= ap_phi_reg_pp0_iter3_top_buf_5_V_reg_954;
        ap_phi_reg_pp0_iter4_top_buf_6_V_reg_967 <= ap_phi_reg_pp0_iter3_top_buf_6_V_reg_967;
        ap_phi_reg_pp0_iter4_top_buf_7_V_reg_980 <= ap_phi_reg_pp0_iter3_top_buf_7_V_reg_980;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_top_buf_0_V_reg_889 <= ap_phi_reg_pp0_iter4_top_buf_0_V_reg_889;
        ap_phi_reg_pp0_iter5_top_buf_1_V_reg_902 <= ap_phi_reg_pp0_iter4_top_buf_1_V_reg_902;
        ap_phi_reg_pp0_iter5_top_buf_2_V_reg_915 <= ap_phi_reg_pp0_iter4_top_buf_2_V_reg_915;
        ap_phi_reg_pp0_iter5_top_buf_3_V_reg_928 <= ap_phi_reg_pp0_iter4_top_buf_3_V_reg_928;
        ap_phi_reg_pp0_iter5_top_buf_4_V_reg_941 <= ap_phi_reg_pp0_iter4_top_buf_4_V_reg_941;
        ap_phi_reg_pp0_iter5_top_buf_5_V_reg_954 <= ap_phi_reg_pp0_iter4_top_buf_5_V_reg_954;
        ap_phi_reg_pp0_iter5_top_buf_6_V_reg_967 <= ap_phi_reg_pp0_iter4_top_buf_6_V_reg_967;
        ap_phi_reg_pp0_iter5_top_buf_7_V_reg_980 <= ap_phi_reg_pp0_iter4_top_buf_7_V_reg_980;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_top_buf_0_V_reg_889 <= ap_phi_reg_pp0_iter5_top_buf_0_V_reg_889;
        ap_phi_reg_pp0_iter6_top_buf_1_V_reg_902 <= ap_phi_reg_pp0_iter5_top_buf_1_V_reg_902;
        ap_phi_reg_pp0_iter6_top_buf_2_V_reg_915 <= ap_phi_reg_pp0_iter5_top_buf_2_V_reg_915;
        ap_phi_reg_pp0_iter6_top_buf_3_V_reg_928 <= ap_phi_reg_pp0_iter5_top_buf_3_V_reg_928;
        ap_phi_reg_pp0_iter6_top_buf_4_V_reg_941 <= ap_phi_reg_pp0_iter5_top_buf_4_V_reg_941;
        ap_phi_reg_pp0_iter6_top_buf_5_V_reg_954 <= ap_phi_reg_pp0_iter5_top_buf_5_V_reg_954;
        ap_phi_reg_pp0_iter6_top_buf_6_V_reg_967 <= ap_phi_reg_pp0_iter5_top_buf_6_V_reg_967;
        ap_phi_reg_pp0_iter6_top_buf_7_V_reg_980 <= ap_phi_reg_pp0_iter5_top_buf_7_V_reg_980;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_reg_2501_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bot1_WB_V_reg_2568 <= bottom_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln213_reg_2501 <= icmp_ln213_fu_1104_p2;
        icmp_ln213_reg_2501_pp0_iter1_reg <= icmp_ln213_reg_2501;
        select_ln214_reg_2515_pp0_iter1_reg <= select_ln214_reg_2515;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln213_fu_1104_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln214_reg_2510 <= icmp_ln214_fu_1116_p2;
        select_ln214_reg_2515 <= select_ln214_fu_1160_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln213_reg_2501 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln213_1_reg_2538 <= select_ln213_1_fu_1202_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln213_fu_1104_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln214_1_reg_2521 <= select_ln214_1_fu_1168_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sext_ln217_1_reg_2496 <= sext_ln217_1_fu_1101_p1;
        sub_ln211_reg_2491 <= sub_ln211_fu_1057_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_reg_2501_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_0_V_addr_reg_2620 <= zext_ln203_3_fu_1294_p1;
        top_10_V_addr_reg_2680 <= zext_ln203_3_fu_1294_p1;
        top_11_V_addr_reg_2686 <= zext_ln203_3_fu_1294_p1;
        top_12_V_addr_reg_2692 <= zext_ln203_3_fu_1294_p1;
        top_13_V_addr_reg_2698 <= zext_ln203_3_fu_1294_p1;
        top_14_V_addr_reg_2704 <= zext_ln203_3_fu_1294_p1;
        top_15_V_addr_reg_2710 <= zext_ln203_3_fu_1294_p1;
        top_16_V_addr_reg_2716 <= zext_ln203_3_fu_1294_p1;
        top_17_V_addr_reg_2722 <= zext_ln203_3_fu_1294_p1;
        top_18_V_addr_reg_2728 <= zext_ln203_3_fu_1294_p1;
        top_19_V_addr_reg_2734 <= zext_ln203_3_fu_1294_p1;
        top_1_V_addr_reg_2626 <= zext_ln203_3_fu_1294_p1;
        top_20_V_addr_reg_2740 <= zext_ln203_3_fu_1294_p1;
        top_21_V_addr_reg_2746 <= zext_ln203_3_fu_1294_p1;
        top_22_V_addr_reg_2752 <= zext_ln203_3_fu_1294_p1;
        top_23_V_addr_reg_2758 <= zext_ln203_3_fu_1294_p1;
        top_24_V_addr_reg_2764 <= zext_ln203_3_fu_1294_p1;
        top_25_V_addr_reg_2770 <= zext_ln203_3_fu_1294_p1;
        top_26_V_addr_reg_2776 <= zext_ln203_3_fu_1294_p1;
        top_27_V_addr_reg_2782 <= zext_ln203_3_fu_1294_p1;
        top_28_V_addr_reg_2788 <= zext_ln203_3_fu_1294_p1;
        top_29_V_addr_reg_2794 <= zext_ln203_3_fu_1294_p1;
        top_2_V_addr_reg_2632 <= zext_ln203_3_fu_1294_p1;
        top_30_V_addr_reg_2800 <= zext_ln203_3_fu_1294_p1;
        top_31_V_addr_reg_2806 <= zext_ln203_3_fu_1294_p1;
        top_3_V_addr_reg_2638 <= zext_ln203_3_fu_1294_p1;
        top_4_V_addr_reg_2644 <= zext_ln203_3_fu_1294_p1;
        top_5_V_addr_reg_2650 <= zext_ln203_3_fu_1294_p1;
        top_6_V_addr_reg_2656 <= zext_ln203_3_fu_1294_p1;
        top_7_V_addr_reg_2662 <= zext_ln203_3_fu_1294_p1;
        top_8_V_addr_reg_2668 <= zext_ln203_3_fu_1294_p1;
        top_9_V_addr_reg_2674 <= zext_ln203_3_fu_1294_p1;
    end
end

always @ (*) begin
    if ((icmp_ln213_fu_1104_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln213_reg_2501_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_ch_factor_0_phi_fu_848_p4 = select_ln213_1_reg_2538;
    end else begin
        ap_phi_mux_ch_factor_0_phi_fu_848_p4 = ch_factor_0_reg_844;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln213_reg_2501 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_row_0_phi_fu_871_p4 = select_ln214_1_reg_2521;
    end else begin
        ap_phi_mux_row_0_phi_fu_871_p4 = row_0_reg_867;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        bottom_V_ce0 = 1'b1;
    end else begin
        bottom_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_0_V_ce0 = 1'b1;
    end else begin
        top_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_0_V_ce1 = 1'b1;
    end else begin
        top_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_0_V_we1 = 1'b1;
    end else begin
        top_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_10_V_ce0 = 1'b1;
    end else begin
        top_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_10_V_ce1 = 1'b1;
    end else begin
        top_10_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_10_V_we1 = 1'b1;
    end else begin
        top_10_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_11_V_ce0 = 1'b1;
    end else begin
        top_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_11_V_ce1 = 1'b1;
    end else begin
        top_11_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_11_V_we1 = 1'b1;
    end else begin
        top_11_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_12_V_ce0 = 1'b1;
    end else begin
        top_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_12_V_ce1 = 1'b1;
    end else begin
        top_12_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_12_V_we1 = 1'b1;
    end else begin
        top_12_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_13_V_ce0 = 1'b1;
    end else begin
        top_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_13_V_ce1 = 1'b1;
    end else begin
        top_13_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_13_V_we1 = 1'b1;
    end else begin
        top_13_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_14_V_ce0 = 1'b1;
    end else begin
        top_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_14_V_ce1 = 1'b1;
    end else begin
        top_14_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_14_V_we1 = 1'b1;
    end else begin
        top_14_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_15_V_ce0 = 1'b1;
    end else begin
        top_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_15_V_ce1 = 1'b1;
    end else begin
        top_15_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_15_V_we1 = 1'b1;
    end else begin
        top_15_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_16_V_ce0 = 1'b1;
    end else begin
        top_16_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_16_V_ce1 = 1'b1;
    end else begin
        top_16_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_16_V_we1 = 1'b1;
    end else begin
        top_16_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_17_V_ce0 = 1'b1;
    end else begin
        top_17_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_17_V_ce1 = 1'b1;
    end else begin
        top_17_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_17_V_we1 = 1'b1;
    end else begin
        top_17_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_18_V_ce0 = 1'b1;
    end else begin
        top_18_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_18_V_ce1 = 1'b1;
    end else begin
        top_18_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_18_V_we1 = 1'b1;
    end else begin
        top_18_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_19_V_ce0 = 1'b1;
    end else begin
        top_19_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_19_V_ce1 = 1'b1;
    end else begin
        top_19_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_19_V_we1 = 1'b1;
    end else begin
        top_19_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_1_V_ce0 = 1'b1;
    end else begin
        top_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_1_V_ce1 = 1'b1;
    end else begin
        top_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_1_V_we1 = 1'b1;
    end else begin
        top_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_20_V_ce0 = 1'b1;
    end else begin
        top_20_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_20_V_ce1 = 1'b1;
    end else begin
        top_20_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_20_V_we1 = 1'b1;
    end else begin
        top_20_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_21_V_ce0 = 1'b1;
    end else begin
        top_21_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_21_V_ce1 = 1'b1;
    end else begin
        top_21_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_21_V_we1 = 1'b1;
    end else begin
        top_21_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_22_V_ce0 = 1'b1;
    end else begin
        top_22_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_22_V_ce1 = 1'b1;
    end else begin
        top_22_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_22_V_we1 = 1'b1;
    end else begin
        top_22_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_23_V_ce0 = 1'b1;
    end else begin
        top_23_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_23_V_ce1 = 1'b1;
    end else begin
        top_23_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_23_V_we1 = 1'b1;
    end else begin
        top_23_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_24_V_ce0 = 1'b1;
    end else begin
        top_24_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_24_V_ce1 = 1'b1;
    end else begin
        top_24_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_24_V_we1 = 1'b1;
    end else begin
        top_24_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_25_V_ce0 = 1'b1;
    end else begin
        top_25_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_25_V_ce1 = 1'b1;
    end else begin
        top_25_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_25_V_we1 = 1'b1;
    end else begin
        top_25_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_26_V_ce0 = 1'b1;
    end else begin
        top_26_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_26_V_ce1 = 1'b1;
    end else begin
        top_26_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_26_V_we1 = 1'b1;
    end else begin
        top_26_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_27_V_ce0 = 1'b1;
    end else begin
        top_27_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_27_V_ce1 = 1'b1;
    end else begin
        top_27_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_27_V_we1 = 1'b1;
    end else begin
        top_27_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_28_V_ce0 = 1'b1;
    end else begin
        top_28_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_28_V_ce1 = 1'b1;
    end else begin
        top_28_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_28_V_we1 = 1'b1;
    end else begin
        top_28_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_29_V_ce0 = 1'b1;
    end else begin
        top_29_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_29_V_ce1 = 1'b1;
    end else begin
        top_29_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_29_V_we1 = 1'b1;
    end else begin
        top_29_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_2_V_ce0 = 1'b1;
    end else begin
        top_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_2_V_ce1 = 1'b1;
    end else begin
        top_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_2_V_we1 = 1'b1;
    end else begin
        top_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_30_V_ce0 = 1'b1;
    end else begin
        top_30_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_30_V_ce1 = 1'b1;
    end else begin
        top_30_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_30_V_we1 = 1'b1;
    end else begin
        top_30_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_31_V_ce0 = 1'b1;
    end else begin
        top_31_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_31_V_ce1 = 1'b1;
    end else begin
        top_31_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_31_V_we1 = 1'b1;
    end else begin
        top_31_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_3_V_ce0 = 1'b1;
    end else begin
        top_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_3_V_ce1 = 1'b1;
    end else begin
        top_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_3_V_we1 = 1'b1;
    end else begin
        top_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_4_V_ce0 = 1'b1;
    end else begin
        top_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_4_V_ce1 = 1'b1;
    end else begin
        top_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_4_V_we1 = 1'b1;
    end else begin
        top_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_5_V_ce0 = 1'b1;
    end else begin
        top_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_5_V_ce1 = 1'b1;
    end else begin
        top_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_5_V_we1 = 1'b1;
    end else begin
        top_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_6_V_ce0 = 1'b1;
    end else begin
        top_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_6_V_ce1 = 1'b1;
    end else begin
        top_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_6_V_we1 = 1'b1;
    end else begin
        top_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_7_V_ce0 = 1'b1;
    end else begin
        top_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_7_V_ce1 = 1'b1;
    end else begin
        top_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_7_V_we1 = 1'b1;
    end else begin
        top_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_8_V_ce0 = 1'b1;
    end else begin
        top_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_8_V_ce1 = 1'b1;
    end else begin
        top_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_8_V_we1 = 1'b1;
    end else begin
        top_8_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        top_9_V_ce0 = 1'b1;
    end else begin
        top_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_9_V_ce1 = 1'b1;
    end else begin
        top_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln213_reg_2543_pp0_iter7_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        top_9_V_we1 = 1'b1;
    end else begin
        top_9_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        weight_buf_1x1_V_0_0_ce0 = 1'b1;
    end else begin
        weight_buf_1x1_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        weight_buf_1x1_V_0_1_ce0 = 1'b1;
    end else begin
        weight_buf_1x1_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        weight_buf_1x1_V_0_2_ce0 = 1'b1;
    end else begin
        weight_buf_1x1_V_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        weight_buf_1x1_V_0_3_ce0 = 1'b1;
    end else begin
        weight_buf_1x1_V_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        weight_buf_1x1_V_0_4_ce0 = 1'b1;
    end else begin
        weight_buf_1x1_V_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        weight_buf_1x1_V_0_5_ce0 = 1'b1;
    end else begin
        weight_buf_1x1_V_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        weight_buf_1x1_V_0_6_ce0 = 1'b1;
    end else begin
        weight_buf_1x1_V_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        weight_buf_1x1_V_0_7_ce0 = 1'b1;
    end else begin
        weight_buf_1x1_V_0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln213_fu_1104_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter7 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter7 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln213_fu_1104_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_34_fu_1488_p2 = ($signed(zext_ln728_1_fu_1484_p1) + $signed(sext_ln727_1_fu_1473_p1));

assign add_ln1192_35_fu_1631_p2 = ($signed(zext_ln728_2_fu_1627_p1) + $signed(sext_ln727_2_fu_1616_p1));

assign add_ln1192_36_fu_1774_p2 = ($signed(zext_ln728_3_fu_1770_p1) + $signed(sext_ln727_3_fu_1759_p1));

assign add_ln1192_37_fu_1917_p2 = ($signed(zext_ln728_4_fu_1913_p1) + $signed(sext_ln727_4_fu_1902_p1));

assign add_ln1192_38_fu_2060_p2 = ($signed(zext_ln728_5_fu_2056_p1) + $signed(sext_ln727_5_fu_2045_p1));

assign add_ln1192_39_fu_2203_p2 = ($signed(zext_ln728_6_fu_2199_p1) + $signed(sext_ln727_6_fu_2188_p1));

assign add_ln1192_40_fu_2346_p2 = ($signed(zext_ln728_7_fu_2342_p1) + $signed(sext_ln727_7_fu_2331_p1));

assign add_ln1192_fu_1345_p2 = ($signed(zext_ln728_fu_1341_p1) + $signed(sext_ln727_fu_1330_p1));

assign add_ln203_1_fu_1279_p2 = (zext_ln203_1_fu_1275_p1 + zext_ln203_fu_1265_p1);

assign add_ln203_2_fu_1288_p2 = (zext_ln203_2_fu_1285_p1 + add_ln203_1_fu_1279_p2);

assign add_ln203_fu_1240_p2 = (zext_ln214_1_fu_1237_p1 + select_ln203_fu_1217_p3);

assign add_ln213_fu_1110_p2 = (indvar_flatten21_reg_833 + 9'd1);

assign add_ln214_1_fu_1232_p2 = (zext_ln214_fu_1229_p1 + sub_ln211_reg_2491);

assign add_ln214_2_fu_1182_p2 = (indvar_flatten_reg_856 + 6'd1);

assign add_ln217_1_fu_1255_p2 = ($signed(sext_ln217_2_fu_1252_p1) + $signed(sext_ln217_1_reg_2496));

assign and_ln213_fu_1142_p2 = (xor_ln213_fu_1130_p2 & icmp_ln215_fu_1136_p2);

assign and_ln785_1_fu_1544_p2 = (xor_ln785_1_fu_1538_p2 & or_ln785_1_fu_1532_p2);

assign and_ln785_2_fu_1687_p2 = (xor_ln785_2_fu_1681_p2 & or_ln785_2_fu_1675_p2);

assign and_ln785_3_fu_1830_p2 = (xor_ln785_3_fu_1824_p2 & or_ln785_3_fu_1818_p2);

assign and_ln785_4_fu_1973_p2 = (xor_ln785_4_fu_1967_p2 & or_ln785_4_fu_1961_p2);

assign and_ln785_5_fu_2116_p2 = (xor_ln785_5_fu_2110_p2 & or_ln785_5_fu_2104_p2);

assign and_ln785_6_fu_2259_p2 = (xor_ln785_6_fu_2253_p2 & or_ln785_6_fu_2247_p2);

assign and_ln785_7_fu_2402_p2 = (xor_ln785_7_fu_2396_p2 & or_ln785_7_fu_2390_p2);

assign and_ln785_fu_1401_p2 = (xor_ln785_fu_1395_p2 & or_ln785_fu_1389_p2);

assign and_ln786_33_fu_1568_p2 = (tmp_166_fu_1494_p3 & or_ln786_1_fu_1562_p2);

assign and_ln786_34_fu_1711_p2 = (tmp_168_fu_1637_p3 & or_ln786_2_fu_1705_p2);

assign and_ln786_35_fu_1854_p2 = (tmp_170_fu_1780_p3 & or_ln786_3_fu_1848_p2);

assign and_ln786_36_fu_1997_p2 = (tmp_172_fu_1923_p3 & or_ln786_4_fu_1991_p2);

assign and_ln786_37_fu_2140_p2 = (tmp_174_fu_2066_p3 & or_ln786_5_fu_2134_p2);

assign and_ln786_38_fu_2283_p2 = (tmp_176_fu_2209_p3 & or_ln786_6_fu_2277_p2);

assign and_ln786_39_fu_2426_p2 = (tmp_178_fu_2352_p3 & or_ln786_7_fu_2420_p2);

assign and_ln786_fu_1425_p2 = (tmp_164_fu_1351_p3 & or_ln786_fu_1419_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_top_buf_0_V_reg_889 = 'bx;

assign ap_phi_reg_pp0_iter0_top_buf_1_V_reg_902 = 'bx;

assign ap_phi_reg_pp0_iter0_top_buf_2_V_reg_915 = 'bx;

assign ap_phi_reg_pp0_iter0_top_buf_3_V_reg_928 = 'bx;

assign ap_phi_reg_pp0_iter0_top_buf_4_V_reg_941 = 'bx;

assign ap_phi_reg_pp0_iter0_top_buf_5_V_reg_954 = 'bx;

assign ap_phi_reg_pp0_iter0_top_buf_6_V_reg_967 = 'bx;

assign ap_phi_reg_pp0_iter0_top_buf_7_V_reg_980 = 'bx;

assign bottom_V_address0 = sext_ln217_fu_1260_p1;

assign ch_factor_fu_1196_p2 = (4'd1 + ap_phi_mux_ch_factor_0_phi_fu_848_p4);

assign col_fu_1176_p2 = (select_ln214_fu_1160_p3 + 4'd1);

assign grp_fu_2474_p0 = grp_fu_2474_p00;

assign grp_fu_2474_p00 = map_dim;

assign grp_fu_2474_p1 = grp_fu_2474_p10;

assign grp_fu_2474_p10 = ch_col;

assign grp_fu_2483_p0 = 15'd114;

assign grp_fu_2483_p2 = grp_fu_2483_p20;

assign grp_fu_2483_p20 = select_ln214_reg_2515_pp0_iter1_reg;

assign icmp_ln213_fu_1104_p2 = ((indvar_flatten21_reg_833 == 9'd392) ? 1'b1 : 1'b0);

assign icmp_ln214_fu_1116_p2 = ((indvar_flatten_reg_856 == 6'd49) ? 1'b1 : 1'b0);

assign icmp_ln215_fu_1136_p2 = ((col_0_reg_878 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln785_1_fu_1526_p2 = ((tmp_5_fu_1516_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_2_fu_1669_p2 = ((tmp_6_fu_1659_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_3_fu_1812_p2 = ((tmp_7_fu_1802_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_4_fu_1955_p2 = ((tmp_8_fu_1945_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_5_fu_2098_p2 = ((tmp_9_fu_2088_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_6_fu_2241_p2 = ((tmp_s_fu_2231_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_7_fu_2384_p2 = ((tmp_1_fu_2374_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_fu_1383_p2 = ((tmp_4_fu_1373_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln786_1_fu_1556_p2 = ((tmp_5_fu_1516_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_2_fu_1699_p2 = ((tmp_6_fu_1659_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_3_fu_1842_p2 = ((tmp_7_fu_1802_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_4_fu_1985_p2 = ((tmp_8_fu_1945_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_5_fu_2128_p2 = ((tmp_9_fu_2088_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_6_fu_2271_p2 = ((tmp_s_fu_2231_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_7_fu_2414_p2 = ((tmp_1_fu_2374_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_fu_1413_p2 = ((tmp_4_fu_1373_p4 != 2'd3) ? 1'b1 : 1'b0);

assign or_ln214_fu_1154_p2 = (icmp_ln214_fu_1116_p2 | and_ln213_fu_1142_p2);

assign or_ln340_1_fu_1574_p2 = (and_ln786_33_fu_1568_p2 | and_ln785_1_fu_1544_p2);

assign or_ln340_2_fu_1717_p2 = (and_ln786_34_fu_1711_p2 | and_ln785_2_fu_1687_p2);

assign or_ln340_32_fu_1443_p2 = (xor_ln340_fu_1437_p2 | and_ln785_fu_1401_p2);

assign or_ln340_33_fu_1586_p2 = (xor_ln340_32_fu_1580_p2 | and_ln785_1_fu_1544_p2);

assign or_ln340_34_fu_1729_p2 = (xor_ln340_33_fu_1723_p2 | and_ln785_2_fu_1687_p2);

assign or_ln340_35_fu_1872_p2 = (xor_ln340_34_fu_1866_p2 | and_ln785_3_fu_1830_p2);

assign or_ln340_36_fu_2015_p2 = (xor_ln340_35_fu_2009_p2 | and_ln785_4_fu_1973_p2);

assign or_ln340_37_fu_2158_p2 = (xor_ln340_36_fu_2152_p2 | and_ln785_5_fu_2116_p2);

assign or_ln340_38_fu_2301_p2 = (xor_ln340_37_fu_2295_p2 | and_ln785_6_fu_2259_p2);

assign or_ln340_39_fu_2444_p2 = (xor_ln340_38_fu_2438_p2 | and_ln785_7_fu_2402_p2);

assign or_ln340_3_fu_1860_p2 = (and_ln786_35_fu_1854_p2 | and_ln785_3_fu_1830_p2);

assign or_ln340_4_fu_2003_p2 = (and_ln786_36_fu_1997_p2 | and_ln785_4_fu_1973_p2);

assign or_ln340_5_fu_2146_p2 = (and_ln786_37_fu_2140_p2 | and_ln785_5_fu_2116_p2);

assign or_ln340_6_fu_2289_p2 = (and_ln786_38_fu_2283_p2 | and_ln785_6_fu_2259_p2);

assign or_ln340_7_fu_2432_p2 = (and_ln786_39_fu_2426_p2 | and_ln785_7_fu_2402_p2);

assign or_ln340_fu_1431_p2 = (and_ln786_fu_1425_p2 | and_ln785_fu_1401_p2);

assign or_ln785_1_fu_1532_p2 = (tmp_167_fu_1508_p3 | icmp_ln785_1_fu_1526_p2);

assign or_ln785_2_fu_1675_p2 = (tmp_169_fu_1651_p3 | icmp_ln785_2_fu_1669_p2);

assign or_ln785_3_fu_1818_p2 = (tmp_171_fu_1794_p3 | icmp_ln785_3_fu_1812_p2);

assign or_ln785_4_fu_1961_p2 = (tmp_173_fu_1937_p3 | icmp_ln785_4_fu_1955_p2);

assign or_ln785_5_fu_2104_p2 = (tmp_175_fu_2080_p3 | icmp_ln785_5_fu_2098_p2);

assign or_ln785_6_fu_2247_p2 = (tmp_177_fu_2223_p3 | icmp_ln785_6_fu_2241_p2);

assign or_ln785_7_fu_2390_p2 = (tmp_179_fu_2366_p3 | icmp_ln785_7_fu_2384_p2);

assign or_ln785_fu_1389_p2 = (tmp_165_fu_1365_p3 | icmp_ln785_fu_1383_p2);

assign or_ln786_1_fu_1562_p2 = (xor_ln786_1_fu_1550_p2 | icmp_ln786_1_fu_1556_p2);

assign or_ln786_2_fu_1705_p2 = (xor_ln786_2_fu_1693_p2 | icmp_ln786_2_fu_1699_p2);

assign or_ln786_3_fu_1848_p2 = (xor_ln786_3_fu_1836_p2 | icmp_ln786_3_fu_1842_p2);

assign or_ln786_4_fu_1991_p2 = (xor_ln786_4_fu_1979_p2 | icmp_ln786_4_fu_1985_p2);

assign or_ln786_5_fu_2134_p2 = (xor_ln786_5_fu_2122_p2 | icmp_ln786_5_fu_2128_p2);

assign or_ln786_6_fu_2277_p2 = (xor_ln786_6_fu_2265_p2 | icmp_ln786_6_fu_2271_p2);

assign or_ln786_7_fu_2420_p2 = (xor_ln786_7_fu_2408_p2 | icmp_ln786_7_fu_2414_p2);

assign or_ln786_fu_1419_p2 = (xor_ln786_fu_1407_p2 | icmp_ln786_fu_1413_p2);

assign row_fu_1148_p2 = (4'd1 + select_ln213_fu_1122_p3);

assign select_ln203_fu_1217_p3 = ((tmp_fu_1209_p3[0:0] === 1'b1) ? 5'd9 : 5'd0);

assign select_ln213_1_fu_1202_p3 = ((icmp_ln214_reg_2510[0:0] === 1'b1) ? ch_factor_fu_1196_p2 : ap_phi_mux_ch_factor_0_phi_fu_848_p4);

assign select_ln213_fu_1122_p3 = ((icmp_ln214_fu_1116_p2[0:0] === 1'b1) ? 4'd1 : ap_phi_mux_row_0_phi_fu_871_p4);

assign select_ln214_1_fu_1168_p3 = ((and_ln213_fu_1142_p2[0:0] === 1'b1) ? row_fu_1148_p2 : select_ln213_fu_1122_p3);

assign select_ln214_2_fu_1188_p3 = ((icmp_ln214_fu_1116_p2[0:0] === 1'b1) ? 6'd1 : add_ln214_2_fu_1182_p2);

assign select_ln214_fu_1160_p3 = ((or_ln214_fu_1154_p2[0:0] === 1'b1) ? 4'd1 : col_0_reg_878);

assign select_ln340_32_fu_1592_p3 = ((or_ln340_1_fu_1574_p2[0:0] === 1'b1) ? 14'd8191 : top_buf_1_V_1_fu_1502_p2);

assign select_ln340_33_fu_1735_p3 = ((or_ln340_2_fu_1717_p2[0:0] === 1'b1) ? 14'd8191 : top_buf_2_V_1_fu_1645_p2);

assign select_ln340_34_fu_1878_p3 = ((or_ln340_3_fu_1860_p2[0:0] === 1'b1) ? 14'd8191 : top_buf_3_V_1_fu_1788_p2);

assign select_ln340_35_fu_2021_p3 = ((or_ln340_4_fu_2003_p2[0:0] === 1'b1) ? 14'd8191 : top_buf_4_V_1_fu_1931_p2);

assign select_ln340_36_fu_2164_p3 = ((or_ln340_5_fu_2146_p2[0:0] === 1'b1) ? 14'd8191 : top_buf_5_V_1_fu_2074_p2);

assign select_ln340_37_fu_2307_p3 = ((or_ln340_6_fu_2289_p2[0:0] === 1'b1) ? 14'd8191 : top_buf_6_V_1_fu_2217_p2);

assign select_ln340_38_fu_2450_p3 = ((or_ln340_7_fu_2432_p2[0:0] === 1'b1) ? 14'd8191 : top_buf_7_V_1_fu_2360_p2);

assign select_ln340_65_fu_1465_p3 = ((or_ln340_32_fu_1443_p2[0:0] === 1'b1) ? select_ln340_fu_1449_p3 : top_buf_0_V_2_fu_1457_p3);

assign select_ln340_66_fu_1608_p3 = ((or_ln340_33_fu_1586_p2[0:0] === 1'b1) ? select_ln340_32_fu_1592_p3 : top_buf_1_V_2_fu_1600_p3);

assign select_ln340_67_fu_1751_p3 = ((or_ln340_34_fu_1729_p2[0:0] === 1'b1) ? select_ln340_33_fu_1735_p3 : top_buf_2_V_2_fu_1743_p3);

assign select_ln340_68_fu_1894_p3 = ((or_ln340_35_fu_1872_p2[0:0] === 1'b1) ? select_ln340_34_fu_1878_p3 : top_buf_3_V_2_fu_1886_p3);

assign select_ln340_69_fu_2037_p3 = ((or_ln340_36_fu_2015_p2[0:0] === 1'b1) ? select_ln340_35_fu_2021_p3 : top_buf_4_V_2_fu_2029_p3);

assign select_ln340_70_fu_2180_p3 = ((or_ln340_37_fu_2158_p2[0:0] === 1'b1) ? select_ln340_36_fu_2164_p3 : top_buf_5_V_2_fu_2172_p3);

assign select_ln340_71_fu_2323_p3 = ((or_ln340_38_fu_2301_p2[0:0] === 1'b1) ? select_ln340_37_fu_2307_p3 : top_buf_6_V_2_fu_2315_p3);

assign select_ln340_72_fu_2466_p3 = ((or_ln340_39_fu_2444_p2[0:0] === 1'b1) ? select_ln340_38_fu_2450_p3 : top_buf_7_V_2_fu_2458_p3);

assign select_ln340_fu_1449_p3 = ((or_ln340_fu_1431_p2[0:0] === 1'b1) ? 14'd8191 : top_buf_0_V_1_fu_1359_p2);

assign sext_ln217_1_fu_1101_p1 = grp_fu_2474_p3;

assign sext_ln217_2_fu_1252_p1 = add_ln217_2_reg_2558;

assign sext_ln217_fu_1260_p1 = $signed(add_ln217_1_fu_1255_p2);

assign sext_ln727_1_fu_1473_p1 = ap_phi_reg_pp0_iter7_top_buf_1_V_reg_902;

assign sext_ln727_2_fu_1616_p1 = ap_phi_reg_pp0_iter7_top_buf_2_V_reg_915;

assign sext_ln727_3_fu_1759_p1 = ap_phi_reg_pp0_iter7_top_buf_3_V_reg_928;

assign sext_ln727_4_fu_1902_p1 = ap_phi_reg_pp0_iter7_top_buf_4_V_reg_941;

assign sext_ln727_5_fu_2045_p1 = ap_phi_reg_pp0_iter7_top_buf_5_V_reg_954;

assign sext_ln727_6_fu_2188_p1 = ap_phi_reg_pp0_iter7_top_buf_6_V_reg_967;

assign sext_ln727_7_fu_2331_p1 = ap_phi_reg_pp0_iter7_top_buf_7_V_reg_980;

assign sext_ln727_fu_1330_p1 = ap_phi_reg_pp0_iter7_top_buf_0_V_reg_889;

assign shl_ln211_1_fu_1075_p3 = {{trunc_ln211_fu_1071_p1}, {3'd0}};

assign shl_ln5_fu_1334_p3 = {{op_V_assign_reg_2972}, {8'd0}};

assign shl_ln728_31_fu_1620_p3 = {{op_V_assign_0_2_reg_2982}, {8'd0}};

assign shl_ln728_32_fu_1763_p3 = {{op_V_assign_0_3_reg_2987}, {8'd0}};

assign shl_ln728_33_fu_1906_p3 = {{op_V_assign_0_4_reg_2992}, {8'd0}};

assign shl_ln728_34_fu_2049_p3 = {{op_V_assign_0_5_reg_2997}, {8'd0}};

assign shl_ln728_35_fu_2192_p3 = {{op_V_assign_0_6_reg_3002}, {8'd0}};

assign shl_ln728_36_fu_2335_p3 = {{op_V_assign_0_7_reg_3007}, {8'd0}};

assign shl_ln728_s_fu_1477_p3 = {{op_V_assign_0_1_reg_2977}, {8'd0}};

assign shl_ln_fu_1041_p3 = {{tile_row}, {3'd0}};

assign sub_ln211_1_fu_1091_p2 = (zext_ln211_4_fu_1083_p1 - zext_ln211_5_fu_1087_p1);

assign sub_ln211_fu_1057_p2 = (zext_ln211_fu_1049_p1 - zext_ln211_1_fu_1053_p1);

assign tmp_163_fu_1268_p3 = {{add_ln203_reg_2552_pp0_iter4_reg}, {3'd0}};

assign tmp_164_fu_1351_p3 = add_ln1192_fu_1345_p2[32'd15];

assign tmp_165_fu_1365_p3 = top_buf_0_V_1_fu_1359_p2[32'd13];

assign tmp_166_fu_1494_p3 = add_ln1192_34_fu_1488_p2[32'd15];

assign tmp_167_fu_1508_p3 = top_buf_1_V_1_fu_1502_p2[32'd13];

assign tmp_168_fu_1637_p3 = add_ln1192_35_fu_1631_p2[32'd15];

assign tmp_169_fu_1651_p3 = top_buf_2_V_1_fu_1645_p2[32'd13];

assign tmp_170_fu_1780_p3 = add_ln1192_36_fu_1774_p2[32'd15];

assign tmp_171_fu_1794_p3 = top_buf_3_V_1_fu_1788_p2[32'd13];

assign tmp_172_fu_1923_p3 = add_ln1192_37_fu_1917_p2[32'd15];

assign tmp_173_fu_1937_p3 = top_buf_4_V_1_fu_1931_p2[32'd13];

assign tmp_174_fu_2066_p3 = add_ln1192_38_fu_2060_p2[32'd15];

assign tmp_175_fu_2080_p3 = top_buf_5_V_1_fu_2074_p2[32'd13];

assign tmp_176_fu_2209_p3 = add_ln1192_39_fu_2203_p2[32'd15];

assign tmp_177_fu_2223_p3 = top_buf_6_V_1_fu_2217_p2[32'd13];

assign tmp_178_fu_2352_p3 = add_ln1192_40_fu_2346_p2[32'd15];

assign tmp_179_fu_2366_p3 = top_buf_7_V_1_fu_2360_p2[32'd13];

assign tmp_1_fu_2374_p4 = {{add_ln1192_40_fu_2346_p2[15:14]}};

assign tmp_4_fu_1373_p4 = {{add_ln1192_fu_1345_p2[15:14]}};

assign tmp_5_fu_1516_p4 = {{add_ln1192_34_fu_1488_p2[15:14]}};

assign tmp_6_fu_1659_p4 = {{add_ln1192_35_fu_1631_p2[15:14]}};

assign tmp_7_fu_1802_p4 = {{add_ln1192_36_fu_1774_p2[15:14]}};

assign tmp_8_fu_1945_p4 = {{add_ln1192_37_fu_1917_p2[15:14]}};

assign tmp_9_fu_2088_p4 = {{add_ln1192_38_fu_2060_p2[15:14]}};

assign tmp_fu_1209_p3 = select_ln213_1_fu_1202_p3[32'd2];

assign tmp_s_fu_2231_p4 = {{add_ln1192_39_fu_2203_p2[15:14]}};

assign top_0_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_0_V_address1 = top_0_V_addr_reg_2620_pp0_iter7_reg;

assign top_0_V_d1 = select_ln340_65_reg_3012;

assign top_10_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_10_V_address1 = top_10_V_addr_reg_2680_pp0_iter7_reg;

assign top_10_V_d1 = select_ln340_67_reg_3028;

assign top_11_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_11_V_address1 = top_11_V_addr_reg_2686_pp0_iter7_reg;

assign top_11_V_d1 = select_ln340_68_reg_3036;

assign top_12_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_12_V_address1 = top_12_V_addr_reg_2692_pp0_iter7_reg;

assign top_12_V_d1 = select_ln340_69_reg_3044;

assign top_13_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_13_V_address1 = top_13_V_addr_reg_2698_pp0_iter7_reg;

assign top_13_V_d1 = select_ln340_70_reg_3052;

assign top_14_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_14_V_address1 = top_14_V_addr_reg_2704_pp0_iter7_reg;

assign top_14_V_d1 = select_ln340_71_reg_3060;

assign top_15_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_15_V_address1 = top_15_V_addr_reg_2710_pp0_iter7_reg;

assign top_15_V_d1 = select_ln340_72_reg_3068;

assign top_16_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_16_V_address1 = top_16_V_addr_reg_2716_pp0_iter7_reg;

assign top_16_V_d1 = select_ln340_65_reg_3012;

assign top_17_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_17_V_address1 = top_17_V_addr_reg_2722_pp0_iter7_reg;

assign top_17_V_d1 = select_ln340_66_reg_3020;

assign top_18_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_18_V_address1 = top_18_V_addr_reg_2728_pp0_iter7_reg;

assign top_18_V_d1 = select_ln340_67_reg_3028;

assign top_19_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_19_V_address1 = top_19_V_addr_reg_2734_pp0_iter7_reg;

assign top_19_V_d1 = select_ln340_68_reg_3036;

assign top_1_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_1_V_address1 = top_1_V_addr_reg_2626_pp0_iter7_reg;

assign top_1_V_d1 = select_ln340_66_reg_3020;

assign top_20_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_20_V_address1 = top_20_V_addr_reg_2740_pp0_iter7_reg;

assign top_20_V_d1 = select_ln340_69_reg_3044;

assign top_21_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_21_V_address1 = top_21_V_addr_reg_2746_pp0_iter7_reg;

assign top_21_V_d1 = select_ln340_70_reg_3052;

assign top_22_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_22_V_address1 = top_22_V_addr_reg_2752_pp0_iter7_reg;

assign top_22_V_d1 = select_ln340_71_reg_3060;

assign top_23_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_23_V_address1 = top_23_V_addr_reg_2758_pp0_iter7_reg;

assign top_23_V_d1 = select_ln340_72_reg_3068;

assign top_24_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_24_V_address1 = top_24_V_addr_reg_2764_pp0_iter7_reg;

assign top_24_V_d1 = select_ln340_65_reg_3012;

assign top_25_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_25_V_address1 = top_25_V_addr_reg_2770_pp0_iter7_reg;

assign top_25_V_d1 = select_ln340_66_reg_3020;

assign top_26_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_26_V_address1 = top_26_V_addr_reg_2776_pp0_iter7_reg;

assign top_26_V_d1 = select_ln340_67_reg_3028;

assign top_27_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_27_V_address1 = top_27_V_addr_reg_2782_pp0_iter7_reg;

assign top_27_V_d1 = select_ln340_68_reg_3036;

assign top_28_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_28_V_address1 = top_28_V_addr_reg_2788_pp0_iter7_reg;

assign top_28_V_d1 = select_ln340_69_reg_3044;

assign top_29_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_29_V_address1 = top_29_V_addr_reg_2794_pp0_iter7_reg;

assign top_29_V_d1 = select_ln340_70_reg_3052;

assign top_2_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_2_V_address1 = top_2_V_addr_reg_2632_pp0_iter7_reg;

assign top_2_V_d1 = select_ln340_67_reg_3028;

assign top_30_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_30_V_address1 = top_30_V_addr_reg_2800_pp0_iter7_reg;

assign top_30_V_d1 = select_ln340_71_reg_3060;

assign top_31_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_31_V_address1 = top_31_V_addr_reg_2806_pp0_iter7_reg;

assign top_31_V_d1 = select_ln340_72_reg_3068;

assign top_3_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_3_V_address1 = top_3_V_addr_reg_2638_pp0_iter7_reg;

assign top_3_V_d1 = select_ln340_68_reg_3036;

assign top_4_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_4_V_address1 = top_4_V_addr_reg_2644_pp0_iter7_reg;

assign top_4_V_d1 = select_ln340_69_reg_3044;

assign top_5_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_5_V_address1 = top_5_V_addr_reg_2650_pp0_iter7_reg;

assign top_5_V_d1 = select_ln340_70_reg_3052;

assign top_6_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_6_V_address1 = top_6_V_addr_reg_2656_pp0_iter7_reg;

assign top_6_V_d1 = select_ln340_71_reg_3060;

assign top_7_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_7_V_address1 = top_7_V_addr_reg_2662_pp0_iter7_reg;

assign top_7_V_d1 = select_ln340_72_reg_3068;

assign top_8_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_8_V_address1 = top_8_V_addr_reg_2668_pp0_iter7_reg;

assign top_8_V_d1 = select_ln340_65_reg_3012;

assign top_9_V_address0 = zext_ln203_3_fu_1294_p1;

assign top_9_V_address1 = top_9_V_addr_reg_2674_pp0_iter7_reg;

assign top_9_V_d1 = select_ln340_66_reg_3020;

assign top_buf_0_V_1_fu_1359_p2 = ($signed(shl_ln5_fu_1334_p3) + $signed(ap_phi_reg_pp0_iter7_top_buf_0_V_reg_889));

assign top_buf_0_V_2_fu_1457_p3 = ((and_ln786_fu_1425_p2[0:0] === 1'b1) ? 14'd8192 : top_buf_0_V_1_fu_1359_p2);

assign top_buf_1_V_1_fu_1502_p2 = ($signed(shl_ln728_s_fu_1477_p3) + $signed(ap_phi_reg_pp0_iter7_top_buf_1_V_reg_902));

assign top_buf_1_V_2_fu_1600_p3 = ((and_ln786_33_fu_1568_p2[0:0] === 1'b1) ? 14'd8192 : top_buf_1_V_1_fu_1502_p2);

assign top_buf_2_V_1_fu_1645_p2 = ($signed(shl_ln728_31_fu_1620_p3) + $signed(ap_phi_reg_pp0_iter7_top_buf_2_V_reg_915));

assign top_buf_2_V_2_fu_1743_p3 = ((and_ln786_34_fu_1711_p2[0:0] === 1'b1) ? 14'd8192 : top_buf_2_V_1_fu_1645_p2);

assign top_buf_3_V_1_fu_1788_p2 = ($signed(shl_ln728_32_fu_1763_p3) + $signed(ap_phi_reg_pp0_iter7_top_buf_3_V_reg_928));

assign top_buf_3_V_2_fu_1886_p3 = ((and_ln786_35_fu_1854_p2[0:0] === 1'b1) ? 14'd8192 : top_buf_3_V_1_fu_1788_p2);

assign top_buf_4_V_1_fu_1931_p2 = ($signed(shl_ln728_33_fu_1906_p3) + $signed(ap_phi_reg_pp0_iter7_top_buf_4_V_reg_941));

assign top_buf_4_V_2_fu_2029_p3 = ((and_ln786_36_fu_1997_p2[0:0] === 1'b1) ? 14'd8192 : top_buf_4_V_1_fu_1931_p2);

assign top_buf_5_V_1_fu_2074_p2 = ($signed(shl_ln728_34_fu_2049_p3) + $signed(ap_phi_reg_pp0_iter7_top_buf_5_V_reg_954));

assign top_buf_5_V_2_fu_2172_p3 = ((and_ln786_37_fu_2140_p2[0:0] === 1'b1) ? 14'd8192 : top_buf_5_V_1_fu_2074_p2);

assign top_buf_6_V_1_fu_2217_p2 = ($signed(shl_ln728_35_fu_2192_p3) + $signed(ap_phi_reg_pp0_iter7_top_buf_6_V_reg_967));

assign top_buf_6_V_2_fu_2315_p3 = ((and_ln786_38_fu_2283_p2[0:0] === 1'b1) ? 14'd8192 : top_buf_6_V_1_fu_2217_p2);

assign top_buf_7_V_1_fu_2360_p2 = ($signed(shl_ln728_36_fu_2335_p3) + $signed(ap_phi_reg_pp0_iter7_top_buf_7_V_reg_980));

assign top_buf_7_V_2_fu_2458_p3 = ((and_ln786_39_fu_2426_p2[0:0] === 1'b1) ? 14'd8192 : top_buf_7_V_1_fu_2360_p2);

assign trunc_ln211_fu_1071_p1 = tile_col[3:0];

assign trunc_ln213_fu_1225_p1 = select_ln213_1_fu_1202_p3[1:0];

assign weight_buf_1x1_V_0_0_address0 = 3'd0;

assign weight_buf_1x1_V_0_1_address0 = 3'd0;

assign weight_buf_1x1_V_0_2_address0 = 3'd0;

assign weight_buf_1x1_V_0_3_address0 = 3'd0;

assign weight_buf_1x1_V_0_4_address0 = 3'd0;

assign weight_buf_1x1_V_0_5_address0 = 3'd0;

assign weight_buf_1x1_V_0_6_address0 = 3'd0;

assign weight_buf_1x1_V_0_7_address0 = 3'd0;

assign xor_ln213_fu_1130_p2 = (icmp_ln214_fu_1116_p2 ^ 1'd1);

assign xor_ln340_32_fu_1580_p2 = (1'd1 ^ and_ln786_33_fu_1568_p2);

assign xor_ln340_33_fu_1723_p2 = (1'd1 ^ and_ln786_34_fu_1711_p2);

assign xor_ln340_34_fu_1866_p2 = (1'd1 ^ and_ln786_35_fu_1854_p2);

assign xor_ln340_35_fu_2009_p2 = (1'd1 ^ and_ln786_36_fu_1997_p2);

assign xor_ln340_36_fu_2152_p2 = (1'd1 ^ and_ln786_37_fu_2140_p2);

assign xor_ln340_37_fu_2295_p2 = (1'd1 ^ and_ln786_38_fu_2283_p2);

assign xor_ln340_38_fu_2438_p2 = (1'd1 ^ and_ln786_39_fu_2426_p2);

assign xor_ln340_fu_1437_p2 = (1'd1 ^ and_ln786_fu_1425_p2);

assign xor_ln785_1_fu_1538_p2 = (tmp_166_fu_1494_p3 ^ 1'd1);

assign xor_ln785_2_fu_1681_p2 = (tmp_168_fu_1637_p3 ^ 1'd1);

assign xor_ln785_3_fu_1824_p2 = (tmp_170_fu_1780_p3 ^ 1'd1);

assign xor_ln785_4_fu_1967_p2 = (tmp_172_fu_1923_p3 ^ 1'd1);

assign xor_ln785_5_fu_2110_p2 = (tmp_174_fu_2066_p3 ^ 1'd1);

assign xor_ln785_6_fu_2253_p2 = (tmp_176_fu_2209_p3 ^ 1'd1);

assign xor_ln785_7_fu_2396_p2 = (tmp_178_fu_2352_p3 ^ 1'd1);

assign xor_ln785_fu_1395_p2 = (tmp_164_fu_1351_p3 ^ 1'd1);

assign xor_ln786_1_fu_1550_p2 = (tmp_167_fu_1508_p3 ^ 1'd1);

assign xor_ln786_2_fu_1693_p2 = (tmp_169_fu_1651_p3 ^ 1'd1);

assign xor_ln786_3_fu_1836_p2 = (tmp_171_fu_1794_p3 ^ 1'd1);

assign xor_ln786_4_fu_1979_p2 = (tmp_173_fu_1937_p3 ^ 1'd1);

assign xor_ln786_5_fu_2122_p2 = (tmp_175_fu_2080_p3 ^ 1'd1);

assign xor_ln786_6_fu_2265_p2 = (tmp_177_fu_2223_p3 ^ 1'd1);

assign xor_ln786_7_fu_2408_p2 = (tmp_179_fu_2366_p3 ^ 1'd1);

assign xor_ln786_fu_1407_p2 = (tmp_165_fu_1365_p3 ^ 1'd1);

assign zext_ln203_1_fu_1275_p1 = tmp_163_fu_1268_p3;

assign zext_ln203_2_fu_1285_p1 = select_ln214_reg_2515_pp0_iter4_reg;

assign zext_ln203_3_fu_1294_p1 = add_ln203_2_fu_1288_p2;

assign zext_ln203_fu_1265_p1 = add_ln203_reg_2552_pp0_iter4_reg;

assign zext_ln211_1_fu_1053_p1 = tile_row;

assign zext_ln211_4_fu_1083_p1 = shl_ln211_1_fu_1075_p3;

assign zext_ln211_5_fu_1087_p1 = tile_col;

assign zext_ln211_fu_1049_p1 = shl_ln_fu_1041_p3;

assign zext_ln214_1_fu_1237_p1 = select_ln214_1_reg_2521;

assign zext_ln214_fu_1229_p1 = select_ln214_1_reg_2521;

assign zext_ln728_1_fu_1484_p1 = shl_ln728_s_fu_1477_p3;

assign zext_ln728_2_fu_1627_p1 = shl_ln728_31_fu_1620_p3;

assign zext_ln728_3_fu_1770_p1 = shl_ln728_32_fu_1763_p3;

assign zext_ln728_4_fu_1913_p1 = shl_ln728_33_fu_1906_p3;

assign zext_ln728_5_fu_2056_p1 = shl_ln728_34_fu_2049_p3;

assign zext_ln728_6_fu_2199_p1 = shl_ln728_35_fu_2192_p3;

assign zext_ln728_7_fu_2342_p1 = shl_ln728_36_fu_2335_p3;

assign zext_ln728_fu_1341_p1 = shl_ln5_fu_1334_p3;

endmodule //pgconv64_1x1_1bit
