[{"authors":["admin"],"categories":null,"content":"I am a Ph.D. student in the VLSI Information Processing (VIP) group at Cornell ECE, advised by Prof. Christoph Studer.\nOriginally from Guatemala 游섫릖, I received a bachelor\u0026rsquo;s degree in Electronics Engineering from Universidad del Valle de Guatemala in 2016. Before studying abroad, I worked as a design engineer in a building automation company, Aktiva. In the Fall of 2016, I joined the VIP group at Cornell, where I focused at first on digital VLSI design of data detectors and precoders for massive MU-MIMO wireless systems. Currently, I am working on digital VLSI design for signal processing, wireless communication, machine learning, and emerging computer architectures.\nDuring the Summer of 2016, I was an intern at Xilinx, where I worked on optimizing neural networks for their implementation on hardware. In the Fall of 2017, I was a visiting researcher at ETH Z칲rich, Switzerland, where I was exposed to state-of-the-art CAD tools used for fabricating ASICs. With the knowledge acquired during this visit, I was the lead designer of our first ASIC tape-out at the VIP group: A 28nm CMOS chip containing three accelerators for massive MU-MIMO! 游니游니游니\n","date":-62135596800,"expirydate":-62135596800,"kind":"section","lang":"en","lastmod":-62135596800,"objectID":"2525497d367e79493fd32b198b28f040","permalink":"https://ofcastaneda.github.io/authors/admin/","publishdate":"0001-01-01T00:00:00Z","relpermalink":"/authors/admin/","section":"authors","summary":"I am a Ph.D. student in the VLSI Information Processing (VIP) group at Cornell ECE, advised by Prof. Christoph Studer.\nOriginally from Guatemala 游섫릖, I received a bachelor\u0026rsquo;s degree in Electronics Engineering from Universidad del Valle de Guatemala in 2016. Before studying abroad, I worked as a design engineer in a building automation company, Aktiva. In the Fall of 2016, I joined the VIP group at Cornell, where I focused at first on digital VLSI design of data detectors and precoders for massive MU-MIMO wireless systems.","tags":null,"title":"Oscar Casta침eda","type":"authors"},{"authors":["Charles Jeon","Oscar Casta침eda","Christoph Studer"],"categories":[],"content":"","date":1567464113,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1567464113,"objectID":"b87eaf304c66d15ac1017b7d74c707ee","permalink":"https://ofcastaneda.github.io/publication/19_esscirc/","publishdate":"2019-09-02T18:41:53-04:00","relpermalink":"/publication/19_esscirc/","section":"publication","summary":"This paper presents a novel data detector ASIC for massive multiuser multiple-input multiple-output (MU-MIMO) wireless systems. The ASIC implements a modified version of the large-MIMO approximate message passing algorithm (LAMA), which achieves near-optimal error-rate performance (i) under realistic channel conditions and (ii) for systems with as many users as base-station (BS) antennas. The hardware architecture supports 32 users transmitting 256-QAM simultaneously and in the same time-frequency resource, and provides soft-input soft-output capabilities for iterative detection and decoding. The fabricated 28nm CMOS ASIC occupies 0.37mm$^2$ , achieves a throughput of 354Mb/s, consumes 151mW, and improves the SNR by more than 11dB compared to existing data detectors in systems with 32 BS antennas and 32 users for realistic channels. In addition, the ASIC achieves 4x higher throughput per area compared to a recently proposed message-passing detector.","tags":[],"title":"A 354Mb/s 0.37mm^2 151mW 32-User 256-QAM Near-MAP Soft-Input Soft-Output Massive MU-MIMO Data Detector in 28nm CMOS","type":"publication"},{"authors":["Oscar Casta침eda","Maria Bobbett","Alexandra Gallyas-Sanhueza","Christoph Studer"],"categories":[],"content":"","date":1562280113,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1562280113,"objectID":"3284dd16479ff2f085ef720e586227bf","permalink":"https://ofcastaneda.github.io/publication/19_asap/","publishdate":"2019-07-04T18:41:53-04:00","relpermalink":"/publication/19_asap/","section":"publication","summary":"Processing in memory (PIM) moves computation into memories with the goal of improving throughput and energy-efficiency compared to traditional von Neumann-based architectures. Most existing PIM architectures are either general-purpose but only support atomistic operations, or are specialized to accelerate a single task. We propose the Parallel Processor in Associative Content-addressable memory (PPAC), a novel in-memory accelerator that supports a range of matrix-vector-product (MVP)-like operations that find use in traditional and emerging applications. PPAC is, for example, able to accelerate low-precision neural networks, exact/approximate hash lookups, cryptography, and forward error correction. The fully-digital nature of PPAC enables its implementation with standard-cell-based CMOS, which facilitates automated design and portability among technology nodes. To demonstrate the efficacy of PPAC, we provide post-layout implementation results in 28nm CMOS for different array sizes. A comparison with recent digital and mixed-signal PIM accelerators reveals that PPAC is competitive in terms of throughput and energy-efficiency, while accelerating a wide range of applications and simplifying development.","tags":[],"title":"PPAC: A Versatile In-Memory Accelerator for Matrix-Vector-Product-Like Operations","type":"publication"},{"authors":["Pengzhi Huang","Oscar Casta침eda","Emre G칬n칲lta","Sa칦d Medjkouh","Olav Tirkkonen","Tom Goldstein","Christoph Studer"],"categories":[],"content":"","date":1562107313,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1562107313,"objectID":"30cdfb03839ec1a752c14563c55b2683","permalink":"https://ofcastaneda.github.io/publication/19_spawcb/","publishdate":"2019-07-02T18:41:53-04:00","relpermalink":"/publication/19_spawcb/","section":"publication","summary":"Channel charting (CC) has been proposed recently to enable logical positioning of user equipments (UEs) in the neighborhood of a multi-antenna base-station solely from channel-state information (CSI). CC relies on dimensionality reduction of high-dimensional CSI features in order to construct a channel chart that captures spatial and radio geometries so that UEs close in space are close in the channel chart. In this paper, we demonstrate that autoencoder (AE)-based CC can be augmented with side information that is obtained during the CSI acquisition process. More specifically, we propose to include pairwise representation constraints into AEs with the goal of improving the quality of the learned channel charts. We show that such representation-constrained AEs recover the global geometry of the learned channel charts, which enables CC to perform approximate positioning without global navigation satellite systems or supervised learning methods that rely on extensive and expensive measurement campaigns.","tags":[],"title":"Improving Channel Charting with Representation-Constrained Autoencoders","type":"publication"},{"authors":["Alexios Balatsoukas-Stimming","Oscar Casta침eda","Sven Jacobsson","Giuseppe Durisi","Christoph Studer"],"categories":[],"content":"","date":1562107313,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1562107313,"objectID":"f194163b028352ecd7d05487d9c82ac5","permalink":"https://ofcastaneda.github.io/publication/19_spawc/","publishdate":"2019-07-02T18:41:53-04:00","relpermalink":"/publication/19_spawc/","section":"publication","summary":"Base station (BS) architectures for massive multi- user (MU) multiple-input multiple-output (MIMO) wireless systems are equipped with hundreds of antennas to serve tens of users on the same time-frequency channel. The immense number of BS antennas incurs high system costs, power, and interconnect bandwidth. To circumvent these obstacles, sophisticated MU precoding algorithms that enable the use of 1-bit DACs have been proposed. Many of these precoders feature parameters that are, traditionally, tuned manually to optimize their performance. We propose to use deep-learning tools to automatically tune such 1-bit precoders. Specifically, we optimize the biConvex 1-bit PrecOding (C2PO) algorithm using neural networks. Compared to the original C2PO algorithm, our neural-network optimized (NNO-)C2PO achieves the same error-rate performance at 2x lower complexity. Moreover, by training NNO-C2PO for different channel models, we show that 1-bit precoding can be made robust to vastly changing propagation conditions.","tags":[],"title":"Neural-Network Optimized 1-bit Precoding for Massive MU-MIMO","type":"publication"},{"authors":["Kaipeng Li","Oscar Casta침eda","Charles Jeon","Joseph R. Cavallaro","Christoph Studer"],"categories":[],"content":"","date":1556836913,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1556836913,"objectID":"4d3356f35a0092d552cc73dbef1ca274","permalink":"https://ofcastaneda.github.io/publication/19_iscas/","publishdate":"2019-05-02T18:41:53-04:00","relpermalink":"/publication/19_iscas/","section":"publication","summary":"Massive multiuser (MU) multiple-input multiple-output (MIMO) promises significant improvements in spectral efficiency compared to small-scale MIMO. Typical massive MU-MIMO base-station (BS) designs rely on centralized linear data detectors and precoders which entail excessively high complexity, interconnect data rates, and chip input/output (I/O) bandwidth when executed on a single computing fabric. To resolve these complexity and bandwidth bottlenecks, we propose new decentralized algorithms for data detection and precoding that use coordinate descent. Our methods parallelize computations across multiple computing fabrics, while minimizing interconnect and I/O bandwidth. The proposed decentralized algorithms achieve near-optimal error-rate performance and multi-Gbps throughput at sub-1ms latency when implemented on a multi-GPU cluster with half-precision floating-point arithmetic.","tags":[],"title":"Decentralized Coordinate-Descent Data Detection and Precoding for Massive MU-MIMO","type":"publication"},{"authors":["Sven Jacobsson","Oscar Casta침eda","Charles Jeon","Giuseppe Durisi","Christoph Studer"],"categories":[],"content":"","date":1527979313,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1527979313,"objectID":"f2b0dce1433a9989ca1c0da52bf88773","permalink":"https://ofcastaneda.github.io/publication/18_ict/","publishdate":"2018-06-02T18:41:53-04:00","relpermalink":"/publication/18_ict/","section":"publication","summary":"We propose a nonlinear phase-quantized constant-envelope precoding algorithm for the massive multi-user (MU) multiple-input multiple-output (MIMO) downlink. Specifically, we adapt the squared-infinity norm Douglas-Rachford splitting (SQUID) precoder to systems that use oversampling digital-to-analog converters (DACs) at the base station (BS) and orthogonal frequency-division multiplexing (OFDM) to communicate over frequency-selective channels. We demonstrate that the proposed SQUID-OFDM precoder is able to generate transmit signals that are constrained to constant envelope, which enables the use of power-efficient analog radio-frequency circuitry at the BS. By quantizing the phase of the resulting constant-envelope signal, we obtain a finite-cardinality transmit signal that can be synthesized by low-resolution (e.g., 1-bit) DACs. We use error-rate simulations to demonstrate the superiority of SQUID-OFDM over linear-quantized precoders for massive MU-MIMO-OFDM systems.","tags":[],"title":"Nonlinear Precoding for Phase-Quantized Constant-Envelope Massive MU-MIMO-OFDM","type":"publication"},{"authors":["Oscar Casta침eda","Sven Jacobsson","Giuseppe Durisi","Tom Goldstein","Christoph Studer"],"categories":[],"content":"","date":1525300913,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1525300913,"objectID":"0979d6c19ee37d1b968022c3c2448098","permalink":"https://ofcastaneda.github.io/publication/18_iscas/","publishdate":"2018-05-02T18:41:53-04:00","relpermalink":"/publication/18_iscas/","section":"publication","summary":"Fifth-generation (5G) cellular systems will build on massive multi-user (MU) multiple-input multiple-output (MIMO) technology to attain high spectral efficiency. However, having hundreds of antennas and radio-frequency (RF) chains at the base station (BS) entails prohibitively high hardware costs and power consumption. This paper proposes a novel nonlinear precoding algorithm for the massive MU-MIMO downlink in which each RF chain contains an 8-phase (3-bit) constant-modulus transmitter, enabling the use of low-cost and power-efficient analog hardware. We present a high-throughput VLSI architecture and show implementation results on a Xilinx Virtex-7 FPGA. Compared to a recently-reported nonlinear precoder for BS designs that use two 1-bit digital-to-analog converters per RF chain, our design enables up to 3.75dB transmit power reduction at no more than a 2.7x increase in FPGA resources.","tags":[],"title":"VLSI Design of a 3-bit Constant-Modulus Precoder for Massive MU-MIMO","type":"publication"},{"authors":["Oscar Casta침eda","Sven Jacobsson","Giuseppe Durisi","Mikael Coldrey","Tom Goldstein","Christoph Studer"],"categories":[],"content":"","date":1513723313,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1513723313,"objectID":"7984cffca1da27c11533d4dfbb949503","permalink":"https://ofcastaneda.github.io/publication/17_jetcas/","publishdate":"2017-12-19T18:41:53-04:00","relpermalink":"/publication/17_jetcas/","section":"publication","summary":"Massive multi-user (MU) multiple-input multiple-output (MIMO) will be a core technology in fifth-generation (5G) wireless systems as it offers significant improvements in spectral efficiency compared to existing multi-antenna technologies. The presence of hundreds of antenna elements at the base station (BS), however, results in excessively high hardware costs and power consumption, and requires high interconnect throughput between the baseband-processing unit and the radio unit. Massive MU-MIMO that uses low-resolution analog-to-digital and digital-to-analog converters (DACs) has the potential to address all these issues. In this paper, we focus on downlink precoding for massive MU-MIMO systems with 1-bit DACs at the BS. The objective is to design precoders that simultaneously mitigate MU interference and quantization artifacts. We propose two nonlinear 1-bit precoding algorithms and corresponding very large-scale integration (VLSI) designs. Our algorithms rely on biconvex relaxation, which enables the design of efficient 1-bit precoding algorithms that achieve superior error-rate performance compared with that of linear precoding algorithms followed by quantization. To showcase the efficacy of our algorithms, we design VLSI architectures that enable efficient 1-bit precoding for massive MU-MIMO systems, in which hundreds of antennas serve tens of user equipments. We present corresponding field-programmable gate array (FPGA) reference implementations to demonstrate that 1-bit precoding enables reliable and high-rate downlink data transmission in practical systems.","tags":[],"title":"1-bit Massive MU-MIMO Precoding in VLSI","type":"publication"},{"authors":["Oscar Casta침eda","Tom Goldstein","Christoph Studer"],"categories":[],"content":"","date":1508452913,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1508452913,"objectID":"a71a7d0b2568e994df0200c1891c8ff3","permalink":"https://ofcastaneda.github.io/publication/17_tcas/","publishdate":"2017-10-19T18:41:53-04:00","relpermalink":"/publication/17_tcas/","section":"publication","summary":"Channel estimation errors have a critical impact on the reliability of wireless communication systems. While virtually all existing wireless receivers separate channel estimation from data detection, it is well known that joint channel estimation and data detection (JED) significantly outperforms conventional methods at the cost of high computational complexity. In this paper, we propose a novel JED algorithm and corresponding VLSI designs for large single-input multiple-output (SIMO) wireless systems that use constant-modulus constellations. The proposed algorithm is referred to as PRojection Onto conveX hull (PrOX) and relies on biconvex relaxation (BCR), which enables us to efficiently compute an approximate solution of the maximum-likelihood JED problem. Since BCR solves a biconvex problem via alternating optimization, we provide a theoretical convergence analysis for PrOX. We design a scalable, high- throughput VLSI architecture that uses a linear array of process- ing elements to minimize hardware complexity. We develop corresponding field-programmable gate array (FPGA) and application-specific integrated circuit (ASIC) designs, and we demonstrate that PrOX significantly outperforms the only other existing JED design in terms of throughput, hardware-efficiency, and energy-efficiency.","tags":[],"title":"VLSI Designs for Joint Channel Estimation and Data Detection in Large SIMO Wireless Systems","type":"publication"},{"authors":["Oscar Casta침eda","Tom Goldstein","Christoph Studer"],"categories":[],"content":"","date":1493764913,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1493764913,"objectID":"823369957a49df913fc75fd8519582e2","permalink":"https://ofcastaneda.github.io/publication/17_iscas/","publishdate":"2017-05-02T18:41:53-04:00","relpermalink":"/publication/17_iscas/","section":"publication","summary":"Joint channel estimation and data detection (JED) enables near-optimal error-rate performance in realistic wireless communication systems that suffer from channel estimation errors. In this paper, we propose a new JED algorithm and a corresponding FPGA design for large single-input multiple-output (SIMO) wireless systems that use constant-modulus constellations. Our algorithm, referred to as PrOX (short for PRojection Onto conveX hull), relies on biconvex relaxation (BCR) in order to efficiently compute an approximate solution of the maximum-likelihood JED problem that exhibits prohibitive complexity. PrOX is a simple and hardware-friendly algorithm that achieves near-optimal error-rate performance for a wide-range of system configurations. To demonstrate the efficacy of PrOX, we develop a scalable VLSI architecture and present reference implementation results on a Xilinx Virtex-7 FPGA. Compared to a recently-reported reference JED design, PrOX achieves 3x higher throughput, 20x better hardware-efficiency (in terms of throughput per look-up tables), and 8x improved energy-efficiency.","tags":[],"title":"FPGA Design of Low-Complexity Joint Channel Estimation and Data Detection for Large SIMO Wireless Systems","type":"publication"},{"authors":["Oscar Casta침eda","Tom Goldstein","Christoph Studer"],"categories":[],"content":"","date":1488494513,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1488494513,"objectID":"1fe7f7e7ff96d401d71e5563c24e5339","permalink":"https://ofcastaneda.github.io/publication/17_icassp/","publishdate":"2017-03-02T18:41:53-04:00","relpermalink":"/publication/17_icassp/","section":"publication","summary":"One-bit quantization at the base-station (BS) of a massive multiple-input multiple-output (MIMO) wireless system enables significant power and cost savings. While the 1-bit uplink (users communicate to BS) has gained significant attention, the downlink (BS transmits to users) is far less studied. In this paper, we propose a novel, computationally-efficient 1-bit beamforming algorithm referred to as POKEMON (short for PrOjected downlinK bEaMfOrmiNg), which-after its convolution with the MIMO channel matrix-minimizes multi-user interference (a.k.a. spatial leakage). Our algorithm builds upon the biconvex relaxation (BCR) framework, which efficiently approximates the optimal 1-bit beamforming problem that is of combinatorial nature. Our simulation results show that POKEMON significantly outperforms linear beamformers followed by 1-bit quantization in terms of error-rate performance and recent non-linear beamformers in terms of complexity.","tags":[],"title":"POKEMON: A Non-Linear Beamforming Algorithm for 1-bit Massive MIMO","type":"publication"},{"authors":["Oscar Casta침eda","Tom Goldstein","Christoph Studer"],"categories":[],"content":"","date":1478212913,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1478212913,"objectID":"bad6d5943a00342cc52ab656e61d2c11","permalink":"https://ofcastaneda.github.io/publication/16_tcas/","publishdate":"2016-11-03T18:41:53-04:00","relpermalink":"/publication/16_tcas/","section":"publication","summary":"Practical data detectors for future wireless systems with hundreds of antennas at the base station must achieve high throughput and low error rate at low complexity. Since the complexity of maximum-likelihood (ML) data detection is prohibitive for such large wireless systems, approximate methods are necessary. In this paper, we propose a novel data detection algorithm referred to as Triangular Approximate SEmidefinite Relaxation (TASER), which is suitable for two application sce- narios: (i) coherent data detection in large multi-user multiple- input multiple-output (MU-MIMO) wireless systems and (ii) joint channel estimation and data detection in large single-input multiple-output (SIMO) wireless systems. For both scenarios, we show that TASER achieves near-ML error-rate performance at low complexity by relaxing the associated ML-detection problem into a semidefinite program, which we solve approximately using a preconditioned forward-backward splitting procedure. Since the resulting problem is non-convex, we provide convergence guarantees for our algorithm. To demonstrate the efficacy of TASER in practice, we design a systolic architecture that enables our algorithm to achieve high throughput at low hardware complexity, and we develop reference field-programmable gate array (FPGA) and application-specific integrated circuit (ASIC) designs for various antenna configurations.","tags":[],"title":"Data Detection in Large Multi-Antenna Wireless Systems via Approximate Semidefinite Relaxation","type":"publication"},{"authors":["Oscar Casta침eda","Tom Goldstein","Christoph Studer"],"categories":[],"content":"","date":1462228913,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1462228913,"objectID":"dc5b7e5955d824143eebd90be0e9fb0e","permalink":"https://ofcastaneda.github.io/publication/16_iscas/","publishdate":"2016-05-02T18:41:53-04:00","relpermalink":"/publication/16_iscas/","section":"publication","summary":"We propose a novel, near-optimal data detection algorithm and a corresponding FPGA design for large multiple-input multiple-output (MIMO) wireless systems. Our algorithm, referred to as TASER (short for triangular approximate semidefinite relaxation), relaxes the maximum-likelihood (ML) detection problem to a semidefinite program and solves a non-convex approximation using a preconditioned forward-backward splitting procedure. We show that TASER achieves near-ML performance at low computational complexity, even for large-dimensional MIMO systems. We develop a systolic array that implements TASER and achieves high throughput at low hardware complexity. To demonstrate the effectiveness of our solution, we develop reference designs on a Xilinx Virtex-7 FPGA for various antenna configurations. One of our TASER designs achieves up to 98Mb/s for a 32-user system that employs QPSK, while consuming only 150k FPGA look-up tables.","tags":[],"title":"FPGA Design of Approximate Semidefinite Relaxation for Data Detection in Large MIMO Wireless Systems","type":"publication"}]