============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:45:22 am
  Module:                 UART_RX
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

         Pin                   Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock CLK)                 launch                                     0 R 
U0_edge_bit_counter
  edge_count_reg[1]/CK                                 100    +0       0 R 
  edge_count_reg[1]/Q       DFFRX1LVT          9  4.3   28   +68      68 R 
  g1347__1881/B                                               +0      68   
  g1347__1881/Y             MXI2XLLVT          1  0.5   19   +20      88 F 
  g1335__4319/A0                                              +0      88   
  g1335__4319/Y             OAI21X1LVT         1  0.5   17   +17     105 R 
  g1331__5477/C0                                              +0     105   
  g1331__5477/Y             OAI221X1LVT        1  0.3   26   +23     128 F 
  g1330/A                                                     +0     128   
  g1330/Y                   INVXLLVT           1  0.6   11   +13     141 R 
  g1327__1666/B0                                              +0     141   
  g1327__1666/Y             OAI211X1LVT        1  0.4   21   +21     162 F 
  g1326__2346/C0                                              +0     162   
  g1326__2346/Y             AOI221X1LVT        1  0.5   29   +23     184 R 
  g1323__9315/C0                                              +0     184   
  g1323__9315/Y             OAI221X1LVT        1  0.4   29   +27     212 F 
  g1322__6161/C0                                              +0     212   
  g1322__6161/Y             AOI221X1LVT        2  0.8   35   +27     239 R 
  g1319__7482/B                                               +0     239   
  g1319__7482/Y             NAND2X1LVT         4  2.0   27   +24     263 F 
  g1318/A                                                     +0     263   
  g1318/Y                   INVX1LVT           2  0.9   11   +12     275 R 
  g1310__1705/A0N                                             +0     275   
  g1310__1705/Y             OAI2BB1X1LVT       2  1.2   18   +23     298 R 
  g1302__3680/A                                               +0     298   
  g1302__3680/Y             NAND2X1LVT         1  0.5   11   +13     311 F 
  g1297__8428/B0                                              +0     311   
  g1297__8428/Y             OAI21X1LVT         1  0.5   17    +8     319 R 
  bit_count_reg[3]/D   <<<  DFFRHQX1LVT                       +0     319   
  bit_count_reg[3]/CK       setup                      100   +13     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                10000 R 
                            uncertainty                      -10    9990 R 
---------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    9658ps 
Start-point  : U0_edge_bit_counter/edge_count_reg[1]/CK
End-point    : U0_edge_bit_counter/bit_count_reg[3]/D

