 
set ::env(PROJECT_NAME) rtea
set ::env(DESIGN_TOP) rtea
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/rtea/trunk/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/rtea/trunk/rtl/rtea.vhdl
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
