---

    # 
  # 
  # ======== Result =========
  # 
  # best option name OPQ16,IVF16384,PQ16
  # nprobe: 21
  # QPS 7421.543681085666
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 7
  #         BRAM_18K: 1.0
  #         URAM: 0
  #         FF: 161189
  #         LUT: 125418
  #         DSP48E: 812
  #         
  # QPS: 7421.543681085666
  # Cycles per query: 18864
  # STAGE2_ON_CHIP: False
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 14
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 6.0
  #         URAM: 0
  #         FF: 12922.41
  #         LUT: 13899.869999999999
  #         DSP48E: 0
  #         
  # QPS: 8528.784648187633
  # Cycles per query: 16415
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 2
  # Stage 4:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 322.0
  #         URAM: 304
  #         FF: 67886
  #         LUT: 50478
  #         DSP48E: 324
  #         
  # QPS: 8147.113594040969
  # Cycles per query: 17184
  # PE_NUM_TABLE_CONSTRUCTION: 6
  # Stage 5:
  # 
  #         HBM_bank: 13.0
  #         BRAM_18K: 273.0
  #         URAM: 0.0
  #         FF: 76453.0
  #         LUT: 71127.33333333334
  #         DSP48E: 390.0
  #         
  # QPS: 7619.047619047619
  # Cycles per query: 18375
  # HBM_CHANNEL_NUM: 13
  # STAGE5_COMP_PE_NUM: 13
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 54.0
  #         URAM: 0
  #         FF: 58068.899999999994
  #         LUT: 61098.3
  #         DSP48E: 0
  #         
  # QPS: 12278.547623223994
  # Cycles per query: 11402
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 271505
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 20.0
  #         BRAM_18K: 1085.0
  #         URAM: 304.0
  #         FF: 660985.31
  #         LUT: 505856.50333333336
  #         DSP48E: 1550.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 20.0
  #         BRAM_18K: 693.0
  #         URAM: 304.0
  #         FF: 379178.31000000006
  #         LUT: 324173.50333333336
  #         DSP48E: 1546.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '1.3764880952380951%', 'DSP48E': '0.33602150537634407%', 'FF': '0.15252156754772395%', 'LUT': '0.2468795888399413%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.03720238095238095%', 'DSP48E': '13.642473118279568%', 'FF': '9.245881516152716%', 'LUT': '14.388078193832598%', 'URAM': '0.0%'}
  # Stage 3: {'BRAM_18K': '0.2232142857142857%', 'DSP48E': '0.0%', 'FF': '0.7412358893171807%', 'LUT': '1.5946069658590307%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '11.979166666666668%', 'DSP48E': '5.443548387096774%', 'FF': '3.893974853157122%', 'LUT': '5.7908865638766525%', 'URAM': '47.5%'}
  # Stage 5: {'BRAM_18K': '10.15625%', 'DSP48E': '6.552419354838709%', 'FF': '4.385382250367107%', 'LUT': '8.15979870288791%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '2.0089285714285716%', 'DSP48E': '0.0%', 'FF': '3.330861095814978%', 'LUT': '7.009257984581498%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '5.339105339105339%', 'DSP48E': '1.29366106080207%', 'FF': '0.7012531914074936%', 'LUT': '0.6638420407195319%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 0.6638420407195319%
  # Stage 2: {'BRAM_18K': '0.1443001443001443%', 'DSP48E': '52.52263906856404%', 'FF': '42.51007922895167%', 'LUT': '38.68854138613488%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 2: 38.68854138613488%
  # Stage 3: {'BRAM_18K': '0.8658008658008658%', 'DSP48E': '0.0%', 'FF': '3.4080034799458856%', 'LUT': '4.287787205639497%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 4.287787205639497%
  # Stage 4: {'BRAM_18K': '46.464646464646464%', 'DSP48E': '20.95730918499353%', 'FF': '17.9034502263592%', 'LUT': '15.571291139145229%', 'URAM': '100.0%'}
  # LUT only:
  # Stage 4: 15.571291139145229%
  # Stage 5: {'BRAM_18K': '39.39393939393939%', 'DSP48E': '25.22639068564036%', 'FF': '20.162809418080897%', 'LUT': '21.94113109244349%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 21.94113109244349%
  # Stage 6: {'BRAM_18K': '7.792207792207792%', 'DSP48E': '0.0%', 'FF': '15.314404455254834%', 'LUT': '18.84740713591737%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 18.84740713591737%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '40.36458333333333%', 'DSP48E': '26.041666666666668%', 'FF': '37.91444738895008%', 'LUT': '58.032363176089085%', 'URAM': '47.5%'}


  # Constants
  NLIST: 16384
  NPROBE: 21
  D: 128
  M: 16
  K: 256
  TOPK: 10

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: True
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: False
  PE_NUM_CENTER_DIST_COMP: 14

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 2 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 2 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 6

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 13 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 13

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U50 # Supported devices: U280, U250, U50
  FREQ: 140
