

================================================================
== Vitis HLS Report for 'ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi'
================================================================
* Date:           Wed Sep  4 19:39:30 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  1.371 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max |   Type  |
    +---------+---------+-----------+----------+-----+------+---------+
    |        4|     1923|  13.200 ns|  6.346 us|    4|  1923|       no|
    +---------+---------+-----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_col_mat2axi  |        2|     1921|         2|          1|          1|  1 ~ 1920|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      53|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      18|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      18|     116|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_2_fu_171_p2                     |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_203                  |       and|   0|  0|   2|           1|           1|
    |axi_last_V_fu_177_p2              |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln125_fu_165_p2              |      icmp|   0|  0|  11|          11|          11|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  53|          40|          31|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j                |   9|          2|   11|         22|
    |j_1_fu_84                         |   9|          2|   11|         22|
    |m_axis_video_TDATA_blk_n          |   9|          2|    1|          2|
    |p_dst_data244_blk_n               |   9|          2|    1|          2|
    |sof_2_reg_141                     |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  63|         14|   27|         54|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |axi_last_V_reg_239                |   1|   0|    1|          0|
    |icmp_ln125_reg_235                |   1|   0|    1|          0|
    |j_1_fu_84                         |  11|   0|   11|          0|
    |sof_2_reg_141                     |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  18|   0|   18|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi|  return value|
|p_dst_data244_dout            |   in|   24|     ap_fifo|                                                  p_dst_data244|       pointer|
|p_dst_data244_num_data_valid  |   in|    2|     ap_fifo|                                                  p_dst_data244|       pointer|
|p_dst_data244_fifo_cap        |   in|    2|     ap_fifo|                                                  p_dst_data244|       pointer|
|p_dst_data244_empty_n         |   in|    1|     ap_fifo|                                                  p_dst_data244|       pointer|
|p_dst_data244_read            |  out|    1|     ap_fifo|                                                  p_dst_data244|       pointer|
|m_axis_video_TREADY           |   in|    1|        axis|                                          m_axis_video_V_data_V|       pointer|
|m_axis_video_TDATA            |  out|   24|        axis|                                          m_axis_video_V_data_V|       pointer|
|sof                           |   in|    1|     ap_none|                                                            sof|        scalar|
|p_read1                       |   in|   11|     ap_none|                                                        p_read1|        scalar|
|sub                           |   in|   12|     ap_none|                                                            sub|        scalar|
|m_axis_video_TVALID           |  out|    1|        axis|                                          m_axis_video_V_dest_V|       pointer|
|m_axis_video_TDEST            |  out|    1|        axis|                                          m_axis_video_V_dest_V|       pointer|
|m_axis_video_TKEEP            |  out|    3|        axis|                                          m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB            |  out|    3|        axis|                                          m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER            |  out|    1|        axis|                                          m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST            |  out|    1|        axis|                                          m_axis_video_V_last_V|       pointer|
|m_axis_video_TID              |  out|    1|        axis|                                            m_axis_video_V_id_V|       pointer|
+------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1"   --->   Operation 5 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_video_V_dest_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_user_V, i3 %m_axis_video_V_strb_V, i3 %m_axis_video_V_keep_V, i24 %m_axis_video_V_data_V, void @empty_3, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %p_dst_data244, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub"   --->   Operation 8 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read12 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1"   --->   Operation 9 'read' 'p_read12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sof_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof"   --->   Operation 10 'read' 'sof_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %j_1"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = load i11 %j_1" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:125]   --->   Operation 13 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i11 %j" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:125]   --->   Operation 14 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.94ns)   --->   "%icmp_ln125 = icmp_eq  i11 %j, i11 %p_read12" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:125]   --->   Operation 15 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%j_2 = add i11 %j, i11 1" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:125]   --->   Operation 16 'add' 'j_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %for.body6.split, void %for.inc44.loopexit.exitStub" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:125]   --->   Operation 17 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.97ns)   --->   "%axi_last_V = icmp_eq  i12 %zext_ln125, i12 %sub_read" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:137]   --->   Operation 18 'icmp' 'axi_last_V' <Predicate = (!icmp_ln125)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln125 = store i11 %j_2, i11 %j_1" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:125]   --->   Operation 19 'store' 'store_ln125' <Predicate = (!icmp_ln125)> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln125 = br void %for.body6" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:125]   --->   Operation 20 'br' 'br_ln125' <Predicate = (!icmp_ln125)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sof_2 = phi i1 0, void %for.body6.split, i1 %sof_read, void %newFuncRoot"   --->   Operation 21 'phi' 'sof_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1920, i64 1920"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln128 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:128]   --->   Operation 23 'specpipeline' 'specpipeline_ln128' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:117]   --->   Operation 24 'specloopname' 'specloopname_ln117' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.20ns)   --->   "%tmp_V = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %p_dst_data244" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'read' 'tmp_V' <Predicate = (!icmp_ln125)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp13 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_V, i32 8, i32 15"   --->   Operation 26 'partselect' 'tmp13' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i24 %tmp_V"   --->   Operation 27 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_V, i32 16, i32 23"   --->   Operation 28 'partselect' 'tmp_s' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %tmp_s, i8 %trunc_ln674, i8 %tmp13"   --->   Operation 29 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i24 %p_Result_s, i3 7, i3 0, i1 %sof_2, i1 %axi_last_V, i1 0, i1 0"   --->   Operation 30 'write' 'write_ln304' <Predicate = (!icmp_ln125)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln125)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sof]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_dst_data244]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_1                   (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
sub_read              (read             ) [ 000]
p_read12              (read             ) [ 000]
sof_read              (read             ) [ 011]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 011]
j                     (load             ) [ 000]
zext_ln125            (zext             ) [ 000]
icmp_ln125            (icmp             ) [ 011]
j_2                   (add              ) [ 000]
br_ln125              (br               ) [ 000]
axi_last_V            (icmp             ) [ 011]
store_ln125           (store            ) [ 000]
br_ln125              (br               ) [ 011]
sof_2                 (phi              ) [ 011]
speclooptripcount_ln0 (speclooptripcount) [ 000]
specpipeline_ln128    (specpipeline     ) [ 000]
specloopname_ln117    (specloopname     ) [ 000]
tmp_V                 (read             ) [ 000]
tmp13                 (partselect       ) [ 000]
trunc_ln674           (trunc            ) [ 000]
tmp_s                 (partselect       ) [ 000]
p_Result_s            (bitconcatenate   ) [ 000]
write_ln304           (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sof">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sof"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data244">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data244"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="j_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sub_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="12" slack="0"/>
<pin id="90" dir="0" index="1" bw="12" slack="0"/>
<pin id="91" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_read12_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="11" slack="0"/>
<pin id="96" dir="0" index="1" bw="11" slack="0"/>
<pin id="97" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read12/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sof_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sof_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_V_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="24" slack="0"/>
<pin id="108" dir="0" index="1" bw="24" slack="0"/>
<pin id="109" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln304_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="24" slack="0"/>
<pin id="115" dir="0" index="2" bw="3" slack="0"/>
<pin id="116" dir="0" index="3" bw="3" slack="0"/>
<pin id="117" dir="0" index="4" bw="1" slack="0"/>
<pin id="118" dir="0" index="5" bw="1" slack="0"/>
<pin id="119" dir="0" index="6" bw="1" slack="0"/>
<pin id="120" dir="0" index="7" bw="1" slack="0"/>
<pin id="121" dir="0" index="8" bw="24" slack="0"/>
<pin id="122" dir="0" index="9" bw="1" slack="0"/>
<pin id="123" dir="0" index="10" bw="1" slack="0"/>
<pin id="124" dir="0" index="11" bw="1" slack="0"/>
<pin id="125" dir="0" index="12" bw="1" slack="1"/>
<pin id="126" dir="0" index="13" bw="1" slack="0"/>
<pin id="127" dir="0" index="14" bw="1" slack="0"/>
<pin id="128" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="sof_2_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof_2 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="sof_2_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="1" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof_2/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln0_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="11" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="j_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="0"/>
<pin id="160" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln125_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="11" slack="0"/>
<pin id="163" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln125_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="11" slack="0"/>
<pin id="167" dir="0" index="1" bw="11" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="j_2_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="11" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="axi_last_V_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="12" slack="0"/>
<pin id="179" dir="0" index="1" bw="12" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="axi_last_V/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln125_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="11" slack="0"/>
<pin id="185" dir="0" index="1" bw="11" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln125/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp13_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="24" slack="0"/>
<pin id="191" dir="0" index="2" bw="5" slack="0"/>
<pin id="192" dir="0" index="3" bw="5" slack="0"/>
<pin id="193" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp13/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln674_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="24" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_s_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="24" slack="0"/>
<pin id="205" dir="0" index="2" bw="6" slack="0"/>
<pin id="206" dir="0" index="3" bw="6" slack="0"/>
<pin id="207" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_Result_s_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="24" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="0" index="2" bw="8" slack="0"/>
<pin id="216" dir="0" index="3" bw="8" slack="0"/>
<pin id="217" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="j_1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="0"/>
<pin id="225" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="230" class="1005" name="sof_read_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof_read "/>
</bind>
</comp>

<comp id="235" class="1005" name="icmp_ln125_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln125 "/>
</bind>
</comp>

<comp id="239" class="1005" name="axi_last_V_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="38" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="42" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="62" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="129"><net_src comp="76" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="112" pin=6"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="112" pin=7"/></net>

<net id="137"><net_src comp="78" pin="0"/><net_sink comp="112" pin=9"/></net>

<net id="138"><net_src comp="80" pin="0"/><net_sink comp="112" pin=10"/></net>

<net id="139"><net_src comp="82" pin="0"/><net_sink comp="112" pin=13"/></net>

<net id="140"><net_src comp="82" pin="0"/><net_sink comp="112" pin=14"/></net>

<net id="144"><net_src comp="48" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="145" pin="4"/><net_sink comp="112" pin=11"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="158" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="158" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="94" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="158" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="161" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="88" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="171" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="64" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="106" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="66" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="68" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="201"><net_src comp="106" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="64" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="106" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="70" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="72" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="218"><net_src comp="74" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="202" pin="4"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="198" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="188" pin="4"/><net_sink comp="212" pin=3"/></net>

<net id="222"><net_src comp="212" pin="4"/><net_sink comp="112" pin=8"/></net>

<net id="226"><net_src comp="84" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="233"><net_src comp="100" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="238"><net_src comp="165" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="177" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="112" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data244 | {}
	Port: m_axis_video_V_data_V | {2 }
	Port: m_axis_video_V_keep_V | {2 }
	Port: m_axis_video_V_strb_V | {2 }
	Port: m_axis_video_V_user_V | {2 }
	Port: m_axis_video_V_last_V | {2 }
	Port: m_axis_video_V_id_V | {2 }
	Port: m_axis_video_V_dest_V | {2 }
 - Input state : 
	Port: ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi : sof | {1 }
	Port: ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi : p_read1 | {1 }
	Port: ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi : sub | {1 }
	Port: ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi : p_dst_data244 | {2 }
	Port: ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi : m_axis_video_V_data_V | {}
	Port: ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi : m_axis_video_V_keep_V | {}
	Port: ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi : m_axis_video_V_strb_V | {}
	Port: ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi : m_axis_video_V_user_V | {}
	Port: ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi : m_axis_video_V_last_V | {}
	Port: ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi : m_axis_video_V_id_V | {}
	Port: ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi : m_axis_video_V_dest_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		j : 1
		zext_ln125 : 2
		icmp_ln125 : 2
		j_2 : 2
		br_ln125 : 3
		axi_last_V : 3
		store_ln125 : 3
	State 2
		p_Result_s : 1
		write_ln304 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln125_fu_165    |    0    |    11   |
|          |     axi_last_V_fu_177    |    0    |    12   |
|----------|--------------------------|---------|---------|
|    add   |        j_2_fu_171        |    0    |    18   |
|----------|--------------------------|---------|---------|
|          |    sub_read_read_fu_88   |    0    |    0    |
|   read   |    p_read12_read_fu_94   |    0    |    0    |
|          |   sof_read_read_fu_100   |    0    |    0    |
|          |     tmp_V_read_fu_106    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln304_write_fu_112 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln125_fu_161    |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|       tmp13_fu_188       |    0    |    0    |
|          |       tmp_s_fu_202       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln674_fu_198    |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|     p_Result_s_fu_212    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    41   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|axi_last_V_reg_239|    1   |
|icmp_ln125_reg_235|    1   |
|    j_1_reg_223   |   11   |
|   sof_2_reg_141  |    1   |
| sof_read_reg_230 |    1   |
+------------------+--------+
|       Total      |   15   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   41   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   15   |    -   |
+-----------+--------+--------+
|   Total   |   15   |   41   |
+-----------+--------+--------+
