@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO111 :"c:\users\duncan\git\forthcpu\buscontroller\source\buscontroller.v":58:8:58:12|Tristate driver RESET (in view: work.busController(verilog)) on net RESET (in view: work.busController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":35:18:35:27|Tristate driver DIN_BUS (in view: work.mcu(verilog)) on net DIN_BUS (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":35:18:35:27|Tristate driver DEBUG_ADDR_1 (in view: work.mcu(verilog)) on net DEBUG_ADDR_1 (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":38:19:38:28|Tristate driver DEBUG_ADDR_2 (in view: work.mcu(verilog)) on net DEBUG_ADDR[2] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":38:19:38:28|Tristate driver DEBUG_ADDR_3 (in view: work.mcu(verilog)) on net DEBUG_ADDR[1] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":38:19:38:28|Tristate driver DEBUG_ADDR_4 (in view: work.mcu(verilog)) on net DEBUG_ADDR[0] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:13:37:21|Tristate driver DEBUG_RDN (in view: work.mcu(verilog)) on net DEBUG_RDN (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":36:13:36:21|Tristate driver DEBUG_WRN (in view: work.mcu(verilog)) on net DEBUG_WRN (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":33:19:33:25|Tristate driver PIN_LED_1 (in view: work.mcu(verilog)) on net PIN_LED[7] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":33:19:33:25|Tristate driver PIN_LED_2 (in view: work.mcu(verilog)) on net PIN_LED[6] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO106 :"c:\users\duncan\git\forthcpu\alub\source\alu.v":34:3:34:6|Found ROM arithmetic (in view: work.alu(verilog)) with 16 words by 1 bit.
@N: MO106 :"c:\users\duncan\git\forthcpu\registersequencer\source\registersequencer.v":61:1:61:4|Found ROM REGA_EN_R[3:0] (in view: work.registerSequencer(verilog)) with 10 words by 4 bits.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\register.v":14:0:14:5|Removing sequential instance debugger.opReg.DOUT[3:0] (in view: work.core(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":35:0:35:5|Removing sequential instance debugger.addrH.Q_R[7:0] (in view: work.core(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":35:0:35:5|Removing sequential instance debugger.addrL.Q_R[6:0] (in view: work.core(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Removing sequential instance instructionLatchInst.DEBUG_INSTRUCTION[7] (in view: work.core(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Found counter in view:work.core(verilog) instance debugger.addrH.Q[7:0] 
@N: MO231 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Found counter in view:work.core(verilog) instance debugger.addrL.Q[6:0] 
@N: BN362 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Removing sequential instance instructionLatchInst.DEBUG_INSTRUCTION[0] (in view: work.core(verilog)) because it does not drive other instances.
@N: MF179 :"c:\users\duncan\git\forthcpu\uart\source\receiver.v":56:14:56:49|Found 17 by 17 bit equality operator ('==') r_Clock_Count17 (in view: work.UART_RX(verilog))
@N: BN362 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Removing sequential instance coreInst.instructionLatchInst.DEBUG_INSTRUCTION[6] (in view: work.mcu(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Removing sequential instance coreInst.instructionLatchInst.DEBUG_INSTRUCTION[5] (in view: work.mcu(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Removing sequential instance coreInst.instructionLatchInst.DEBUG_INSTRUCTION[4] (in view: work.mcu(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\debugsequencer.v":19:0:19:5|Removing sequential instance coreInst.debugSequencerInst.DEBUG_ADDR_INC_EN (in view: work.mcu(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":25:0:25:5|Removing sequential instance coreInst.debugger.requestGen.modeReqReg.Q_R[0] (in view: work.mcu(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\register.v":14:0:14:5|Removing sequential instance coreInst.debugger.modeReg.DOUT[0] (in view: work.mcu(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing sequential instance coreInst.interruptStateMachineInst.STATE[2] (in view: work.mcu(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Removing sequential instance coreInst.debugger.requestGen.modeReqReg.Q_PHI0[0] (in view: work.mcu(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Removing sequential instance coreInst.debugger.requestGen.modeReqReg.Q[0] (in view: work.mcu(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Removing sequential instance coreInst.debugger.addrL.RO (in view: work.mcu(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\buscontroller\source\bussequencer.v":62:0:62:5|Removing sequential instance coreInst.busControllerInst.sequencer.ADDR_BUSX_R[2] (in view: work.mcu(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Removing sequential instance coreInst.debugger.addrL.Q[6:0] (in view: work.mcu(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Removing sequential instance coreInst.debugger.addrH.Q[7:0] (in view: work.mcu(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v":89:0:89:5|Removing sequential instance coreInst.programCounterInst.INTR0[0] (in view: work.mcu(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing sequential instance coreInst.interruptStateMachineInst.STATE[5] (in view: work.mcu(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing sequential instance coreInst.interruptStateMachineInst.STATE[8] (in view: work.mcu(verilog)) because it does not drive other instances.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Replicating instance coreInst.instructionLatchInst.INSTRUCTION[11] (in view: work.mcu(verilog)) with 25 loads 1 time to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Replicating instance coreInst.instructionLatchInst.INSTRUCTION[10] (in view: work.mcu(verilog)) with 31 loads 2 times to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Replicating instance coreInst.instructionLatchInst.GROUPX[1] (in view: work.mcu(verilog)) with 59 loads 2 times to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Replicating instance coreInst.instructionLatchInst.GROUPX[0] (in view: work.mcu(verilog)) with 57 loads 2 times to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Replicating instance coreInst.instructionLatchInst.INSTRUCTION[12] (in view: work.mcu(verilog)) with 30 loads 2 times to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Replicating instance coreInst.instructionLatchInst.INSTRUCTION[13] (in view: work.mcu(verilog)) with 22 loads 2 times to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Replicating instance coreInst.instructionLatchInst.INSTRUCTION[9] (in view: work.mcu(verilog)) with 38 loads 2 times to improve timing.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MT611 :|Automatically generated clock mcu|DEBUG_WRN_1_inferred_clock is not used and is being removed
@N: FX1056 |Writing EDF file: C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
