example-0: 
// This is an FSM 
module abro(
input clk,
input reset,
input a,
input b,
output z 
);
parameter IDLE = 0, SA = 1, SB = 2, SAB = 3;
reg [1:0] cur_state,next_state;
// Update state or reset on every clock edge.
// Output z is asserted 1 when the current state is SAB.
// Nest state generation logic:
// if input a and b both are high, state changes to SAB. 
// Otherwise, if any of the input a or b is high, state changes to SA or SB as applicable.
always @(*) begin
cur_state = next_state;
case(cur_state)
IDLE : begin if(a && b) next_state = SA; else if(a || b) next_state = SB; else next_state = IDLE; end
SA : begin if(a && b) next_state = SAB; else if(a || b) next_state = SB; else next_state = IDLE; end
SB : begin if(a && b) next_state = SAB; else if(a || b) next_state = SB; else next_state = IDLE; end
SAB : begin if(a && b) next_state = SAB; else if(a || b) next_state = SB; else next_state = IDLE
================================================================
example-1: 
// This is an FSM 
module abro(
input clk,
input reset,
input a,
input b,
output z 
);
parameter IDLE = 0, SA = 1, SB = 2, SAB = 3;
reg [1:0] cur_state,next_state;
// Update state or reset on every clock edge.
// Output z is asserted 1 when the current state is SAB.
// Nest state generation logic:
// if input a and b both are high, state changes to SAB. 
// If a or b is asserted, the state changes to SA or SB as determined by the polarity of the inputs.
always @(posedge clk or posedge reset) begin
if (reset) 
cur_state <= IDLE; 
else 
cur_state <= next_state;
end
// State machine to control z. 
always @(*) begin
case(cur_state)
IDLE: begin
z = 1'b0;
if (a==1'b1 && b==1'b1) 
next_state = SAB;
else if (a==1'b1 || b==1'b1)
next_state = SA;
else 
next_state = IDLE;
end
SA: begin
z = 1'b0;
if (a==1'b1 && b==1'b1) 
next_
================================================================
example-2: 
// This is an FSM 
module abro(
input clk,
input reset,
input a,
input b,
output z 
);
parameter IDLE = 0, SA = 1, SB = 2, SAB = 3;
reg [1:0] cur_state,next_state;
// Update state or reset on every clock edge.
// Output z is asserted 1 when the current state is SAB.
// Nest state generation logic:
// if input a and b both are high, state changes to SAB. 
// if a or b is asserted high, state changes to SB or SA.
// if state is SAB and at any time a or b is asserted high, state changes to SAB.
always @(posedge clk or posedge reset) begin
if (reset)
cur_state <= IDLE; 
else 
cur_state <= next_state;
end
// State machine:
always @(*) begin
case(cur_state)
IDLE: if (a&b) next_state = SA; else if (a|b) next_state = SB; else next_state = IDLE;
SA: if (a&b) next_state = SAB; else if (a|b) next_state = SB; else next_state = SA;
SB: if (a&b) next_state = SAB; else if (a|b) next_state =
================================================================
example-3: 
// This is an FSM 
module abro(
input clk,
input reset,
input a,
input b,
output z 
);
parameter IDLE = 0, SA = 1, SB = 2, SAB = 3;
reg [1:0] cur_state,next_state;
// Update state or reset on every clock edge.
// Output z is asserted 1 when the current state is SAB.
// Nest state generation logic:
// if input a and b both are high, state changes to SAB. 
// Otherwise, if a or b is high, state changes to SB or IDLE.
always @(*) begin
cur_state <= next_state;
end
always @(cur_state or a or b) begin
case(cur_state)
IDLE : begin
if (a && b)
next_state <= SAB;
else if (a || b)
next_state <= SB;
else
next_state <= IDLE;
end
SA : begin
if (a && b)
next_state <= SAB;
else
next_state <= SB;
end
SB : begin
if (a && b)
next_state <= SAB;
else
next_state <= SB;
end
SAB : begin
if (a && b)
next_state <= SAB;
else
next_state <= SB;
end
default :
next_state
================================================================
example-4: 
// This is an FSM 
module abro(
input clk,
input reset,
input a,
input b,
output z 
);
parameter IDLE = 0, SA = 1, SB = 2, SAB = 3;
reg [1:0] cur_state,next_state;
// Update state or reset on every clock edge.
// Output z is asserted 1 when the current state is SAB.
// Nest state generation logic:
// if input a and b both are high, state changes to SAB. 
// if input a is high and b is low, state changes to SA.
// if input a is low and b is high, state changes to SB.
always @(posedge clk or posedge reset) begin
if(reset)
	cur_state <= IDLE;
else 
	cur_state <= next_state;
end
// State machine to generate z. Assert z when cur_state is SAB.
always @(cur_state or a or b) begin
case(cur_state)
IDLE: begin
	if(a == 1 && b == 1)
	next_state <= SAB;
	else
	next_state <= IDLE;
	end
SA: begin
	if(a == 1 && b == 1)
	next_state <= SAB;
	else
	next_state <= SA;
	end
SB: begin

================================================================
