Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon May 13 11:05:32 2024
| Host         : DESKTOP-11PM7OI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_highest_timing_summary_routed.rpt -pb top_highest_timing_summary_routed.pb -rpx top_highest_timing_summary_routed.rpx -warn_on_violation
| Design       : top_highest
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (351)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (227)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (351)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: endscreen/vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: endscreen/vga/r_25MHz_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: startscreen/vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: startscreen/vga/r_25MHz_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: top_inst/bin/r_1Hz_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: top_inst/ir/clk_div_inst/clk_div_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: top_inst/ir2/nolabel_line11/clk_div_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_inst/pclk/cdr/addr_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_inst/pclk/cdr/addr_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_inst/pclk/cdr/addr_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_inst/pclk/cdr/addr_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: top_inst/vga/h_count_reg_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: top_inst/vga/h_count_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: top_inst/vga/h_count_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: top_inst/vga/h_count_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: top_inst/vga/h_count_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: top_inst/vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: top_inst/vga/r_25MHz_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: top_inst/vga/v_count_reg_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: top_inst/vga/v_count_reg_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: top_inst/vga/v_count_reg_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: top_inst/vga/v_count_reg_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: top_inst/vga/v_count_reg_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: top_inst/vga/v_count_reg_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: top_inst/vga/v_count_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: top_inst/vga/v_count_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: top_inst/vga/v_count_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: top_inst/vga/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (227)
--------------------------------------------------
 There are 227 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.157        0.000                      0                  234        0.210        0.000                      0                  234        4.500        0.000                       0                   197  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.157        0.000                      0                  234        0.210        0.000                      0                  234        4.500        0.000                       0                   197  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 top_inst/vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/rgb_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 1.076ns (17.238%)  route 5.166ns (82.762%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     5.157    top_inst/vga/clk_100MHz_IBUF_BUFG
    SLICE_X3Y40          FDCE                                         r  top_inst/vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  top_inst/vga/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          1.081     6.695    top_inst/vga/w_x[7]
    SLICE_X2Y41          LUT4 (Prop_lut4_I2_O)        0.124     6.819 r  top_inst/vga/h_count_next[9]_i_4__0/O
                         net (fo=5, routed)           0.707     7.526    top_inst/vga/h_count_next[9]_i_4__0_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.650 r  top_inst/vga/rgb_reg[11]_i_28/O
                         net (fo=2, routed)           0.435     8.085    top_inst/vga/rgb_reg[11]_i_28_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I4_O)        0.124     8.209 f  top_inst/vga/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           1.070     9.279    top_inst/vga/rgb_reg[11]_i_10_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124     9.403 r  top_inst/vga/rgb_reg[11]_i_4/O
                         net (fo=5, routed)           1.177    10.580    top_inst/vga/rgb_reg[11]_i_4_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.704 r  top_inst/vga/rgb_reg[6]_i_1/O
                         net (fo=5, routed)           0.696    11.399    top_inst/vga_n_37
    SLICE_X6Y38          FDSE                                         r  top_inst/rgb_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.514    14.855    top_inst/clk_100MHz_IBUF_BUFG
    SLICE_X6Y38          FDSE                                         r  top_inst/rgb_reg_reg[3]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X6Y38          FDSE (Setup_fdse_C_S)       -0.524    14.556    top_inst/rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                         -11.399    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 top_inst/vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/rgb_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 1.076ns (17.238%)  route 5.166ns (82.762%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     5.157    top_inst/vga/clk_100MHz_IBUF_BUFG
    SLICE_X3Y40          FDCE                                         r  top_inst/vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  top_inst/vga/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          1.081     6.695    top_inst/vga/w_x[7]
    SLICE_X2Y41          LUT4 (Prop_lut4_I2_O)        0.124     6.819 r  top_inst/vga/h_count_next[9]_i_4__0/O
                         net (fo=5, routed)           0.707     7.526    top_inst/vga/h_count_next[9]_i_4__0_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.650 r  top_inst/vga/rgb_reg[11]_i_28/O
                         net (fo=2, routed)           0.435     8.085    top_inst/vga/rgb_reg[11]_i_28_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I4_O)        0.124     8.209 f  top_inst/vga/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           1.070     9.279    top_inst/vga/rgb_reg[11]_i_10_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124     9.403 r  top_inst/vga/rgb_reg[11]_i_4/O
                         net (fo=5, routed)           1.177    10.580    top_inst/vga/rgb_reg[11]_i_4_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.704 r  top_inst/vga/rgb_reg[6]_i_1/O
                         net (fo=5, routed)           0.696    11.399    top_inst/vga_n_37
    SLICE_X6Y38          FDSE                                         r  top_inst/rgb_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.514    14.855    top_inst/clk_100MHz_IBUF_BUFG
    SLICE_X6Y38          FDSE                                         r  top_inst/rgb_reg_reg[4]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X6Y38          FDSE (Setup_fdse_C_S)       -0.524    14.556    top_inst/rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                         -11.399    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 top_inst/vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/rgb_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 1.076ns (17.157%)  route 5.195ns (82.843%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     5.157    top_inst/vga/clk_100MHz_IBUF_BUFG
    SLICE_X3Y40          FDCE                                         r  top_inst/vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  top_inst/vga/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          1.081     6.695    top_inst/vga/w_x[7]
    SLICE_X2Y41          LUT4 (Prop_lut4_I2_O)        0.124     6.819 r  top_inst/vga/h_count_next[9]_i_4__0/O
                         net (fo=5, routed)           0.707     7.526    top_inst/vga/h_count_next[9]_i_4__0_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.650 r  top_inst/vga/rgb_reg[11]_i_28/O
                         net (fo=2, routed)           0.435     8.085    top_inst/vga/rgb_reg[11]_i_28_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I4_O)        0.124     8.209 f  top_inst/vga/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           1.070     9.279    top_inst/vga/rgb_reg[11]_i_10_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124     9.403 r  top_inst/vga/rgb_reg[11]_i_4/O
                         net (fo=5, routed)           1.177    10.580    top_inst/vga/rgb_reg[11]_i_4_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.704 r  top_inst/vga/rgb_reg[6]_i_1/O
                         net (fo=5, routed)           0.725    11.429    top_inst/vga_n_37
    SLICE_X4Y38          FDSE                                         r  top_inst/rgb_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.514    14.855    top_inst/clk_100MHz_IBUF_BUFG
    SLICE_X4Y38          FDSE                                         r  top_inst/rgb_reg_reg[0]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X4Y38          FDSE (Setup_fdse_C_S)       -0.429    14.651    top_inst/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -11.429    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 top_inst/vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/rgb_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 1.076ns (17.157%)  route 5.195ns (82.843%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     5.157    top_inst/vga/clk_100MHz_IBUF_BUFG
    SLICE_X3Y40          FDCE                                         r  top_inst/vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  top_inst/vga/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          1.081     6.695    top_inst/vga/w_x[7]
    SLICE_X2Y41          LUT4 (Prop_lut4_I2_O)        0.124     6.819 r  top_inst/vga/h_count_next[9]_i_4__0/O
                         net (fo=5, routed)           0.707     7.526    top_inst/vga/h_count_next[9]_i_4__0_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.650 r  top_inst/vga/rgb_reg[11]_i_28/O
                         net (fo=2, routed)           0.435     8.085    top_inst/vga/rgb_reg[11]_i_28_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I4_O)        0.124     8.209 f  top_inst/vga/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           1.070     9.279    top_inst/vga/rgb_reg[11]_i_10_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124     9.403 r  top_inst/vga/rgb_reg[11]_i_4/O
                         net (fo=5, routed)           1.177    10.580    top_inst/vga/rgb_reg[11]_i_4_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.704 r  top_inst/vga/rgb_reg[6]_i_1/O
                         net (fo=5, routed)           0.725    11.429    top_inst/vga_n_37
    SLICE_X4Y38          FDSE                                         r  top_inst/rgb_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.514    14.855    top_inst/clk_100MHz_IBUF_BUFG
    SLICE_X4Y38          FDSE                                         r  top_inst/rgb_reg_reg[2]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X4Y38          FDSE (Setup_fdse_C_S)       -0.429    14.651    top_inst/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -11.429    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 top_inst/vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/rgb_reg_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 1.076ns (17.609%)  route 5.035ns (82.391%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     5.157    top_inst/vga/clk_100MHz_IBUF_BUFG
    SLICE_X3Y40          FDCE                                         r  top_inst/vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  top_inst/vga/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          1.081     6.695    top_inst/vga/w_x[7]
    SLICE_X2Y41          LUT4 (Prop_lut4_I2_O)        0.124     6.819 r  top_inst/vga/h_count_next[9]_i_4__0/O
                         net (fo=5, routed)           0.707     7.526    top_inst/vga/h_count_next[9]_i_4__0_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.650 r  top_inst/vga/rgb_reg[11]_i_28/O
                         net (fo=2, routed)           0.435     8.085    top_inst/vga/rgb_reg[11]_i_28_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I4_O)        0.124     8.209 f  top_inst/vga/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           1.070     9.279    top_inst/vga/rgb_reg[11]_i_10_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124     9.403 r  top_inst/vga/rgb_reg[11]_i_4/O
                         net (fo=5, routed)           1.178    10.581    top_inst/vga/rgb_reg[11]_i_4_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.124    10.705 r  top_inst/vga/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.563    11.268    top_inst/vga_n_4
    SLICE_X4Y43          FDSE                                         r  top_inst/rgb_reg_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.517    14.858    top_inst/clk_100MHz_IBUF_BUFG
    SLICE_X4Y43          FDSE                                         r  top_inst/rgb_reg_reg[10]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y43          FDSE (Setup_fdse_C_S)       -0.429    14.654    top_inst/rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -11.268    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 top_inst/vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/rgb_reg_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 1.076ns (17.609%)  route 5.035ns (82.391%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     5.157    top_inst/vga/clk_100MHz_IBUF_BUFG
    SLICE_X3Y40          FDCE                                         r  top_inst/vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  top_inst/vga/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          1.081     6.695    top_inst/vga/w_x[7]
    SLICE_X2Y41          LUT4 (Prop_lut4_I2_O)        0.124     6.819 r  top_inst/vga/h_count_next[9]_i_4__0/O
                         net (fo=5, routed)           0.707     7.526    top_inst/vga/h_count_next[9]_i_4__0_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.650 r  top_inst/vga/rgb_reg[11]_i_28/O
                         net (fo=2, routed)           0.435     8.085    top_inst/vga/rgb_reg[11]_i_28_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I4_O)        0.124     8.209 f  top_inst/vga/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           1.070     9.279    top_inst/vga/rgb_reg[11]_i_10_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124     9.403 r  top_inst/vga/rgb_reg[11]_i_4/O
                         net (fo=5, routed)           1.178    10.581    top_inst/vga/rgb_reg[11]_i_4_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.124    10.705 r  top_inst/vga/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.563    11.268    top_inst/vga_n_4
    SLICE_X4Y43          FDSE                                         r  top_inst/rgb_reg_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.517    14.858    top_inst/clk_100MHz_IBUF_BUFG
    SLICE_X4Y43          FDSE                                         r  top_inst/rgb_reg_reg[8]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y43          FDSE (Setup_fdse_C_S)       -0.429    14.654    top_inst/rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -11.268    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 top_inst/vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/rgb_reg_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 1.076ns (17.621%)  route 5.030ns (82.378%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     5.157    top_inst/vga/clk_100MHz_IBUF_BUFG
    SLICE_X3Y40          FDCE                                         r  top_inst/vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  top_inst/vga/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          1.081     6.695    top_inst/vga/w_x[7]
    SLICE_X2Y41          LUT4 (Prop_lut4_I2_O)        0.124     6.819 r  top_inst/vga/h_count_next[9]_i_4__0/O
                         net (fo=5, routed)           0.707     7.526    top_inst/vga/h_count_next[9]_i_4__0_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.650 r  top_inst/vga/rgb_reg[11]_i_28/O
                         net (fo=2, routed)           0.435     8.085    top_inst/vga/rgb_reg[11]_i_28_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I4_O)        0.124     8.209 f  top_inst/vga/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           1.070     9.279    top_inst/vga/rgb_reg[11]_i_10_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124     9.403 r  top_inst/vga/rgb_reg[11]_i_4/O
                         net (fo=5, routed)           1.178    10.581    top_inst/vga/rgb_reg[11]_i_4_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.124    10.705 r  top_inst/vga/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.559    11.263    top_inst/vga_n_4
    SLICE_X5Y43          FDSE                                         r  top_inst/rgb_reg_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.517    14.858    top_inst/clk_100MHz_IBUF_BUFG
    SLICE_X5Y43          FDSE                                         r  top_inst/rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y43          FDSE (Setup_fdse_C_S)       -0.429    14.654    top_inst/rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -11.263    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 top_inst/vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/rgb_reg_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.076ns (17.661%)  route 5.017ns (82.339%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     5.157    top_inst/vga/clk_100MHz_IBUF_BUFG
    SLICE_X3Y40          FDCE                                         r  top_inst/vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  top_inst/vga/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          1.081     6.695    top_inst/vga/w_x[7]
    SLICE_X2Y41          LUT4 (Prop_lut4_I2_O)        0.124     6.819 r  top_inst/vga/h_count_next[9]_i_4__0/O
                         net (fo=5, routed)           0.707     7.526    top_inst/vga/h_count_next[9]_i_4__0_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.650 r  top_inst/vga/rgb_reg[11]_i_28/O
                         net (fo=2, routed)           0.435     8.085    top_inst/vga/rgb_reg[11]_i_28_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I4_O)        0.124     8.209 f  top_inst/vga/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           1.070     9.279    top_inst/vga/rgb_reg[11]_i_10_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124     9.403 r  top_inst/vga/rgb_reg[11]_i_4/O
                         net (fo=5, routed)           1.177    10.580    top_inst/vga/rgb_reg[11]_i_4_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.704 r  top_inst/vga/rgb_reg[6]_i_1/O
                         net (fo=5, routed)           0.546    11.250    top_inst/vga_n_37
    SLICE_X5Y42          FDSE                                         r  top_inst/rgb_reg_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516    14.857    top_inst/clk_100MHz_IBUF_BUFG
    SLICE_X5Y42          FDSE                                         r  top_inst/rgb_reg_reg[6]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y42          FDSE (Setup_fdse_C_S)       -0.429    14.653    top_inst/rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -11.250    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 top_inst/vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/rgb_reg_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 1.076ns (17.675%)  route 5.012ns (82.325%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     5.157    top_inst/vga/clk_100MHz_IBUF_BUFG
    SLICE_X3Y40          FDCE                                         r  top_inst/vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  top_inst/vga/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          1.081     6.695    top_inst/vga/w_x[7]
    SLICE_X2Y41          LUT4 (Prop_lut4_I2_O)        0.124     6.819 r  top_inst/vga/h_count_next[9]_i_4__0/O
                         net (fo=5, routed)           0.707     7.526    top_inst/vga/h_count_next[9]_i_4__0_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.650 r  top_inst/vga/rgb_reg[11]_i_28/O
                         net (fo=2, routed)           0.435     8.085    top_inst/vga/rgb_reg[11]_i_28_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I4_O)        0.124     8.209 f  top_inst/vga/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           1.070     9.279    top_inst/vga/rgb_reg[11]_i_10_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124     9.403 r  top_inst/vga/rgb_reg[11]_i_4/O
                         net (fo=5, routed)           1.178    10.581    top_inst/vga/rgb_reg[11]_i_4_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.124    10.705 r  top_inst/vga/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.540    11.245    top_inst/vga_n_4
    SLICE_X7Y43          FDSE                                         r  top_inst/rgb_reg_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.517    14.858    top_inst/clk_100MHz_IBUF_BUFG
    SLICE_X7Y43          FDSE                                         r  top_inst/rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y43          FDSE (Setup_fdse_C_S)       -0.429    14.654    top_inst/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                  3.409    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 startscreen/vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startscreen/pixel_gen_inst/rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 1.368ns (21.870%)  route 4.887ns (78.130%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.624     5.145    startscreen/vga/clk_100MHz_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  startscreen/vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  startscreen/vga/h_count_reg_reg[0]/Q
                         net (fo=28, routed)          1.345     7.008    startscreen/vga/w_x[0]
    SLICE_X4Y45          LUT5 (Prop_lut5_I2_O)        0.152     7.160 f  startscreen/vga/rgb[11]_i_54/O
                         net (fo=4, routed)           0.895     8.055    startscreen/vga/rgb[11]_i_54_n_0
    SLICE_X3Y48          LUT6 (Prop_lut6_I5_O)        0.326     8.381 r  startscreen/vga/rgb[11]_i_77/O
                         net (fo=1, routed)           0.667     9.048    startscreen/vga/rgb[11]_i_77_n_0
    SLICE_X3Y48          LUT6 (Prop_lut6_I1_O)        0.124     9.172 r  startscreen/vga/rgb[11]_i_21/O
                         net (fo=1, routed)           0.835    10.007    startscreen/vga/rgb[11]_i_21_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I1_O)        0.124    10.131 r  startscreen/vga/rgb[11]_i_4/O
                         net (fo=1, routed)           0.625    10.757    startscreen/vga/rgb[11]_i_4_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I2_O)        0.124    10.881 r  startscreen/vga/rgb[11]_i_1/O
                         net (fo=2, routed)           0.519    11.400    startscreen/pixel_gen_inst/D[0]
    SLICE_X4Y45          FDRE                                         r  startscreen/pixel_gen_inst/rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.517    14.858    startscreen/pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  startscreen/pixel_gen_inst/rgb_reg[7]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X4Y45          FDRE (Setup_fdre_C_D)       -0.081    14.922    startscreen/pixel_gen_inst/rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                  3.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 top_inst/vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/vga/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.566%)  route 0.161ns (46.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.565     1.448    top_inst/vga/clk_100MHz_IBUF_BUFG
    SLICE_X9Y42          FDCE                                         r  top_inst/vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  top_inst/vga/v_count_reg_reg[0]/Q
                         net (fo=16, routed)          0.161     1.750    top_inst/vga/w_y[0]
    SLICE_X8Y41          LUT6 (Prop_lut6_I4_O)        0.045     1.795 r  top_inst/vga/v_sync_reg_i_1__1/O
                         net (fo=1, routed)           0.000     1.795    top_inst/vga/v_sync_next
    SLICE_X8Y41          FDCE                                         r  top_inst/vga/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.835     1.962    top_inst/vga/clk_100MHz_IBUF_BUFG
    SLICE_X8Y41          FDCE                                         r  top_inst/vga/v_sync_reg_reg/C
                         clock pessimism             -0.498     1.464    
    SLICE_X8Y41          FDCE (Hold_fdce_C_D)         0.121     1.585    top_inst/vga/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.154%)  route 0.092ns (28.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.589     1.472    clk_100MHz_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          0.092     1.692    top_inst/bin/Q[0]
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.099     1.791 r  top_inst/bin/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.791    next_state[1]
    SLICE_X4Y35          FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.859     1.986    clk_100MHz_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X4Y35          FDCE (Hold_fdce_C_D)         0.091     1.563    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 top_inst/rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.592     1.475    top_inst/clk_100MHz_IBUF_BUFG
    SLICE_X5Y42          FDSE                                         r  top_inst/rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDSE (Prop_fdse_C_Q)         0.141     1.616 r  top_inst/rgb_reg_reg[6]/Q
                         net (fo=2, routed)           0.167     1.783    top_inst/vga/rgb_reg_reg[10]_0[4]
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.045     1.828 r  top_inst/vga/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.828    top_inst/vga_n_15
    SLICE_X5Y42          FDSE                                         r  top_inst/rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.863     1.990    top_inst/clk_100MHz_IBUF_BUFG
    SLICE_X5Y42          FDSE                                         r  top_inst/rgb_reg_reg[6]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X5Y42          FDSE (Hold_fdse_C_D)         0.091     1.566    top_inst/rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 top_inst/rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.591     1.474    top_inst/clk_100MHz_IBUF_BUFG
    SLICE_X6Y38          FDSE                                         r  top_inst/rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDSE (Prop_fdse_C_Q)         0.164     1.638 r  top_inst/rgb_reg_reg[3]/Q
                         net (fo=2, routed)           0.175     1.813    top_inst/vga/rgb_reg_reg[10]_0[2]
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.858 r  top_inst/vga/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.858    top_inst/vga_n_17
    SLICE_X6Y38          FDSE                                         r  top_inst/rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.862     1.989    top_inst/clk_100MHz_IBUF_BUFG
    SLICE_X6Y38          FDSE                                         r  top_inst/rgb_reg_reg[3]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X6Y38          FDSE (Hold_fdse_C_D)         0.120     1.594    top_inst/rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 top_inst/home_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/home_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.566     1.449    top_inst/clk_100MHz_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  top_inst/home_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  top_inst/home_reg/Q
                         net (fo=2, routed)           0.175     1.788    top_inst/ir2/home
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.045     1.833 r  top_inst/ir2/home_i_1/O
                         net (fo=1, routed)           0.000     1.833    top_inst/ir2_n_0
    SLICE_X8Y43          FDRE                                         r  top_inst/home_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.836     1.963    top_inst/clk_100MHz_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  top_inst/home_reg/C
                         clock pessimism             -0.514     1.449    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.120     1.569    top_inst/home_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 top_inst/ir2/nolabel_line11/clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/ir2/nolabel_line11/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.593     1.476    top_inst/ir2/nolabel_line11/clk_100MHz_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  top_inst/ir2/nolabel_line11/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  top_inst/ir2/nolabel_line11/clk_div_reg/Q
                         net (fo=12, routed)          0.170     1.787    top_inst/ir2/nolabel_line11/CLK
    SLICE_X1Y38          LUT3 (Prop_lut3_I2_O)        0.045     1.832 r  top_inst/ir2/nolabel_line11/clk_div_i_1__0/O
                         net (fo=1, routed)           0.000     1.832    top_inst/ir2/nolabel_line11/clk_div_i_1__0_n_0
    SLICE_X1Y38          FDRE                                         r  top_inst/ir2/nolabel_line11/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.864     1.991    top_inst/ir2/nolabel_line11/clk_100MHz_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  top_inst/ir2/nolabel_line11/clk_div_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.091     1.567    top_inst/ir2/nolabel_line11/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 top_inst/ir/clk_div_inst/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/ir/clk_div_inst/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.563     1.446    top_inst/ir/clk_div_inst/clk_100MHz_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  top_inst/ir/clk_div_inst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  top_inst/ir/clk_div_inst/count_reg[11]/Q
                         net (fo=2, routed)           0.125     1.736    top_inst/ir/clk_div_inst/count[11]
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  top_inst/ir/clk_div_inst/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.846    top_inst/ir/clk_div_inst/data0[11]
    SLICE_X12Y37         FDRE                                         r  top_inst/ir/clk_div_inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.832     1.959    top_inst/ir/clk_div_inst/clk_100MHz_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  top_inst/ir/clk_div_inst/count_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X12Y37         FDRE (Hold_fdre_C_D)         0.134     1.580    top_inst/ir/clk_div_inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 top_inst/ir/clk_div_inst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/ir/clk_div_inst/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.565     1.448    top_inst/ir/clk_div_inst/clk_100MHz_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  top_inst/ir/clk_div_inst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  top_inst/ir/clk_div_inst/count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.738    top_inst/ir/clk_div_inst/count[23]
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  top_inst/ir/clk_div_inst/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.848    top_inst/ir/clk_div_inst/data0[23]
    SLICE_X12Y40         FDRE                                         r  top_inst/ir/clk_div_inst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.835     1.962    top_inst/ir/clk_div_inst/clk_100MHz_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  top_inst/ir/clk_div_inst/count_reg[23]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X12Y40         FDRE (Hold_fdre_C_D)         0.134     1.582    top_inst/ir/clk_div_inst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 top_inst/ir/clk_div_inst/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/ir/clk_div_inst/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.565     1.448    top_inst/ir/clk_div_inst/clk_100MHz_IBUF_BUFG
    SLICE_X12Y41         FDRE                                         r  top_inst/ir/clk_div_inst/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  top_inst/ir/clk_div_inst/count_reg[27]/Q
                         net (fo=2, routed)           0.125     1.738    top_inst/ir/clk_div_inst/count[27]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  top_inst/ir/clk_div_inst/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.848    top_inst/ir/clk_div_inst/data0[27]
    SLICE_X12Y41         FDRE                                         r  top_inst/ir/clk_div_inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.835     1.962    top_inst/ir/clk_div_inst/clk_100MHz_IBUF_BUFG
    SLICE_X12Y41         FDRE                                         r  top_inst/ir/clk_div_inst/count_reg[27]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X12Y41         FDRE (Hold_fdre_C_D)         0.134     1.582    top_inst/ir/clk_div_inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 top_inst/ir/clk_div_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/ir/clk_div_inst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.562     1.445    top_inst/ir/clk_div_inst/clk_100MHz_IBUF_BUFG
    SLICE_X12Y36         FDRE                                         r  top_inst/ir/clk_div_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  top_inst/ir/clk_div_inst/count_reg[7]/Q
                         net (fo=2, routed)           0.126     1.735    top_inst/ir/clk_div_inst/count[7]
    SLICE_X12Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  top_inst/ir/clk_div_inst/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.845    top_inst/ir/clk_div_inst/data0[7]
    SLICE_X12Y36         FDRE                                         r  top_inst/ir/clk_div_inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.831     1.958    top_inst/ir/clk_div_inst/clk_100MHz_IBUF_BUFG
    SLICE_X12Y36         FDRE                                         r  top_inst/ir/clk_div_inst/count_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X12Y36         FDRE (Hold_fdre_C_D)         0.134     1.579    top_inst/ir/clk_div_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   top_inst/pclk/cdr/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y35    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y35    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y46    endscreen/pixel_gen_inst/rgb_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y43    top_inst/home_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y39   top_inst/ir/clk_div_inst/clk_div_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y39   top_inst/ir/clk_div_inst/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y37   top_inst/ir/clk_div_inst/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y37   top_inst/ir/clk_div_inst/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y37   top_inst/ir/clk_div_inst/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y37   top_inst/ir/clk_div_inst/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y37   top_inst/ir/clk_div_inst/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y38   top_inst/ir/clk_div_inst/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y38   top_inst/ir/clk_div_inst/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y38   top_inst/ir/clk_div_inst/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y38   top_inst/ir/clk_div_inst/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y35   top_inst/ir/clk_div_inst/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y35   top_inst/ir/clk_div_inst/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y35   top_inst/ir/clk_div_inst/count_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y35    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y35    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y46    endscreen/pixel_gen_inst/rgb_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y43    top_inst/home_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y41   top_inst/ir/clk_div_inst/count_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    top_inst/ir2/nolabel_line11/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    top_inst/ir2/nolabel_line11/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    top_inst/ir2/nolabel_line11/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    top_inst/ir2/nolabel_line11/count_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y43    top_inst/vga/h_count_reg_reg[2]/C



