
*** Running vivado
    with args -log system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system.tcl -notrace
Command: synth_design -top system -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10540 
WARNING: [Synth 8-2611] redeclaration of ansi port segments is not allowed [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/7Segments.v:47]
WARNING: [Synth 8-2611] redeclaration of ansi port segments is not allowed [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/7Segments.v:80]
WARNING: [Synth 8-2611] redeclaration of ansi port en is not allowed [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:70]
WARNING: [Synth 8-2611] redeclaration of ansi port received is not allowed [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/uartControl.v:34]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 468.793 ; gain = 109.621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'singlePulser' [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/singlePulser.v:23]
INFO: [Synth 8-6155] done synthesizing module 'singlePulser' (1#1) [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/singlePulser.v:23]
INFO: [Synth 8-6157] synthesizing module 'vgaController' [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/vgaController.v:23]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 48 - type: integer 
	Parameter HB bound to: 16 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter HMAX bound to: 799 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
	Parameter VMAX bound to: 524 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vgaController' (2#1) [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/vgaController.v:23]
INFO: [Synth 8-6157] synthesizing module 'textScreenGenerate' [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:23]
	Parameter MAX_X bound to: 48 - type: integer 
	Parameter MAX_Y bound to: 20 - type: integer 
	Parameter INIT_X bound to: 32 - type: integer 
	Parameter INIT_Y bound to: 10 - type: integer 
	Parameter BACKGRND bound to: 12'b000000000000 
	Parameter TEXT_COLOR bound to: 12'b111110100000 
INFO: [Synth 8-6157] synthesizing module 'asciiRom' [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/rom_ascii.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/rom_ascii.v:31]
INFO: [Synth 8-3876] $readmem data file 'ascii.mem' is read successfully [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/rom_ascii.v:34]
INFO: [Synth 8-6155] done synthesizing module 'asciiRom' (3#1) [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/rom_ascii.v:23]
INFO: [Synth 8-6157] synthesizing module 'dualPortRam' [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/dualPortRam.v:23]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter ADDR_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/dualPortRam.v:37]
WARNING: [Synth 8-6014] Unused sequential element addr_a_reg_reg was removed.  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/dualPortRam.v:45]
INFO: [Synth 8-6155] done synthesizing module 'dualPortRam' (4#1) [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/dualPortRam.v:23]
WARNING: [Synth 8-6014] Unused sequential element max_row_reg[32] was removed.  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[31] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[30] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[29] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[28] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[27] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[26] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[25] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[24] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[23] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[22] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[21] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[20] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[19] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[18] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[17] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[16] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[15] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[14] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[13] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[12] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[11] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[10] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[9] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[8] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[7] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[6] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[5] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[4] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[3] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[2] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[1] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
WARNING: [Synth 8-5788] Register max_row_reg[0] in module textScreenGenerate is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:92]
INFO: [Synth 8-6155] done synthesizing module 'textScreenGenerate' (5#1) [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/textScreenGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'uartControl' [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/uartControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate' [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/baudrate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'baudrate' (6#1) [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/baudrate.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/uartControl.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/uartControl.v:119]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (7#1) [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/uartControl.v:97]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/uartControl.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/uartControl.v:82]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (8#1) [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/uartControl.v:55]
INFO: [Synth 8-6155] done synthesizing module 'uartControl' (9#1) [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/uartControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevenSeg' [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/7Segments.v:23]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/clockDiv.v:22]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (10#1) [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/clockDiv.v:22]
INFO: [Synth 8-6157] synthesizing module 'hexTo7Segment' [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/7Segments.v:76]
INFO: [Synth 8-6155] done synthesizing module 'hexTo7Segment' (11#1) [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/7Segments.v:76]
WARNING: [Synth 8-567] referenced signal 'received1' should be on the sensitivity list [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/7Segments.v:66]
WARNING: [Synth 8-567] referenced signal 'received2' should be on the sensitivity list [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/7Segments.v:66]
WARNING: [Synth 8-567] referenced signal 'sendout1' should be on the sensitivity list [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/7Segments.v:66]
WARNING: [Synth 8-567] referenced signal 'sendout2' should be on the sensitivity list [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/7Segments.v:66]
INFO: [Synth 8-6155] done synthesizing module 'sevenSeg' (12#1) [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/7Segments.v:23]
WARNING: [Synth 8-5788] Register display_out_reg in module system is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/system.v:65]
INFO: [Synth 8-6155] done synthesizing module 'system' (13#1) [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/system.v:23]
WARNING: [Synth 8-3331] design textScreenGenerate has unconnected port video_on
WARNING: [Synth 8-3331] design textScreenGenerate has unconnected port set
WARNING: [Synth 8-3331] design textScreenGenerate has unconnected port sw[7]
WARNING: [Synth 8-3331] design textScreenGenerate has unconnected port sw[6]
WARNING: [Synth 8-3331] design textScreenGenerate has unconnected port sw[5]
WARNING: [Synth 8-3331] design textScreenGenerate has unconnected port sw[4]
WARNING: [Synth 8-3331] design textScreenGenerate has unconnected port sw[3]
WARNING: [Synth 8-3331] design textScreenGenerate has unconnected port sw[2]
WARNING: [Synth 8-3331] design textScreenGenerate has unconnected port sw[1]
WARNING: [Synth 8-3331] design textScreenGenerate has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 507.855 ; gain = 148.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin vgaCtrl:reset to constant 0 [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/sources_1/new/system.v:50]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 507.855 ; gain = 148.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 507.855 ; gain = 148.684
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/constrs_1/imports/new/const_text_gen.xdc]
Finished Parsing XDC File [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/constrs_1/imports/new/const_text_gen.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.srcs/constrs_1/imports/new/const_text_gen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 849.234 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 849.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 849.246 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 849.246 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 849.246 ; gain = 490.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 849.246 ; gain = 490.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 849.246 ; gain = 490.074
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'stage_reg' in module 'singlePulser'
INFO: [Synth 8-5544] ROM "stage" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_25MHz" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "v_count_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_row_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "receiving0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sending0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bit_out0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
*
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stage_reg' using encoding 'sequential' in module 'singlePulser'
INFO: [Synth 8-6430] The Block RAM ram_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 849.246 ; gain = 490.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 25    
+---RAMs : 
	              32K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 46    
	  10 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module system 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module singlePulser 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module vgaController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module asciiRom 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module dualPortRam 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module textScreenGenerate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
Module baudrate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module uartControl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module clockDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sevenSeg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "vgaCtrl/w_25MHz" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "textGen/max_row_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vgaCtrl/v_count_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "boardToVgaUART/receiver/receiving0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "boardToVgaUART/receiver/data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "boardToVgaUART/transmitter/sending0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "boardToVgaUART/transmitter/bit_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "crossBoardUART/receiver/receiving0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "crossBoardUART/receiver/data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "crossBoardUART/transmitter/sending0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "crossBoardUART/transmitter/bit_out0" won't be mapped to RAM because it is too sparse
RAM Pipeline Warning: Read Address Register Found For RAM textGen/ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM textGen/ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM textGen/ram/ram_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM textGen/ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM textGen/ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[0]' (FDE) to 'rgb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[1]' (FDE) to 'rgb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[2]' (FDE) to 'rgb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[3]' (FDE) to 'rgb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[4]' (FDE) to 'rgb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[5]' (FDE) to 'rgb_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb_reg_reg[6] )
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[7]' (FDE) to 'rgb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[8]' (FDE) to 'rgb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[9]' (FDE) to 'rgb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[10]' (FDE) to 'rgb_reg_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 849.246 ; gain = 490.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------------------+---------------+----------------+
|Module Name | RTL Object               | Depth x Width | Implemented As | 
+------------+--------------------------+---------------+----------------+
|system      | textGen/rom/addr_reg_reg | 4096x8        | Block RAM      | 
+------------+--------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dualPortRam: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/textGen/ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_13/textGen/rom/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 849.246 ; gain = 490.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 899.922 ; gain = 540.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dualPortRam: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance textGen/ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance textGen/rom/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 900.934 ; gain = 541.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 900.934 ; gain = 541.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 900.934 ; gain = 541.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 900.934 ; gain = 541.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 900.934 ; gain = 541.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 900.934 ; gain = 541.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 900.934 ; gain = 541.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |    49|
|3     |LUT1       |    15|
|4     |LUT2       |    49|
|5     |LUT3       |    29|
|6     |LUT4       |    31|
|7     |LUT5       |    46|
|8     |LUT6       |   174|
|9     |MUXF7      |    32|
|10    |RAMB36E1   |     1|
|11    |RAMB36E1_1 |     1|
|12    |FDCE       |    50|
|13    |FDPE       |    13|
|14    |FDRE       |   456|
|15    |LDC        |     8|
|16    |IBUF       |    14|
|17    |OBUF       |    27|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+-------------------+------+
|      |Instance            |Module             |Cells |
+------+--------------------+-------------------+------+
|1     |top                 |                   |   998|
|2     |  boardToVgaUART    |uartControl        |   147|
|3     |    baudrate        |baudrate_2         |    58|
|4     |    receiver        |uart_rx_3          |    48|
|5     |    transmitter     |uart_tx_4          |    39|
|6     |  crossBoardUART    |uartControl_0      |   153|
|7     |    baudrate        |baudrate           |    58|
|8     |    receiver        |uart_rx            |    45|
|9     |    transmitter     |uart_tx            |    39|
|10    |  segmentCtrl       |sevenSeg           |    85|
|11    |    clkDiv          |clockDiv           |    58|
|12    |  setSignal         |singlePulser       |    22|
|13    |  textGen           |textScreenGenerate |   446|
|14    |    ram             |dualPortRam        |     1|
|15    |    rightMoveSignal |singlePulser_1     |    16|
|16    |    rom             |asciiRom           |     8|
|17    |  vgaCtrl           |vgaController      |    76|
+------+--------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 900.934 ; gain = 541.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 900.934 ; gain = 200.371
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 900.934 ; gain = 541.762
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 900.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LDC => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
144 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 900.934 ; gain = 554.695
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 900.934 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/roblo/Desktop/Computer Engineering/VivadoProject/HW_Syn_V1/HW_Syn_V1.runs/synth_1/system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 18:07:47 2024...
