# do alu_comparator_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /home/sebsikora/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/sebsikora/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ms_jk_ff
# -- Compiling architecture gates of ms_jk_ff
# vcom -93 -work work {/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_1_bit
# -- Compiling architecture rtl of register_1_bit
# vcom -93 -work work {/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity NOT_gate
# -- Compiling architecture rtl of NOT_gate
# -- Compiling entity NAND_3_gate
# -- Compiling architecture rtl of NAND_3_gate
# -- Compiling entity NAND_gate
# -- Compiling architecture rtl of NAND_gate
# -- Compiling entity AND_gate
# -- Compiling architecture rtl of AND_gate
# -- Compiling entity AND_3_gate
# -- Compiling architecture rtl of AND_3_gate
# -- Compiling entity OR_5_gate
# -- Compiling architecture rtl of OR_5_gate
# -- Compiling entity OR_4_gate
# -- Compiling architecture rtl of OR_4_gate
# -- Compiling entity OR_3_gate
# -- Compiling architecture rtl of OR_3_gate
# -- Compiling entity OR_gate
# -- Compiling architecture rtl of OR_gate
# -- Compiling entity XOR_gate
# -- Compiling architecture rtl of XOR_gate
# vcom -93 -work work {/home/sebsikora/altera/projects/pdp-8/alu_comparator/alu_comparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_comparator
# -- Compiling architecture rtl of alu_comparator
# 
vsim -voptargs=+acc work.alu_comparator
# vsim -voptargs=+acc work.alu_comparator 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu_comparator(rtl)
# Loading work.or_gate(rtl)
# Loading work.register_1_bit(rtl)
# Loading work.ms_jk_ff(gates)
# Loading work.nand_3_gate(rtl)
# Loading work.nand_gate(rtl)
wave create -driver freeze -pattern constant -value 1 -starttime 0ns -endtime 1000ns sim:/alu_comparator/not_reset
wave modify -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 200ns Edit:/alu_comparator/not_reset
wave create -driver freeze -pattern repeater -initialvalue 000000000000 -period 200ns -sequence { 000000000000 000000000000 000010111000 000010111011  } -repeat forever -range 11 0 -starttime 0ps -endtime 1000ps sim:/alu_comparator/input
wave modify -driver freeze -pattern repeater -initialvalue 000000000000 -period 200ns -sequence { 000000000000 000000000000 000010111000 000010111011  } -repeat forever -range 11 0 -starttime 0ns -endtime 1000ns Edit:/alu_comparator/input
wave create -driver freeze -pattern clock -initialvalue 0 -period 200ns -dutycycle 50 -starttime 0ns -endtime 1000ns sim:/alu_comparator/clk
wave modify -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 200ns Edit:/alu_comparator/clk
add wave  \
sim:/alu_comparator/IS_NEG \
sim:/alu_comparator/IS_ZERO \
sim:/alu_comparator/IS_ZERO_LAST
run -all
restart
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/sebsikora/altera/projects/pdp-8/alu_comparator/simulation/modelsim/alu_comparator_test_wave.do
wave editwrite -file /home/sebsikora/altera/projects/pdp-8/alu_comparator/simulation/modelsim/alu_comparator_test_wave.do -append
