

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:55:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.132 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20522|    20522|  0.105 ms|  0.105 ms|  20523|  20523|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                           |                                |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_main_Pipeline_VITIS_LOOP_177_1_fu_84   |main_Pipeline_VITIS_LOOP_177_1  |     4118|     4118|  21.134 us|  21.134 us|   4118|   4118|       no|
        |grp_main_Pipeline_VITIS_LOOP_188_2_fu_104  |main_Pipeline_VITIS_LOOP_188_2  |        7|        7|  35.000 ns|  35.000 ns|      7|      7|       no|
        |grp_histogram_fu_126                       |histogram                       |    16401|    16401|  82.005 us|  82.005 us|  16401|  16401|       no|
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 5 [1/1] (3.25ns)   --->   "%array_0 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:171]   --->   Operation 5 'alloca' 'array_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (3.25ns)   --->   "%array_1 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:171]   --->   Operation 6 'alloca' 'array_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (3.25ns)   --->   "%array_2 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:171]   --->   Operation 7 'alloca' 'array_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (3.25ns)   --->   "%array_3 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:171]   --->   Operation 8 'alloca' 'array_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%array_4 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:171]   --->   Operation 9 'alloca' 'array_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%array_5 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:172]   --->   Operation 10 'alloca' 'array_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%array_6 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:172]   --->   Operation 11 'alloca' 'array_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%array_7 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:172]   --->   Operation 12 'alloca' 'array_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (2.32ns)   --->   "%results_0 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:172]   --->   Operation 13 'alloca' 'results_0' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 14 [1/1] (2.32ns)   --->   "%results_1 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:172]   --->   Operation 14 'alloca' 'results_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 15 [1/1] (2.32ns)   --->   "%results_2 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:173]   --->   Operation 15 'alloca' 'results_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 16 [1/1] (2.32ns)   --->   "%results_3 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:173]   --->   Operation 16 'alloca' 'results_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 17 [1/1] (2.32ns)   --->   "%results_4 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:173]   --->   Operation 17 'alloca' 'results_4' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%results_5 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:173]   --->   Operation 18 'alloca' 'results_5' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%results_6 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:173]   --->   Operation 19 'alloca' 'results_6' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%results_7 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:174]   --->   Operation 20 'alloca' 'results_7' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%results = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:174]   --->   Operation 21 'alloca' 'results' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_177_1, i7 %array_0, i7 %array_1, i7 %array_2, i7 %array_3, i7 %array_4, i7 %array_5, i7 %array_6, i7 %array_7"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_188_2, i32 %results_0, i32 %results_1, i32 %results_2, i32 %results_3, i32 %results_4, i32 %results_5, i32 %results_6, i32 %results_7, i32 %results"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_177_1, i7 %array_0, i7 %array_1, i7 %array_2, i7 %array_3, i7 %array_4, i7 %array_5, i7 %array_6, i7 %array_7"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_188_2, i32 %results_0, i32 %results_1, i32 %results_2, i32 %results_3, i32 %results_4, i32 %results_5, i32 %results_6, i32 %results_7, i32 %results"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln200 = call void @histogram, i7 %array_0, i7 %array_1, i7 %array_2, i7 %array_3, i7 %array_4, i7 %array_5, i7 %array_6, i7 %array_7, i32 %results_0, i32 %results_1, i32 %results_2, i32 %results_3, i32 %results_4, i32 %results_5, i32 %results_6, i32 %results_7, i32 %results" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:200]   --->   Operation 26 'call' 'call_ln200' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln170 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:170]   --->   Operation 28 'spectopmodule' 'spectopmodule_ln170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln200 = call void @histogram, i7 %array_0, i7 %array_1, i7 %array_2, i7 %array_3, i7 %array_4, i7 %array_5, i7 %array_6, i7 %array_7, i32 %results_0, i32 %results_1, i32 %results_2, i32 %results_3, i32 %results_4, i32 %results_5, i32 %results_6, i32 %results_7, i32 %results" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:200]   --->   Operation 29 'call' 'call_ln200' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln204 = ret i32 0" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:204]   --->   Operation 30 'ret' 'ret_ln204' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
array_0             (alloca       ) [ 00111]
array_1             (alloca       ) [ 00111]
array_2             (alloca       ) [ 00111]
array_3             (alloca       ) [ 00111]
array_4             (alloca       ) [ 00111]
array_5             (alloca       ) [ 00111]
array_6             (alloca       ) [ 00111]
array_7             (alloca       ) [ 00111]
results_0           (alloca       ) [ 00111]
results_1           (alloca       ) [ 00111]
results_2           (alloca       ) [ 00111]
results_3           (alloca       ) [ 00111]
results_4           (alloca       ) [ 00111]
results_5           (alloca       ) [ 00111]
results_6           (alloca       ) [ 00111]
results_7           (alloca       ) [ 00111]
results             (alloca       ) [ 00111]
call_ln0            (call         ) [ 00000]
call_ln0            (call         ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
spectopmodule_ln170 (spectopmodule) [ 00000]
call_ln200          (call         ) [ 00000]
ret_ln204           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1001" name="const_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_177_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_188_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histogram"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="array_0_alloca_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="1" slack="0"/>
<pin id="18" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="array_0/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="array_1_alloca_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="1" slack="0"/>
<pin id="22" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="array_1/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="array_2_alloca_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="array_2/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="array_3_alloca_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="array_3/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="array_4_alloca_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="array_4/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="array_5_alloca_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="array_5/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="array_6_alloca_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="array_6/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="array_7_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="array_7/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="results_0_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="results_0/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="results_1_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="results_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="results_2_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="results_2/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="results_3_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="results_3/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="results_4_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="results_4/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="results_5_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="results_5/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="results_6_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="results_6/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="results_7_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="results_7/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="results_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="results/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_main_Pipeline_VITIS_LOOP_177_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="7" slack="0"/>
<pin id="87" dir="0" index="2" bw="7" slack="0"/>
<pin id="88" dir="0" index="3" bw="7" slack="0"/>
<pin id="89" dir="0" index="4" bw="7" slack="0"/>
<pin id="90" dir="0" index="5" bw="7" slack="0"/>
<pin id="91" dir="0" index="6" bw="7" slack="0"/>
<pin id="92" dir="0" index="7" bw="7" slack="0"/>
<pin id="93" dir="0" index="8" bw="7" slack="0"/>
<pin id="94" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_main_Pipeline_VITIS_LOOP_188_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="0" index="3" bw="32" slack="0"/>
<pin id="109" dir="0" index="4" bw="32" slack="0"/>
<pin id="110" dir="0" index="5" bw="32" slack="0"/>
<pin id="111" dir="0" index="6" bw="32" slack="0"/>
<pin id="112" dir="0" index="7" bw="32" slack="0"/>
<pin id="113" dir="0" index="8" bw="32" slack="0"/>
<pin id="114" dir="0" index="9" bw="32" slack="0"/>
<pin id="115" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_histogram_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="130" dir="0" index="3" bw="7" slack="2147483647"/>
<pin id="131" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="132" dir="0" index="5" bw="7" slack="2147483647"/>
<pin id="133" dir="0" index="6" bw="7" slack="2147483647"/>
<pin id="134" dir="0" index="7" bw="7" slack="2147483647"/>
<pin id="135" dir="0" index="8" bw="7" slack="2147483647"/>
<pin id="136" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="145" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln200/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="19"><net_src comp="0" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="23"><net_src comp="0" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="16" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="97"><net_src comp="20" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="98"><net_src comp="24" pin="1"/><net_sink comp="84" pin=3"/></net>

<net id="99"><net_src comp="28" pin="1"/><net_sink comp="84" pin=4"/></net>

<net id="100"><net_src comp="32" pin="1"/><net_sink comp="84" pin=5"/></net>

<net id="101"><net_src comp="36" pin="1"/><net_sink comp="84" pin=6"/></net>

<net id="102"><net_src comp="40" pin="1"/><net_sink comp="84" pin=7"/></net>

<net id="103"><net_src comp="44" pin="1"/><net_sink comp="84" pin=8"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="117"><net_src comp="48" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="118"><net_src comp="52" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="119"><net_src comp="56" pin="1"/><net_sink comp="104" pin=3"/></net>

<net id="120"><net_src comp="60" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="121"><net_src comp="64" pin="1"/><net_sink comp="104" pin=5"/></net>

<net id="122"><net_src comp="68" pin="1"/><net_sink comp="104" pin=6"/></net>

<net id="123"><net_src comp="72" pin="1"/><net_sink comp="104" pin=7"/></net>

<net id="124"><net_src comp="76" pin="1"/><net_sink comp="104" pin=8"/></net>

<net id="125"><net_src comp="80" pin="1"/><net_sink comp="104" pin=9"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|          |  grp_main_Pipeline_VITIS_LOOP_177_1_fu_84 |  11.116 |   5398  |   4025  |
|   call   | grp_main_Pipeline_VITIS_LOOP_188_2_fu_104 |    0    |    6    |    22   |
|          |            grp_histogram_fu_126           | 45.7472 |   1500  |   2359  |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           | 56.8632 |   6904  |   6406  |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
| array_0 |    2   |    0   |    0   |    0   |
| array_1 |    2   |    0   |    0   |    0   |
| array_2 |    2   |    0   |    0   |    0   |
| array_3 |    2   |    0   |    0   |    0   |
| array_4 |    2   |    0   |    0   |    0   |
| array_5 |    2   |    0   |    0   |    0   |
| array_6 |    2   |    0   |    0   |    0   |
| array_7 |    2   |    0   |    0   |    0   |
| results |    0   |   32   |    3   |    0   |
|results_0|    0   |   32   |    3   |    0   |
|results_1|    0   |   32   |    3   |    0   |
|results_2|    0   |   32   |    3   |    0   |
|results_3|    0   |   32   |    3   |    0   |
|results_4|    0   |   32   |    3   |    0   |
|results_5|    0   |   32   |    3   |    0   |
|results_6|    0   |   32   |    3   |    0   |
|results_7|    0   |   32   |    3   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |   16   |   288  |   27   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   56   |  6904  |  6406  |    -   |
|   Memory  |   16   |    -   |   288  |   27   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   16   |   56   |  7192  |  6433  |    0   |
+-----------+--------+--------+--------+--------+--------+
