{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1727588171494 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1727588171530 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1727588171530 ""}
{ "Info" "" "" "2024.09.29.01:36:29 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2024.09.29.01:36:29 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1727588189221 ""}
{ "Info" "" "" "2024.09.29.01:36:29 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2024.09.29.01:36:29 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1727588189237 ""}
{ "Info" "soc_system_generation.rpt\n2024.09.29.01:36:48 Info: Starting: Create simulation model" "" "2024.09.29.01:36:48 Info: Saving generation log to /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Saving generation log to /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system" 0 0 "Shell" 0 -1 1727588208215 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSEBA6U23I7" "" "2024.09.29.01:36:48 Info: qsys-generate /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system" {  } {  } 0 0 "2024.09.29.01:36:48 Info: qsys-generate /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system" 0 0 "Shell" 0 -1 1727588208224 ""}
{ "Info" "soc_system.qsys" "" "2024.09.29.01:36:48 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1727588208282 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Reading input file" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Reading input file" 0 0 "Shell" 0 -1 1727588208313 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Adding ILC \[interrupt_latency_counter 18.1\]" 0 0 "Shell" 0 -1 1727588208318 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Parameterizing module ILC" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1727588208319 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Adding button_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1727588208320 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Parameterizing module button_pio" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1727588208320 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1727588208321 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Parameterizing module clk_0" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1727588208322 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1727588208323 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1727588208323 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1727588208324 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1727588208325 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1727588208326 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1727588208326 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1727588208327 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Parameterizing module hps_0" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1727588208329 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1727588208334 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1727588208334 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1727588208335 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1727588208335 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1727588208336 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Parameterizing module led_pio" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1727588208336 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" 0 0 "Shell" 0 -1 1727588208337 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1727588208337 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1727588208337 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1727588208338 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Building connections" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Building connections" 0 0 "Shell" 0 -1 1727588208338 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Parameterizing connections" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1727588208341 ""}
{ "Info" "" "" "2024.09.29.01:36:48 Info: Validating" {  } {  } 0 0 "2024.09.29.01:36:48 Info: Validating" 0 0 "Shell" 0 -1 1727588208342 ""}
{ "Info" "" "" "2024.09.29.01:36:54 Info: Done reading input file" {  } {  } 0 0 "2024.09.29.01:36:54 Info: Done reading input file" 0 0 "Shell" 0 -1 1727588214712 ""}
{ "Info" "" "" "2024.09.29.01:36:56 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.09.29.01:36:56 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1727588216677 ""}
{ "Info" "" "" "2024.09.29.01:36:56 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.09.29.01:36:56 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1727588216677 ""}
{ "Info" "" "" "2024.09.29.01:36:56 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2024.09.29.01:36:56 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1727588216678 ""}
{ "Info" "" "" "2024.09.29.01:36:56 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2024.09.29.01:36:56 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1727588216678 ""}
{ "Info" "" "" "2024.09.29.01:36:56 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2024.09.29.01:36:56 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1727588216682 ""}
{ "Info" "" "" "2024.09.29.01:36:56 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2024.09.29.01:36:56 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1727588216683 ""}
{ "Info" "" "" "2024.09.29.01:36:56 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2024.09.29.01:36:56 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1727588216683 ""}
{ "Info" "" "" "2024.09.29.01:36:58 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2024.09.29.01:36:58 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1727588218545 ""}
{ "Info" "" "" "2024.09.29.01:37:01 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2024.09.29.01:37:01 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1727588221863 ""}
{ "Info" "" "" "2024.09.29.01:37:03 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2024.09.29.01:37:03 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1727588223946 ""}
{ "Info" "" "" "2024.09.29.01:37:04 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2024.09.29.01:37:04 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1727588224346 ""}
{ "Info" "" "" "2024.09.29.01:37:04 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2024.09.29.01:37:04 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1727588224346 ""}
{ "Info" "" "" "2024.09.29.01:37:04 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2024.09.29.01:37:04 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1727588224346 ""}
{ "Info" "" "" "2024.09.29.01:37:04 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2024.09.29.01:37:04 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1727588224346 ""}
{ "Warning" "" "" "2024.09.29.01:37:04 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2024.09.29.01:37:04 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1727588224624 ""}
{ "Warning" "" "" "2024.09.29.01:37:04 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2024.09.29.01:37:04 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1727588224624 ""}
{ "Warning" "" "" "2024.09.29.01:37:04 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2024.09.29.01:37:04 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1727588224625 ""}
{ "Warning" "" "" "2024.09.29.01:37:04 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2024.09.29.01:37:04 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1727588224625 ""}
{ "Info" "" "" "2024.09.29.01:37:07 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2024.09.29.01:37:07 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1727588227872 ""}
{ "Info" "" "" "2024.09.29.01:37:07 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2024.09.29.01:37:07 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1727588227882 ""}
{ "Info" "  ]" "" "2024.09.29.01:37:07 Info: button_pio:   Generation command is \[exec /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/bin/perl -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/europa -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt9995_758896053023341693.dir/0003_button_pio_gen/ --quartus_dir=/home/bl4z3/apps/intelFPGA_lte/18.1/quartus --verilog --config=/tmp/alt9995_758896053023341693.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9995_758896053023341693.dir/0003_button_pio_gen" {  } {  } 0 0 "2024.09.29.01:37:07 Info: button_pio:   Generation command is \[exec /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/bin/perl -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/europa -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt9995_758896053023341693.dir/0003_button_pio_gen/ --quartus_dir=/home/bl4z3/apps/intelFPGA_lte/18.1/quartus --verilog --config=/tmp/alt9995_758896053023341693.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9995_758896053023341693.dir/0003_button_pio_gen" 0 0 "Shell" 0 -1 1727588227882 ""}
{ "Info" "" "" "2024.09.29.01:37:08 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2024.09.29.01:37:08 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1727588228104 ""}
{ "Info" "" "" "2024.09.29.01:37:08 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2024.09.29.01:37:08 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1727588228106 ""}
{ "Info" "" "" "2024.09.29.01:37:08 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2024.09.29.01:37:08 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1727588228111 ""}
{ "Info" "  ]" "" "2024.09.29.01:37:08 Info: dipsw_pio:   Generation command is \[exec /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/bin/perl -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/europa -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt9995_758896053023341693.dir/0004_dipsw_pio_gen/ --quartus_dir=/home/bl4z3/apps/intelFPGA_lte/18.1/quartus --verilog --config=/tmp/alt9995_758896053023341693.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9995_758896053023341693.dir/0004_dipsw_pio_gen" {  } {  } 0 0 "2024.09.29.01:37:08 Info: dipsw_pio:   Generation command is \[exec /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/bin/perl -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/europa -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt9995_758896053023341693.dir/0004_dipsw_pio_gen/ --quartus_dir=/home/bl4z3/apps/intelFPGA_lte/18.1/quartus --verilog --config=/tmp/alt9995_758896053023341693.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9995_758896053023341693.dir/0004_dipsw_pio_gen" 0 0 "Shell" 0 -1 1727588228112 ""}
{ "Info" "" "" "2024.09.29.01:37:08 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2024.09.29.01:37:08 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1727588228239 ""}
{ "Info" "" "" "2024.09.29.01:37:08 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2024.09.29.01:37:08 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1727588228241 ""}
{ "Info" "" "" "2024.09.29.01:37:08 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2024.09.29.01:37:08 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1727588228392 ""}
{ "Info" "" "" "2024.09.29.01:37:08 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2024.09.29.01:37:08 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1727588228394 ""}
{ "Info" "" "" "2024.09.29.01:37:09 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2024.09.29.01:37:09 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1727588229003 ""}
{ "Info" "" "" "2024.09.29.01:37:09 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2024.09.29.01:37:09 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1727588229433 ""}
{ "Info" "" "" "2024.09.29.01:37:10 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2024.09.29.01:37:10 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1727588230371 ""}
{ "Info" "" "" "2024.09.29.01:37:10 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2024.09.29.01:37:10 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1727588230378 ""}
{ "Info" "  ]" "" "2024.09.29.01:37:10 Info: jtag_uart:   Generation command is \[exec /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/bin/perl -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/europa -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt9995_758896053023341693.dir/0005_jtag_uart_gen/ --quartus_dir=/home/bl4z3/apps/intelFPGA_lte/18.1/quartus --verilog --config=/tmp/alt9995_758896053023341693.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9995_758896053023341693.dir/0005_jtag_uart_gen" {  } {  } 0 0 "2024.09.29.01:37:10 Info: jtag_uart:   Generation command is \[exec /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/bin/perl -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/europa -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt9995_758896053023341693.dir/0005_jtag_uart_gen/ --quartus_dir=/home/bl4z3/apps/intelFPGA_lte/18.1/quartus --verilog --config=/tmp/alt9995_758896053023341693.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9995_758896053023341693.dir/0005_jtag_uart_gen" 0 0 "Shell" 0 -1 1727588230378 ""}
{ "Info" "" "" "2024.09.29.01:37:10 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2024.09.29.01:37:10 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1727588230546 ""}
{ "Info" "" "" "2024.09.29.01:37:10 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2024.09.29.01:37:10 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1727588230547 ""}
{ "Info" "" "" "2024.09.29.01:37:10 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2024.09.29.01:37:10 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1727588230552 ""}
{ "Info" "  ]" "" "2024.09.29.01:37:10 Info: led_pio:   Generation command is \[exec /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/bin/perl -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/europa -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt9995_758896053023341693.dir/0006_led_pio_gen/ --quartus_dir=/home/bl4z3/apps/intelFPGA_lte/18.1/quartus --verilog --config=/tmp/alt9995_758896053023341693.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9995_758896053023341693.dir/0006_led_pio_gen" {  } {  } 0 0 "2024.09.29.01:37:10 Info: led_pio:   Generation command is \[exec /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/bin/perl -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/europa -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt9995_758896053023341693.dir/0006_led_pio_gen/ --quartus_dir=/home/bl4z3/apps/intelFPGA_lte/18.1/quartus --verilog --config=/tmp/alt9995_758896053023341693.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9995_758896053023341693.dir/0006_led_pio_gen" 0 0 "Shell" 0 -1 1727588230552 ""}
{ "Info" "" "" "2024.09.29.01:37:10 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2024.09.29.01:37:10 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1727588230662 ""}
{ "Info" "" "" "2024.09.29.01:37:10 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2024.09.29.01:37:10 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1727588230663 ""}
{ "Info" "" "" "2024.09.29.01:37:10 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2024.09.29.01:37:10 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1727588230664 ""}
{ "Info" "" "" "2024.09.29.01:37:10 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2024.09.29.01:37:10 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1727588230666 ""}
{ "Info" "" "" "2024.09.29.01:37:10 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.29.01:37:10 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727588230852 ""}
{ "Info" "" "" "2024.09.29.01:37:10 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2024.09.29.01:37:10 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1727588230940 ""}
{ "Info" "" "" "2024.09.29.01:37:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.29.01:37:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727588231461 ""}
{ "Info" "" "" "2024.09.29.01:37:11 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.29.01:37:11 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727588231510 ""}
{ "Info" "" "" "2024.09.29.01:37:11 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.29.01:37:11 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727588231575 ""}
{ "Info" "" "" "2024.09.29.01:37:11 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.29.01:37:11 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727588231636 ""}
{ "Info" "" "" "2024.09.29.01:37:11 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.29.01:37:11 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727588231696 ""}
{ "Info" "" "" "2024.09.29.01:37:11 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.29.01:37:11 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727588231741 ""}
{ "Info" "" "" "2024.09.29.01:37:12 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2024.09.29.01:37:12 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1727588232186 ""}
{ "Info" "" "" "2024.09.29.01:37:12 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2024.09.29.01:37:12 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1727588232368 ""}
{ "Info" "" "" "2024.09.29.01:37:12 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.29.01:37:12 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727588232565 ""}
{ "Info" "" "" "2024.09.29.01:37:12 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2024.09.29.01:37:12 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1727588232711 ""}
{ "Info" "" "" "2024.09.29.01:37:12 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2024.09.29.01:37:12 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1727588232716 ""}
{ "Info" "" "" "2024.09.29.01:37:12 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2024.09.29.01:37:12 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1727588232721 ""}
{ "Info" "" "" "2024.09.29.01:37:12 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2024.09.29.01:37:12 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1727588232726 ""}
{ "Info" "" "" "2024.09.29.01:37:12 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2024.09.29.01:37:12 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1727588232730 ""}
{ "Info" "" "" "2024.09.29.01:37:12 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2024.09.29.01:37:12 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1727588232734 ""}
{ "Info" "" "" "2024.09.29.01:37:12 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2024.09.29.01:37:12 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1727588232742 ""}
{ "Info" "" "" "2024.09.29.01:37:12 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2024.09.29.01:37:12 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1727588232744 ""}
{ "Info" "" "" "2024.09.29.01:37:12 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2024.09.29.01:37:12 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1727588232745 ""}
{ "Info" "" "" "2024.09.29.01:37:12 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2024.09.29.01:37:12 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1727588232746 ""}
{ "Info" "" "" "2024.09.29.01:37:12 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2024.09.29.01:37:12 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1727588232747 ""}
{ "Info" "" "" "2024.09.29.01:37:12 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2024.09.29.01:37:12 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1727588232752 ""}
{ "Info" "" "" "2024.09.29.01:37:12 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2024.09.29.01:37:12 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1727588232756 ""}
{ "Error" "nios2_command_shell.sh make all 2>> stderr.txt":  error: unrecognized command line option ‘-mno-hw-div’; did you mean ‘-fno-wrapv’?" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"/home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"/home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1727588264184 ""}
{ "Error" "nios2_command_shell.sh make all 2>> stderr.txt":  error: unrecognized command line option ‘-mno-hw-mul’" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"/home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"/home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1727588264186 ""}
{ "Error" "nios2_command_shell.sh make all 2>> stderr.txt":  error: unrecognized command line option ‘-mno-hw-mulx’" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"/home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"/home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1727588264186 ""}
{ "Error" "nios2_command_shell.sh make all 2>> stderr.txt":  error: unrecognized command line option ‘-mgpopt=global’; did you mean ‘-Wshadow=global’?" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"/home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"/home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1727588264187 ""}
{ "Error" "nios2_command_shell.sh make all 2>> stderr.txt" failed" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Execution of command \"/home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Execution of command \"/home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1727588264188 ""}
{ "Error" "sequencer_auto_inst_init.c -DAC_ROM_USER_ADD_0=0_0000_0000_0000 -DAC_ROM_USER_ADD_1=0_0000_0000_1000 -DAC_ROM_MR0=0010000110001 -DAC_ROM_MR0_CALIB= -DAC_ROM_MR0_DLL_RESET=0010100110000 -DAC_ROM_MR1=0000001000100 -DAC_ROM_MR1_OCD_ENABLE= -DAC_ROM_MR2=0000000010000 -DAC_ROM_MR3=0000000000000 -DAC_ROM_MR0_MIRR=0010001001001 -DAC_ROM_MR0_DLL_RESET_MIRR=0010011001000 -DAC_ROM_MR1_MIRR=0000000100100 -DAC_ROM_MR2_MIRR=0000000001000 -DAC_ROM_MR3_MIRR=0000000000000 -DQUARTER_RATE=0 -DHALF_RATE=0 -DFULL_RATE=1 -DNON_DES_CAL=0 -DAP_MODE=0 -DGUARANTEED_READ_BRINGUP_TEST=0 -DMEM_ADDR_WIDTH=13 -DHARD_PHY=1" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/bin/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/bin/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" 0 0 "Shell" 0 -1 1727588264189 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: UniPHY Sequencer Microcode Compiler" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: UniPHY Sequencer Microcode Compiler" 0 0 "Shell" 0 -1 1727588264190 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Copyright (C) 2018  Intel Corporation. All rights reserved." 0 0 "Shell" 0 -1 1727588264191 ""}
{ "Error" "ac_rom.s ..." "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1727588264192 ""}
{ "Error" "inst_rom.s ..." "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1727588264192 ""}
{ "Error" "hps_AC_ROM.hex ..." "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." 0 0 "Shell" 0 -1 1727588264193 ""}
{ "Error" "hps_inst_ROM.hex ..." "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." 0 0 "Shell" 0 -1 1727588264194 ""}
{ "Error" "sequencer_auto_ac_init.c ..." "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1727588264195 ""}
{ "Error" "sequencer_auto_inst_init.c ..." "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1727588264196 ""}
{ "Error" "sequencer_auto.h ..." "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1727588264198 ""}
{ "Error" "sequencer_auto.h ..." "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1727588264199 ""}
{ "Error" "sequencer_auto_h.sv ..." "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." 0 0 "Shell" 0 -1 1727588264200 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Microcode compilation successful" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Microcode compilation successful" 0 0 "Shell" 0 -1 1727588264202 ""}
{ "Error" "nios2-bsp hal sequencer_bsp .. --default_sections_mapping sequencer_mem --use_bootloader DONT_CHANGE" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds/sdk2/bin" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1727588264203 ""}
{ "Error" "bsp-set-defaults.tcl to set system-dependent settings." "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-bsp: Using /home/bl4z3/apps/intelFPGA_lte/18.1/nios2eds/sdk2/bin" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-bsp: Using /home/bl4z3/apps/intelFPGA_lte/18.1/nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1727588264204 ""}
{ "Error" "settings.bsp exists." "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-bsp: Updating existing BSP because sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-bsp: Updating existing BSP because sequencer_bsp" 0 0 "Shell" 0 -1 1727588264206 ""}
{ "Error" "hps.sopcinfo found in .." "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-bsp: Using SOPC design file .." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-bsp: Using SOPC design file .." 0 0 "Shell" 0 -1 1727588264207 ""}
{ "Error" "bsp-set-defaults.tcl default_sections_mapping sequencer_mem use_bootloader DONT_CHANGE "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-bsp: Running \"nios2-bsp-update-settings --settings sequencer_bsp/settings.bsp --bsp-dir sequencer_bsp --sopc ../hps.sopcinfo --script /home/bl4z3/apps/intelFPGA_lte/18.1/nios2eds/sdk2/bin" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-bsp: Running \"nios2-bsp-update-settings --settings sequencer_bsp/settings.bsp --bsp-dir sequencer_bsp --sopc ../hps.sopcinfo --script /home/bl4z3/apps/intelFPGA_lte/18.1/nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1727588264208 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Updating BSP settings..." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Updating BSP settings..." 0 0 "Shell" 0 -1 1727588264209 ""}
{ "Error" "bsp-set-defaults.tcl default_sections_mapping sequencer_mem use_bootloader DONT_CHANGE" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: nios2-bsp-update-settings --settings sequencer_bsp/settings.bsp --bsp-dir sequencer_bsp --sopc ../hps.sopcinfo --script /home/bl4z3/apps/intelFPGA_lte/18.1/nios2eds/sdk2/bin" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: nios2-bsp-update-settings --settings sequencer_bsp/settings.bsp --bsp-dir sequencer_bsp --sopc ../hps.sopcinfo --script /home/bl4z3/apps/intelFPGA_lte/18.1/nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1727588264209 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Initializing BSP components..." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Initializing BSP components..." 0 0 "Shell" 0 -1 1727588264211 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0:" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0:" 0 0 "Shell" 0 -1 1727588264212 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Finished initializing BSP components. Total time taken = 3 seconds" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Finished initializing BSP components. Total time taken = 3 seconds" 0 0 "Shell" 0 -1 1727588264214 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Searching for BSP components with category: os_software_element" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Searching for BSP components with category: os_software_element" 0 0 "Shell" 0 -1 1727588264216 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Initializing SOPC project local software IP" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Initializing SOPC project local software IP" 0 0 "Shell" 0 -1 1727588264217 ""}
{ "Error" "* matched 5 files in 0.00 seconds" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: \[Info\] /tmp/alt9995_2774436205325280106.dir/0006_s0_gen" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: \[Info\] /tmp/alt9995_2774436205325280106.dir/0006_s0_gen" 0 0 "Shell" 0 -1 1727588264218 ""}
{ "Error" "*_sw.tcl matched 0 files in 0.00 seconds" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: \[Info\] /tmp/alt9995_2774436205325280106.dir/0006_s0_gen/*" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: \[Info\] /tmp/alt9995_2774436205325280106.dir/0006_s0_gen/*" 0 0 "Shell" 0 -1 1727588264219 ""}
{ "Error" "*_sw.tcl matched 0 files in 0.00 seconds" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: \[Info\] /tmp/alt9995_2774436205325280106.dir/0006_s0_gen/ip/**" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: \[Info\] /tmp/alt9995_2774436205325280106.dir/0006_s0_gen/ip/**" 0 0 "Shell" 0 -1 1727588264220 ""}
{ "Error" "*_sw.tcl matched 0 files in 0.00 seconds" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: \[Info\] /tmp/alt9995_2774436205325280106.dir/ip/**" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: \[Info\] /tmp/alt9995_2774436205325280106.dir/ip/**" 0 0 "Shell" 0 -1 1727588264221 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Finished initializing SOPC project local software IP. Total time taken = 2 seconds" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Finished initializing SOPC project local software IP. Total time taken = 2 seconds" 0 0 "Shell" 0 -1 1727588264222 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Searching for BSP components with category: driver_element" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Searching for BSP components with category: driver_element" 0 0 "Shell" 0 -1 1727588264223 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Searching for BSP components with category: software_package_element" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Searching for BSP components with category: software_package_element" 0 0 "Shell" 0 -1 1727588264224 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Loading drivers from ensemble report." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Loading drivers from ensemble report." 0 0 "Shell" 0 -1 1727588264225 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Finished loading drivers from ensemble report." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Finished loading drivers from ensemble report." 0 0 "Shell" 0 -1 1727588264226 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Tcl message: \"No STDIO character device\"" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Tcl message: \"No STDIO character device\"" 0 0 "Shell" 0 -1 1727588264227 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Tcl message: \"No system timer device\"" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Tcl message: \"No system timer device\"" 0 0 "Shell" 0 -1 1727588264228 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Tcl message: \"Default linker sections mapped to sequencer_mem\"" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Tcl message: \"Default linker sections mapped to sequencer_mem\"" 0 0 "Shell" 0 -1 1727588264229 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Default memory regions will not be persisted in BSP Settings File." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Default memory regions will not be persisted in BSP Settings File." 0 0 "Shell" 0 -1 1727588264230 ""}
{ "Error" "settings.bsp"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1727588264231 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: BSP settings updated" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: BSP settings updated" 0 0 "Shell" 0 -1 1727588264231 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generating BSP files..." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generating BSP files..." 0 0 "Shell" 0 -1 1727588264232 ""}
{ "Error" "sequencer_bsp"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generating BSP files in \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generating BSP files in \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1727588264233 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Default memory regions will not be persisted in BSP Settings File." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Default memory regions will not be persisted in BSP Settings File." 0 0 "Shell" 0 -1 1727588264234 ""}
{ "Error" "settings.bsp"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1727588264235 ""}
{ "Error" "summary.html"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1727588264236 ""}
{ "Error" "Makefile"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1727588264237 ""}
{ "Error" "mem_init.mk"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1727588264237 ""}
{ "Error" "linker.x"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1727588264238 ""}
{ "Error" "linker.h"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1727588264239 ""}
{ "Error" "memory.gdb"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1727588264240 ""}
{ "Error" "alt_sys_init.c"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1727588264240 ""}
{ "Error" "system.h"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1727588264241 ""}
{ "Error" "public.mk"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1727588264242 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Finished generating BSP files. Total time taken = 2 seconds" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Finished generating BSP files. Total time taken = 2 seconds" 0 0 "Shell" 0 -1 1727588264243 ""}
{ "Error" "sequencer_bsp"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: BSP files generated in \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: BSP files generated in \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1727588264244 ""}
{ "Error" "nios2-app-generate-makefile --bsp-dir sequencer_bsp --app-dir sequencer --elf-name sequencer.elf --set OBJDUMP_INCLUDE_SOURCE 1 --set APP_CFLAGS_DEFINED_SYMBOLS -DSTACK_POINTER=0x17ff0 --set APP_CFLAGS_OPTIMIZATION "-Os --param max-inline-insns-single=1000 -fno-zero-initialized-in-bss" --set APP_CFLAGS_WARNINGS "-Winline -Wall" --src-files sequencer.c sequencer.h tclrpt.c tclrpt.h sequencer_auto_ac_init.c sequencer_auto_inst_init.c" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds/sdk2/bin" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1727588264245 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: nios2-app-generate-makefile --bsp-dir sequencer_bsp --app-dir sequencer --elf-name sequencer.elf --set OBJDUMP_INCLUDE_SOURCE 1 --set APP_CFLAGS_DEFINED_SYMBOLS -DSTACK_POINTER=0x17ff0 --set APP_CFLAGS_OPTIMIZATION -Os --param max-inline-insns-single=1000 -fno-zero-initialized-in-bss --set APP_CFLAGS_WARNINGS -Winline -Wall --src-files sequencer.c sequencer.h tclrpt.c tclrpt.h sequencer_auto_ac_init.c sequencer_auto_inst_init.c" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: nios2-app-generate-makefile --bsp-dir sequencer_bsp --app-dir sequencer --elf-name sequencer.elf --set OBJDUMP_INCLUDE_SOURCE 1 --set APP_CFLAGS_DEFINED_SYMBOLS -DSTACK_POINTER=0x17ff0 --set APP_CFLAGS_OPTIMIZATION -Os --param max-inline-insns-single=1000 -fno-zero-initialized-in-bss --set APP_CFLAGS_WARNINGS -Winline -Wall --src-files sequencer.c sequencer.h tclrpt.c tclrpt.h sequencer_auto_ac_init.c sequencer_auto_inst_init.c" 0 0 "Shell" 0 -1 1727588264246 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generating application makefile" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generating application makefile" 0 0 "Shell" 0 -1 1727588264248 ""}
{ "Error" "Makefile"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer" 0 0 "Shell" 0 -1 1727588264249 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Application makefile generated" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Application makefile generated" 0 0 "Shell" 0 -1 1727588264250 ""}
{ "Error" "alt_dcache_flush_all.c" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make -C sequencer_bsp clean altera_nios2_qsys_hal_driver_ASM_LIB_SRCS=HAL/src/crt0.S  hal_C_LIB_SRCS=HAL/src/alt_main.c hal_C_LIB_SRCS+=HAL/src/alt_load.c  altera_nios2_qsys_hal_driver_C_LIB_SRCS=HAL/src/altera_nios2_qsys_irq.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src/alt_icache_flush_all.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make -C sequencer_bsp clean altera_nios2_qsys_hal_driver_ASM_LIB_SRCS=HAL/src/crt0.S  hal_C_LIB_SRCS=HAL/src/alt_main.c hal_C_LIB_SRCS+=HAL/src/alt_load.c  altera_nios2_qsys_hal_driver_C_LIB_SRCS=HAL/src/altera_nios2_qsys_irq.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src/alt_icache_flush_all.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src" 0 0 "Shell" 0 -1 1727588264251 ""}
{ "Error" "sequencer_bsp'" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make\[1\]: Entering directory '/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make\[1\]: Entering directory '/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1727588264253 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: \[BSP clean complete\]" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: \[BSP clean complete\]" 0 0 "Shell" 0 -1 1727588264254 ""}
{ "Error" "sequencer_bsp'" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make\[1\]: Leaving directory '/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make\[1\]: Leaving directory '/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1727588264255 ""}
{ "Error" "alt_dcache_flush_all.c" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make -C sequencer clean all altera_nios2_qsys_hal_driver_ASM_LIB_SRCS=HAL/src/crt0.S  hal_C_LIB_SRCS=HAL/src/alt_main.c hal_C_LIB_SRCS+=HAL/src/alt_load.c  altera_nios2_qsys_hal_driver_C_LIB_SRCS=HAL/src/altera_nios2_qsys_irq.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src/alt_icache_flush_all.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make -C sequencer clean all altera_nios2_qsys_hal_driver_ASM_LIB_SRCS=HAL/src/crt0.S  hal_C_LIB_SRCS=HAL/src/alt_main.c hal_C_LIB_SRCS+=HAL/src/alt_load.c  altera_nios2_qsys_hal_driver_C_LIB_SRCS=HAL/src/altera_nios2_qsys_irq.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src/alt_icache_flush_all.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src" 0 0 "Shell" 0 -1 1727588264255 ""}
{ "Error" "sequencer'" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make\[1\]: Entering directory '/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make\[1\]: Entering directory '/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1727588264256 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: \[sequencer clean complete\]" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: \[sequencer clean complete\]" 0 0 "Shell" 0 -1 1727588264257 ""}
{ "Error" "sequencer_bsp" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Building .." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Building .." 0 0 "Shell" 0 -1 1727588264258 ""}
{ "Error" "sequencer_bsp" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make --no-print-directory -C .." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make --no-print-directory -C .." 0 0 "Shell" 0 -1 1727588264258 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling alt_dcache_flush_all.c..." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling alt_dcache_flush_all.c..." 0 0 "Shell" 0 -1 1727588264259 ""}
{ "Error" "alt_dcache_flush_all.c" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_dcache_flush_all.o HAL/src" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_dcache_flush_all.o HAL/src" 0 0 "Shell" 0 -1 1727588264260 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling alt_icache_flush_all.c..." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling alt_icache_flush_all.c..." 0 0 "Shell" 0 -1 1727588264260 ""}
{ "Error" "alt_icache_flush_all.c" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_icache_flush_all.o HAL/src" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_icache_flush_all.o HAL/src" 0 0 "Shell" 0 -1 1727588264261 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling alt_load.c..." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling alt_load.c..." 0 0 "Shell" 0 -1 1727588264262 ""}
{ "Error" "alt_load.c" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_load.o HAL/src" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_load.o HAL/src" 0 0 "Shell" 0 -1 1727588264262 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling alt_main.c..." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling alt_main.c..." 0 0 "Shell" 0 -1 1727588264263 ""}
{ "Error" "alt_main.c" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_main.o HAL/src" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_main.o HAL/src" 0 0 "Shell" 0 -1 1727588264264 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling altera_nios2_qsys_irq.c..." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling altera_nios2_qsys_irq.c..." 0 0 "Shell" 0 -1 1727588264265 ""}
{ "Error" "altera_nios2_qsys_irq.c" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/altera_nios2_qsys_irq.o HAL/src" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/altera_nios2_qsys_irq.o HAL/src" 0 0 "Shell" 0 -1 1727588264266 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling crt0.S..." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling crt0.S..." 0 0 "Shell" 0 -1 1727588264267 ""}
{ "Error" "crt0.S" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -MP -MMD -c   -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global    -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -Wa,-gdwarf2  -o obj/HAL/src/crt0.o HAL/src" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -MP -MMD -c   -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global    -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -Wa,-gdwarf2  -o obj/HAL/src/crt0.o HAL/src" 0 0 "Shell" 0 -1 1727588264268 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling alt_sys_init.c..." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling alt_sys_init.c..." 0 0 "Shell" 0 -1 1727588264268 ""}
{ "Error" "alt_sys_init.o alt_sys_init.c" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj" 0 0 "Shell" 0 -1 1727588264269 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Creating libhal_bsp.a..." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Creating libhal_bsp.a..." 0 0 "Shell" 0 -1 1727588264270 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: rm -f -f libhal_bsp.a" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: rm -f -f libhal_bsp.a" 0 0 "Shell" 0 -1 1727588264271 ""}
{ "Error" "alt_sys_init.o" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-ar -src libhal_bsp.a obj/HAL/src/alt_dcache_flush_all.o obj/HAL/src/alt_icache_flush_all.o obj/HAL/src/alt_load.o obj/HAL/src/alt_main.o obj/HAL/src/altera_nios2_qsys_irq.o obj/HAL/src/crt0.o obj" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-ar -src libhal_bsp.a obj/HAL/src/alt_dcache_flush_all.o obj/HAL/src/alt_icache_flush_all.o obj/HAL/src/alt_load.o obj/HAL/src/alt_main.o obj/HAL/src/altera_nios2_qsys_irq.o obj/HAL/src/crt0.o obj" 0 0 "Shell" 0 -1 1727588264271 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: \[BSP build complete\]" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: \[BSP build complete\]" 0 0 "Shell" 0 -1 1727588264272 ""}
{ "Error" "sequencer.o" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Compiling sequencer.c to obj/default" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Compiling sequencer.c to obj/default" 0 0 "Shell" 0 -1 1727588264273 ""}
{ "Error" "sequencer.o sequencer.c" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: /home/bl4z3/develop/de10nano_wd/gcc-linaro-7.5.0-2019.12-x86_64_arm-linux-gnueabihf/bin/arm-linux-gnueabihf-gcc -xc -MP -MMD -c -I../sequencer_bsp/HAL/inc -I../sequencer_bsp -I../sequencer_bsp/drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -DSTACK_POINTER=0x17ff0  -Os --param max-inline-insns-single=1000 -fno-zero-initialized-in-bss -g -Winline -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global  -o obj/default" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: /home/bl4z3/develop/de10nano_wd/gcc-linaro-7.5.0-2019.12-x86_64_arm-linux-gnueabihf/bin/arm-linux-gnueabihf-gcc -xc -MP -MMD -c -I../sequencer_bsp/HAL/inc -I../sequencer_bsp -I../sequencer_bsp/drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -DSTACK_POINTER=0x17ff0  -Os --param max-inline-insns-single=1000 -fno-zero-initialized-in-bss -g -Winline -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global  -o obj/default" 0 0 "Shell" 0 -1 1727588264274 ""}
{ "Error" "sequencer'" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make\[1\]: Leaving directory '/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make\[1\]: Leaving directory '/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1727588264274 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: WARNING: The BSP persisted OS version \"9.1\" is not available. The default latest BSP version will be used instead." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: WARNING: The BSP persisted OS version \"9.1\" is not available. The default latest BSP version will be used instead." 0 0 "Shell" 0 -1 1727588264275 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: WARNING: The BSP being loaded used OS version \"9.1\". The BSP version \"18.1\" will be used instead." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: WARNING: The BSP being loaded used OS version \"9.1\". The BSP version \"18.1\" will be used instead." 0 0 "Shell" 0 -1 1727588264276 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: arm-linux-gnueabihf-gcc: error: unrecognized command line option ‘-mno-hw-div’; did you mean ‘-fno-wrapv’?" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: arm-linux-gnueabihf-gcc: error: unrecognized command line option ‘-mno-hw-div’; did you mean ‘-fno-wrapv’?" 0 0 "Shell" 0 -1 1727588264276 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: arm-linux-gnueabihf-gcc: error: unrecognized command line option ‘-mno-hw-mul’" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: arm-linux-gnueabihf-gcc: error: unrecognized command line option ‘-mno-hw-mul’" 0 0 "Shell" 0 -1 1727588264276 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: arm-linux-gnueabihf-gcc: error: unrecognized command line option ‘-mno-hw-mulx’" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: arm-linux-gnueabihf-gcc: error: unrecognized command line option ‘-mno-hw-mulx’" 0 0 "Shell" 0 -1 1727588264277 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: arm-linux-gnueabihf-gcc: error: unrecognized command line option ‘-mgpopt=global’; did you mean ‘-Wshadow=global’?" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: arm-linux-gnueabihf-gcc: error: unrecognized command line option ‘-mgpopt=global’; did you mean ‘-Wshadow=global’?" 0 0 "Shell" 0 -1 1727588264277 ""}
{ "Error" "sequencer.o] Error 1" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make\[1\]: *** \[Makefile:781: obj/default" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make\[1\]: *** \[Makefile:781: obj/default" 0 0 "Shell" 0 -1 1727588264278 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make: *** \[Makefile:13: elf\] Error 2" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make: *** \[Makefile:13: elf\] Error 2" 0 0 "Shell" 0 -1 1727588264278 ""}
{ "Error" "hps_sequencer_mem.hex" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: add_fileset_file: No such file /tmp/alt9995_2774436205325280106.dir/0006_s0_gen" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: add_fileset_file: No such file /tmp/alt9995_2774436205325280106.dir/0006_s0_gen" 0 0 "Shell" 0 -1 1727588264279 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 10 or more modules remaining" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 10 or more modules remaining" 0 0 "Shell" 0 -1 1727588264281 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Execution of script generate_hps_sdram.tcl failed" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Execution of script generate_hps_sdram.tcl failed" 0 0 "Shell" 0 -1 1727588264282 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:13 Info:" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:13 Info:" 0 0 "Shell" 0 -1 1727588264282 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: ********************************************************************************************************************" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1727588264283 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces:" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1727588264283 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Use qsys-generate for a simpler command-line interface for generating IP." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Use qsys-generate for a simpler command-line interface for generating IP." 0 0 "Shell" 0 -1 1727588264284 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces:" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1727588264284 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." 0 0 "Shell" 0 -1 1727588264285 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces:" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1727588264285 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: ********************************************************************************************************************" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1727588264286 ""}
{ "Warning" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:18 Warning: Ignored parameter assignment device=5CSEBA6U23I7" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:18 Warning: Ignored parameter assignment device=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1727588264286 ""}
{ "Warning" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:18 Warning: Ignored parameter assignment extended_family_support=true" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:18 Warning: Ignored parameter assignment extended_family_support=true" 0 0 "Shell" 0 -1 1727588264286 ""}
{ "Warning" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" 0 0 "Shell" 0 -1 1727588264287 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Info: hps_sdram.pll_ref_clk: Elaborate: altera_clock_source" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Info: hps_sdram.pll_ref_clk: Elaborate: altera_clock_source" 0 0 "Shell" 0 -1 1727588264287 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Info: hps_sdram.pll_ref_clk:            \$Revision: #1 \$" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Info: hps_sdram.pll_ref_clk:            \$Revision: #1 \$" 0 0 "Shell" 0 -1 1727588264288 ""}
{ "Error" "18 $" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Info: hps_sdram.pll_ref_clk:            \$Date: 2018/07" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Info: hps_sdram.pll_ref_clk:            \$Date: 2018/07" 0 0 "Shell" 0 -1 1727588264288 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Info: hps_sdram.global_reset: Elaborate: altera_reset_source" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Info: hps_sdram.global_reset: Elaborate: altera_reset_source" 0 0 "Shell" 0 -1 1727588264288 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Info: hps_sdram.global_reset:            \$Revision: #1 \$" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Info: hps_sdram.global_reset:            \$Revision: #1 \$" 0 0 "Shell" 0 -1 1727588264289 ""}
{ "Error" "18 $" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Info: hps_sdram.global_reset:            \$Date: 2018/07" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Info: hps_sdram.global_reset:            \$Date: 2018/07" 0 0 "Shell" 0 -1 1727588264289 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Info: hps_sdram.global_reset: Reset is negatively asserted." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Info: hps_sdram.global_reset: Reset is negatively asserted." 0 0 "Shell" 0 -1 1727588264289 ""}
{ "Warning" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Warning: hps_sdram.p0: p0.oct_sharing must be exported, or connected to a matching conduit." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Warning: hps_sdram.p0: p0.oct_sharing must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1727588264290 ""}
{ "Warning" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Warning: hps_sdram.p0: p0.io_int must be exported, or connected to a matching conduit." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Warning: hps_sdram.p0: p0.io_int must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1727588264290 ""}
{ "Warning" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Warning: hps_sdram.sequencer_mem: sequencer_mem.clken1 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Warning: hps_sdram.sequencer_mem: sequencer_mem.clken1 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1727588264290 ""}
{ "Warning" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Warning: hps_sdram.oct: oct.oct must be exported, or connected to a matching conduit." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Warning: hps_sdram.oct: oct.oct must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1727588264291 ""}
{ "Warning" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Warning: hps_sdram.oct: oct.oct_sharing must be exported, or connected to a matching conduit." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Warning: hps_sdram.oct: oct.oct_sharing must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1727588264291 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for SIM_VERILOG" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:26 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1727588264291 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:28 Info: Interconnect is inserted between master s0.mmr_avl and slave c0.csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:28 Info: Interconnect is inserted between master s0.mmr_avl and slave c0.csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1727588264292 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:29 Info: pll_ref_clk: \"hps_sdram\" instantiated altera_avalon_clock_source \"pll_ref_clk\"" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:29 Info: pll_ref_clk: \"hps_sdram\" instantiated altera_avalon_clock_source \"pll_ref_clk\"" 0 0 "Shell" 0 -1 1727588264292 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:29 Info: global_reset: \"hps_sdram\" instantiated altera_avalon_reset_source \"global_reset\"" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:29 Info: global_reset: \"hps_sdram\" instantiated altera_avalon_reset_source \"global_reset\"" 0 0 "Shell" 0 -1 1727588264292 ""}
{ "Error" "verbosity_pkg.sv" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:29 Info: Reusing file /tmp/alt9995_758896053023341693.dir/0021_fpga_interfaces_gen/submodules" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:29 Info: Reusing file /tmp/alt9995_758896053023341693.dir/0021_fpga_interfaces_gen/submodules" 0 0 "Shell" 0 -1 1727588264293 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:30 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:30 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" 0 0 "Shell" 0 -1 1727588264293 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:30 Info: p0: Generating clock pair generator" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:30 Info: p0: Generating clock pair generator" 0 0 "Shell" 0 -1 1727588264293 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:30 Info: p0: Generating hps_sdram_p0_altdqdqs" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:30 Info: p0: Generating hps_sdram_p0_altdqdqs" 0 0 "Shell" 0 -1 1727588264294 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:37 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:37 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" 0 0 "Shell" 0 -1 1727588264294 ""}
{ "Error" "nios2_command_shell.sh make all 2>> stderr.txt":  error: unrecognized command line option ‘-mno-hw-div’; did you mean ‘-fno-wrapv’?" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Error during execution of \"/home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Error during execution of \"/home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1727588264294 ""}
{ "Error" "nios2_command_shell.sh make all 2>> stderr.txt":  error: unrecognized command line option ‘-mno-hw-mul’" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Error during execution of \"/home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Error during execution of \"/home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1727588264295 ""}
{ "Error" "nios2_command_shell.sh make all 2>> stderr.txt":  error: unrecognized command line option ‘-mno-hw-mulx’" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Error during execution of \"/home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Error during execution of \"/home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1727588264295 ""}
{ "Error" "nios2_command_shell.sh make all 2>> stderr.txt":  error: unrecognized command line option ‘-mgpopt=global’; did you mean ‘-Wshadow=global’?" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Error during execution of \"/home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Error during execution of \"/home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1727588264295 ""}
{ "Error" "nios2_command_shell.sh make all 2>> stderr.txt" failed" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Execution of command \"/home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Execution of command \"/home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1727588264296 ""}
{ "Error" "sequencer_auto_inst_init.c -DAC_ROM_USER_ADD_0=0_0000_0000_0000 -DAC_ROM_USER_ADD_1=0_0000_0000_1000 -DAC_ROM_MR0=0010000110001 -DAC_ROM_MR0_CALIB= -DAC_ROM_MR0_DLL_RESET=0010100110000 -DAC_ROM_MR1=0000001000100 -DAC_ROM_MR1_OCD_ENABLE= -DAC_ROM_MR2=0000000010000 -DAC_ROM_MR3=0000000000000 -DAC_ROM_MR0_MIRR=0010001001001 -DAC_ROM_MR0_DLL_RESET_MIRR=0010011001000 -DAC_ROM_MR1_MIRR=0000000100100 -DAC_ROM_MR2_MIRR=0000000001000 -DAC_ROM_MR3_MIRR=0000000000000 -DQUARTER_RATE=0 -DHALF_RATE=0 -DFULL_RATE=1 -DNON_DES_CAL=0 -DAP_MODE=0 -DGUARANTEED_READ_BRINGUP_TEST=0 -DMEM_ADDR_WIDTH=13 -DHARD_PHY=1" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/bin/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/bin/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" 0 0 "Shell" 0 -1 1727588264296 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: UniPHY Sequencer Microcode Compiler" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: UniPHY Sequencer Microcode Compiler" 0 0 "Shell" 0 -1 1727588264296 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Copyright (C) 2018  Intel Corporation. All rights reserved." 0 0 "Shell" 0 -1 1727588264297 ""}
{ "Error" "ac_rom.s ..." "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1727588264297 ""}
{ "Error" "inst_rom.s ..." "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1727588264297 ""}
{ "Error" "hps_AC_ROM.hex ..." "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Writing .." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Writing .." 0 0 "Shell" 0 -1 1727588264298 ""}
{ "Error" "hps_inst_ROM.hex ..." "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Writing .." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Writing .." 0 0 "Shell" 0 -1 1727588264298 ""}
{ "Error" "sequencer_auto_ac_init.c ..." "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1727588264299 ""}
{ "Error" "sequencer_auto_inst_init.c ..." "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1727588264299 ""}
{ "Error" "sequencer_auto.h ..." "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1727588264299 ""}
{ "Error" "sequencer_auto.h ..." "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1727588264300 ""}
{ "Error" "sequencer_auto_h.sv ..." "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Writing .." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Writing .." 0 0 "Shell" 0 -1 1727588264300 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Microcode compilation successful" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Microcode compilation successful" 0 0 "Shell" 0 -1 1727588264300 ""}
{ "Error" "nios2-bsp hal sequencer_bsp .. --default_sections_mapping sequencer_mem --use_bootloader DONT_CHANGE" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds/sdk2/bin" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1727588264301 ""}
{ "Error" "bsp-set-defaults.tcl to set system-dependent settings." "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-bsp: Using /home/bl4z3/apps/intelFPGA_lte/18.1/nios2eds/sdk2/bin" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-bsp: Using /home/bl4z3/apps/intelFPGA_lte/18.1/nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1727588264301 ""}
{ "Error" "settings.bsp exists." "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-bsp: Updating existing BSP because sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-bsp: Updating existing BSP because sequencer_bsp" 0 0 "Shell" 0 -1 1727588264302 ""}
{ "Error" "hps.sopcinfo found in .." "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-bsp: Using SOPC design file .." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-bsp: Using SOPC design file .." 0 0 "Shell" 0 -1 1727588264302 ""}
{ "Error" "bsp-set-defaults.tcl default_sections_mapping sequencer_mem use_bootloader DONT_CHANGE "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-bsp: Running \"nios2-bsp-update-settings --settings sequencer_bsp/settings.bsp --bsp-dir sequencer_bsp --sopc ../hps.sopcinfo --script /home/bl4z3/apps/intelFPGA_lte/18.1/nios2eds/sdk2/bin" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-bsp: Running \"nios2-bsp-update-settings --settings sequencer_bsp/settings.bsp --bsp-dir sequencer_bsp --sopc ../hps.sopcinfo --script /home/bl4z3/apps/intelFPGA_lte/18.1/nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1727588264302 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Updating BSP settings..." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Updating BSP settings..." 0 0 "Shell" 0 -1 1727588264303 ""}
{ "Error" "bsp-set-defaults.tcl default_sections_mapping sequencer_mem use_bootloader DONT_CHANGE" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: nios2-bsp-update-settings --settings sequencer_bsp/settings.bsp --bsp-dir sequencer_bsp --sopc ../hps.sopcinfo --script /home/bl4z3/apps/intelFPGA_lte/18.1/nios2eds/sdk2/bin" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: nios2-bsp-update-settings --settings sequencer_bsp/settings.bsp --bsp-dir sequencer_bsp --sopc ../hps.sopcinfo --script /home/bl4z3/apps/intelFPGA_lte/18.1/nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1727588264303 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Initializing BSP components..." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Initializing BSP components..." 0 0 "Shell" 0 -1 1727588264304 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0:" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0:" 0 0 "Shell" 0 -1 1727588264304 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Finished initializing BSP components. Total time taken = 3 seconds" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Finished initializing BSP components. Total time taken = 3 seconds" 0 0 "Shell" 0 -1 1727588264304 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Searching for BSP components with category: os_software_element" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Searching for BSP components with category: os_software_element" 0 0 "Shell" 0 -1 1727588264304 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Initializing SOPC project local software IP" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Initializing SOPC project local software IP" 0 0 "Shell" 0 -1 1727588264305 ""}
{ "Error" "* matched 5 files in 0.00 seconds" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: \[Info\] /tmp/alt9995_2774436205325280106.dir/0006_s0_gen" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: \[Info\] /tmp/alt9995_2774436205325280106.dir/0006_s0_gen" 0 0 "Shell" 0 -1 1727588264305 ""}
{ "Error" "*_sw.tcl matched 0 files in 0.00 seconds" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: \[Info\] /tmp/alt9995_2774436205325280106.dir/0006_s0_gen/*" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: \[Info\] /tmp/alt9995_2774436205325280106.dir/0006_s0_gen/*" 0 0 "Shell" 0 -1 1727588264305 ""}
{ "Error" "*_sw.tcl matched 0 files in 0.00 seconds" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: \[Info\] /tmp/alt9995_2774436205325280106.dir/0006_s0_gen/ip/**" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: \[Info\] /tmp/alt9995_2774436205325280106.dir/0006_s0_gen/ip/**" 0 0 "Shell" 0 -1 1727588264306 ""}
{ "Error" "*_sw.tcl matched 0 files in 0.00 seconds" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: \[Info\] /tmp/alt9995_2774436205325280106.dir/ip/**" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: \[Info\] /tmp/alt9995_2774436205325280106.dir/ip/**" 0 0 "Shell" 0 -1 1727588264306 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Finished initializing SOPC project local software IP. Total time taken = 2 seconds" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Finished initializing SOPC project local software IP. Total time taken = 2 seconds" 0 0 "Shell" 0 -1 1727588264306 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Searching for BSP components with category: driver_element" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Searching for BSP components with category: driver_element" 0 0 "Shell" 0 -1 1727588264307 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Searching for BSP components with category: software_package_element" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Searching for BSP components with category: software_package_element" 0 0 "Shell" 0 -1 1727588264307 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Loading drivers from ensemble report." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Loading drivers from ensemble report." 0 0 "Shell" 0 -1 1727588264307 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Finished loading drivers from ensemble report." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Finished loading drivers from ensemble report." 0 0 "Shell" 0 -1 1727588264308 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Tcl message: \"No STDIO character device\"" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Tcl message: \"No STDIO character device\"" 0 0 "Shell" 0 -1 1727588264308 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Tcl message: \"No system timer device\"" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Tcl message: \"No system timer device\"" 0 0 "Shell" 0 -1 1727588264308 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Tcl message: \"Default linker sections mapped to sequencer_mem\"" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Tcl message: \"Default linker sections mapped to sequencer_mem\"" 0 0 "Shell" 0 -1 1727588264309 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Default memory regions will not be persisted in BSP Settings File." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Default memory regions will not be persisted in BSP Settings File." 0 0 "Shell" 0 -1 1727588264309 ""}
{ "Error" "settings.bsp"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1727588264331 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: BSP settings updated" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: BSP settings updated" 0 0 "Shell" 0 -1 1727588264332 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generating BSP files..." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generating BSP files..." 0 0 "Shell" 0 -1 1727588264333 ""}
{ "Error" "sequencer_bsp"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generating BSP files in \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generating BSP files in \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1727588264333 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Default memory regions will not be persisted in BSP Settings File." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Default memory regions will not be persisted in BSP Settings File." 0 0 "Shell" 0 -1 1727588264334 ""}
{ "Error" "settings.bsp"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1727588264334 ""}
{ "Error" "summary.html"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1727588264335 ""}
{ "Error" "Makefile"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1727588264335 ""}
{ "Error" "mem_init.mk"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1727588264336 ""}
{ "Error" "linker.x"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1727588264336 ""}
{ "Error" "linker.h"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1727588264337 ""}
{ "Error" "memory.gdb"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1727588264337 ""}
{ "Error" "alt_sys_init.c"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1727588264337 ""}
{ "Error" "system.h"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1727588264338 ""}
{ "Error" "public.mk"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1727588264338 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Finished generating BSP files. Total time taken = 2 seconds" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Finished generating BSP files. Total time taken = 2 seconds" 0 0 "Shell" 0 -1 1727588264338 ""}
{ "Error" "sequencer_bsp"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: BSP files generated in \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: BSP files generated in \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1727588264339 ""}
{ "Error" "nios2-app-generate-makefile --bsp-dir sequencer_bsp --app-dir sequencer --elf-name sequencer.elf --set OBJDUMP_INCLUDE_SOURCE 1 --set APP_CFLAGS_DEFINED_SYMBOLS -DSTACK_POINTER=0x17ff0 --set APP_CFLAGS_OPTIMIZATION "-Os --param max-inline-insns-single=1000 -fno-zero-initialized-in-bss" --set APP_CFLAGS_WARNINGS "-Winline -Wall" --src-files sequencer.c sequencer.h tclrpt.c tclrpt.h sequencer_auto_ac_init.c sequencer_auto_inst_init.c" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds/sdk2/bin" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1727588264339 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: nios2-app-generate-makefile --bsp-dir sequencer_bsp --app-dir sequencer --elf-name sequencer.elf --set OBJDUMP_INCLUDE_SOURCE 1 --set APP_CFLAGS_DEFINED_SYMBOLS -DSTACK_POINTER=0x17ff0 --set APP_CFLAGS_OPTIMIZATION -Os --param max-inline-insns-single=1000 -fno-zero-initialized-in-bss --set APP_CFLAGS_WARNINGS -Winline -Wall --src-files sequencer.c sequencer.h tclrpt.c tclrpt.h sequencer_auto_ac_init.c sequencer_auto_inst_init.c" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: nios2-app-generate-makefile --bsp-dir sequencer_bsp --app-dir sequencer --elf-name sequencer.elf --set OBJDUMP_INCLUDE_SOURCE 1 --set APP_CFLAGS_DEFINED_SYMBOLS -DSTACK_POINTER=0x17ff0 --set APP_CFLAGS_OPTIMIZATION -Os --param max-inline-insns-single=1000 -fno-zero-initialized-in-bss --set APP_CFLAGS_WARNINGS -Winline -Wall --src-files sequencer.c sequencer.h tclrpt.c tclrpt.h sequencer_auto_ac_init.c sequencer_auto_inst_init.c" 0 0 "Shell" 0 -1 1727588264339 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generating application makefile" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generating application makefile" 0 0 "Shell" 0 -1 1727588264340 ""}
{ "Error" "Makefile"" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Generated file \"/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software/sequencer" 0 0 "Shell" 0 -1 1727588264340 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Application makefile generated" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: INFO: Application makefile generated" 0 0 "Shell" 0 -1 1727588264340 ""}
{ "Error" "alt_dcache_flush_all.c" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: make -C sequencer_bsp clean altera_nios2_qsys_hal_driver_ASM_LIB_SRCS=HAL/src/crt0.S  hal_C_LIB_SRCS=HAL/src/alt_main.c hal_C_LIB_SRCS+=HAL/src/alt_load.c  altera_nios2_qsys_hal_driver_C_LIB_SRCS=HAL/src/altera_nios2_qsys_irq.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src/alt_icache_flush_all.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: make -C sequencer_bsp clean altera_nios2_qsys_hal_driver_ASM_LIB_SRCS=HAL/src/crt0.S  hal_C_LIB_SRCS=HAL/src/alt_main.c hal_C_LIB_SRCS+=HAL/src/alt_load.c  altera_nios2_qsys_hal_driver_C_LIB_SRCS=HAL/src/altera_nios2_qsys_irq.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src/alt_icache_flush_all.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src" 0 0 "Shell" 0 -1 1727588264341 ""}
{ "Error" "sequencer_bsp'" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: make\[1\]: Entering directory '/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: make\[1\]: Entering directory '/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1727588264341 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: \[BSP clean complete\]" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: \[BSP clean complete\]" 0 0 "Shell" 0 -1 1727588264341 ""}
{ "Error" "sequencer_bsp'" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: make\[1\]: Leaving directory '/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: make\[1\]: Leaving directory '/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1727588264342 ""}
{ "Error" "alt_dcache_flush_all.c" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: make -C sequencer clean all altera_nios2_qsys_hal_driver_ASM_LIB_SRCS=HAL/src/crt0.S  hal_C_LIB_SRCS=HAL/src/alt_main.c hal_C_LIB_SRCS+=HAL/src/alt_load.c  altera_nios2_qsys_hal_driver_C_LIB_SRCS=HAL/src/altera_nios2_qsys_irq.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src/alt_icache_flush_all.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: make -C sequencer clean all altera_nios2_qsys_hal_driver_ASM_LIB_SRCS=HAL/src/crt0.S  hal_C_LIB_SRCS=HAL/src/alt_main.c hal_C_LIB_SRCS+=HAL/src/alt_load.c  altera_nios2_qsys_hal_driver_C_LIB_SRCS=HAL/src/altera_nios2_qsys_irq.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src/alt_icache_flush_all.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src" 0 0 "Shell" 0 -1 1727588264342 ""}
{ "Error" "sequencer'" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: make\[1\]: Entering directory '/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: make\[1\]: Entering directory '/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1727588264342 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: \[sequencer clean complete\]" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: \[sequencer clean complete\]" 0 0 "Shell" 0 -1 1727588264343 ""}
{ "Error" "sequencer_bsp" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Building .." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Building .." 0 0 "Shell" 0 -1 1727588264343 ""}
{ "Error" "sequencer_bsp" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: make --no-print-directory -C .." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: make --no-print-directory -C .." 0 0 "Shell" 0 -1 1727588264343 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Compiling alt_dcache_flush_all.c..." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Compiling alt_dcache_flush_all.c..." 0 0 "Shell" 0 -1 1727588264343 ""}
{ "Error" "alt_dcache_flush_all.c" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_dcache_flush_all.o HAL/src" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_dcache_flush_all.o HAL/src" 0 0 "Shell" 0 -1 1727588264344 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Compiling alt_icache_flush_all.c..." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Compiling alt_icache_flush_all.c..." 0 0 "Shell" 0 -1 1727588264344 ""}
{ "Error" "alt_icache_flush_all.c" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_icache_flush_all.o HAL/src" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_icache_flush_all.o HAL/src" 0 0 "Shell" 0 -1 1727588264344 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Compiling alt_load.c..." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Compiling alt_load.c..." 0 0 "Shell" 0 -1 1727588264345 ""}
{ "Error" "alt_load.c" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_load.o HAL/src" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_load.o HAL/src" 0 0 "Shell" 0 -1 1727588264345 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Compiling alt_main.c..." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Compiling alt_main.c..." 0 0 "Shell" 0 -1 1727588264345 ""}
{ "Error" "alt_main.c" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_main.o HAL/src" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_main.o HAL/src" 0 0 "Shell" 0 -1 1727588264346 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Compiling altera_nios2_qsys_irq.c..." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Compiling altera_nios2_qsys_irq.c..." 0 0 "Shell" 0 -1 1727588264346 ""}
{ "Error" "altera_nios2_qsys_irq.c" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/altera_nios2_qsys_irq.o HAL/src" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/altera_nios2_qsys_irq.o HAL/src" 0 0 "Shell" 0 -1 1727588264346 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Compiling crt0.S..." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Compiling crt0.S..." 0 0 "Shell" 0 -1 1727588264347 ""}
{ "Error" "crt0.S" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-elf-gcc -MP -MMD -c   -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global    -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -Wa,-gdwarf2  -o obj/HAL/src/crt0.o HAL/src" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-elf-gcc -MP -MMD -c   -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global    -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -Wa,-gdwarf2  -o obj/HAL/src/crt0.o HAL/src" 0 0 "Shell" 0 -1 1727588264347 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Compiling alt_sys_init.c..." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Compiling alt_sys_init.c..." 0 0 "Shell" 0 -1 1727588264347 ""}
{ "Error" "alt_sys_init.o alt_sys_init.c" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj" 0 0 "Shell" 0 -1 1727588264348 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Creating libhal_bsp.a..." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Creating libhal_bsp.a..." 0 0 "Shell" 0 -1 1727588264348 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: rm -f -f libhal_bsp.a" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: rm -f -f libhal_bsp.a" 0 0 "Shell" 0 -1 1727588264348 ""}
{ "Error" "alt_sys_init.o" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-elf-ar -src libhal_bsp.a obj/HAL/src/alt_dcache_flush_all.o obj/HAL/src/alt_icache_flush_all.o obj/HAL/src/alt_load.o obj/HAL/src/alt_main.o obj/HAL/src/altera_nios2_qsys_irq.o obj/HAL/src/crt0.o obj" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: nios2-elf-ar -src libhal_bsp.a obj/HAL/src/alt_dcache_flush_all.o obj/HAL/src/alt_icache_flush_all.o obj/HAL/src/alt_load.o obj/HAL/src/alt_main.o obj/HAL/src/altera_nios2_qsys_irq.o obj/HAL/src/crt0.o obj" 0 0 "Shell" 0 -1 1727588264349 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: \[BSP build complete\]" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: \[BSP build complete\]" 0 0 "Shell" 0 -1 1727588264349 ""}
{ "Error" "sequencer.o" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Compiling sequencer.c to obj/default" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: Info: Compiling sequencer.c to obj/default" 0 0 "Shell" 0 -1 1727588264349 ""}
{ "Error" "sequencer.o sequencer.c" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: /home/bl4z3/develop/de10nano_wd/gcc-linaro-7.5.0-2019.12-x86_64_arm-linux-gnueabihf/bin/arm-linux-gnueabihf-gcc -xc -MP -MMD -c -I../sequencer_bsp/HAL/inc -I../sequencer_bsp -I../sequencer_bsp/drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -DSTACK_POINTER=0x17ff0  -Os --param max-inline-insns-single=1000 -fno-zero-initialized-in-bss -g -Winline -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global  -o obj/default" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: /home/bl4z3/develop/de10nano_wd/gcc-linaro-7.5.0-2019.12-x86_64_arm-linux-gnueabihf/bin/arm-linux-gnueabihf-gcc -xc -MP -MMD -c -I../sequencer_bsp/HAL/inc -I../sequencer_bsp -I../sequencer_bsp/drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -DSTACK_POINTER=0x17ff0  -Os --param max-inline-insns-single=1000 -fno-zero-initialized-in-bss -g -Winline -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global  -o obj/default" 0 0 "Shell" 0 -1 1727588264350 ""}
{ "Error" "sequencer'" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: make\[1\]: Leaving directory '/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: make\[1\]: Leaving directory '/tmp/alt9995_2774436205325280106.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1727588264350 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: WARNING: The BSP persisted OS version \"9.1\" is not available. The default latest BSP version will be used instead." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: WARNING: The BSP persisted OS version \"9.1\" is not available. The default latest BSP version will be used instead." 0 0 "Shell" 0 -1 1727588264350 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: WARNING: The BSP being loaded used OS version \"9.1\". The BSP version \"18.1\" will be used instead." {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: WARNING: The BSP being loaded used OS version \"9.1\". The BSP version \"18.1\" will be used instead." 0 0 "Shell" 0 -1 1727588264351 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: arm-linux-gnueabihf-gcc: error: unrecognized command line option ‘-mno-hw-div’; did you mean ‘-fno-wrapv’?" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: arm-linux-gnueabihf-gcc: error: unrecognized command line option ‘-mno-hw-div’; did you mean ‘-fno-wrapv’?" 0 0 "Shell" 0 -1 1727588264351 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: arm-linux-gnueabihf-gcc: error: unrecognized command line option ‘-mno-hw-mul’" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: arm-linux-gnueabihf-gcc: error: unrecognized command line option ‘-mno-hw-mul’" 0 0 "Shell" 0 -1 1727588264351 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: arm-linux-gnueabihf-gcc: error: unrecognized command line option ‘-mno-hw-mulx’" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: arm-linux-gnueabihf-gcc: error: unrecognized command line option ‘-mno-hw-mulx’" 0 0 "Shell" 0 -1 1727588264352 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: arm-linux-gnueabihf-gcc: error: unrecognized command line option ‘-mgpopt=global’; did you mean ‘-Wshadow=global’?" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: arm-linux-gnueabihf-gcc: error: unrecognized command line option ‘-mgpopt=global’; did you mean ‘-Wshadow=global’?" 0 0 "Shell" 0 -1 1727588264352 ""}
{ "Error" "sequencer.o] Error 1" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: make\[1\]: *** \[Makefile:781: obj/default" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: make\[1\]: *** \[Makefile:781: obj/default" 0 0 "Shell" 0 -1 1727588264352 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: make: *** \[Makefile:13: elf\] Error 2" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: make: *** \[Makefile:13: elf\] Error 2" 0 0 "Shell" 0 -1 1727588264353 ""}
{ "Error" "hps_sequencer_mem.hex" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: add_fileset_file: No such file /tmp/alt9995_2774436205325280106.dir/0006_s0_gen" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: s0: add_fileset_file: No such file /tmp/alt9995_2774436205325280106.dir/0006_s0_gen" 0 0 "Shell" 0 -1 1727588264353 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: while executing" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: while executing" 0 0 "Shell" 0 -1 1727588264353 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" 0 0 "Shell" 0 -1 1727588264354 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: (\"foreach\" body line 4)" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: (\"foreach\" body line 4)" 0 0 "Shell" 0 -1 1727588264354 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1727588264354 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: \"foreach file_pathname \$return_files_sw \{" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: \"foreach file_pathname \$return_files_sw \{" 0 0 "Shell" 0 -1 1727588264355 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces:         _dprint 1 \"Preparing to add \$file_pathname\"" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces:         _dprint 1 \"Preparing to add \$file_pathname\"" 0 0 "Shell" 0 -1 1727588264355 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces:         set file_name \[file tail \$file_pathname\]" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces:         set file_name \[file tail \$file_pathname\]" 0 0 "Shell" 0 -1 1727588264355 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces:         add_fileset_file \$...\"" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces:         add_fileset_file \$...\"" 0 0 "Shell" 0 -1 1727588264355 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: (procedure \"generate_sw\" line 18)" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: (procedure \"generate_sw\" line 18)" 0 0 "Shell" 0 -1 1727588264356 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1727588264356 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: \"generate_sw \$name \$fileset\"" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: \"generate_sw \$name \$fileset\"" 0 0 "Shell" 0 -1 1727588264356 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: (procedure \"generate_files\" line 37)" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: (procedure \"generate_files\" line 37)" 0 0 "Shell" 0 -1 1727588264357 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1727588264357 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: \"generate_files \$name SIM_VERILOG\"" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: \"generate_files \$name SIM_VERILOG\"" 0 0 "Shell" 0 -1 1727588264357 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: (procedure \"generate_verilog_sim\" line 3)" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: (procedure \"generate_verilog_sim\" line 3)" 0 0 "Shell" 0 -1 1727588264358 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1727588264358 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: \"generate_verilog_sim altera_mem_if_hhp_qseq_top\"" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: \"generate_verilog_sim altera_mem_if_hhp_qseq_top\"" 0 0 "Shell" 0 -1 1727588264358 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Info: s0: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"s0\"" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Info: s0: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"s0\"" 0 0 "Shell" 0 -1 1727588264359 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: Generation stopped, 10 or more modules remaining" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Error: Generation stopped, 10 or more modules remaining" 0 0 "Shell" 0 -1 1727588264359 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Info: hps_sdram: Done \"hps_sdram\" with 16 modules, 61 files" {  } {  } 0 0 "2024.09.29.01:37:44 Error: fpga_interfaces: 2024.09.29.01:37:44 Info: hps_sdram: Done \"hps_sdram\" with 16 modules, 61 files" 0 0 "Shell" 0 -1 1727588264359 ""}
{ "Info" "" "" "2024.09.29.01:37:44 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2024.09.29.01:37:44 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1727588264566 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: Generation stopped, 102 or more modules remaining" {  } {  } 0 0 "2024.09.29.01:37:44 Error: Generation stopped, 102 or more modules remaining" 0 0 "Shell" 0 -1 1727588264582 ""}
{ "Info" "" "" "2024.09.29.01:37:44 Info: soc_system: Done \"soc_system\" with 62 modules, 114 files" {  } {  } 0 0 "2024.09.29.01:37:44 Info: soc_system: Done \"soc_system\" with 62 modules, 114 files" 0 0 "Shell" 0 -1 1727588264582 ""}
{ "Error" "" "" "2024.09.29.01:37:44 Error: qsys-generate failed with exit code 1: 263 Errors, 4 Warnings" {  } {  } 0 0 "2024.09.29.01:37:44 Error: qsys-generate failed with exit code 1: 263 Errors, 4 Warnings" 0 0 "Shell" 0 -1 1727588264632 ""}
{ "Info" "" "" "2024.09.29.01:37:44 Info: Finished: Create simulation model" {  } {  } 0 0 "2024.09.29.01:37:44 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1727588264632 ""}
{ "Info" "" "" "2024.09.29.01:37:44 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2024.09.29.01:37:44 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1727588264632 ""}
{ "Info" " --use-relative-paths=true" "" "2024.09.29.01:37:44 Info: sim-script-gen --spd=/home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/soc_system.spd --output-directory=/home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2024.09.29.01:37:44 Info: sim-script-gen --spd=/home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/soc_system.spd --output-directory=/home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1727588264633 ""}
{ "Info" " --use-relative-paths=true" "" "2024.09.29.01:37:44 Info: Doing: ip-make-simscript --spd=/home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/soc_system.spd --output-directory=/home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2024.09.29.01:37:44 Info: Doing: ip-make-simscript --spd=/home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/soc_system.spd --output-directory=/home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1727588264639 ""}
{ "Info" " directory:" "" "2024.09.29.01:37:45 Info: Generating the following file(s) for MODELSIM simulator in /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Generating the following file(s) for MODELSIM simulator in /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1727588265527 ""}
{ "Info" "msim_setup.tcl" "" "2024.09.29.01:37:45 Info:     mentor" {  } {  } 0 0 "2024.09.29.01:37:45 Info:     mentor" 0 0 "Shell" 0 -1 1727588265527 ""}
{ "Info" " directory:" "" "2024.09.29.01:37:45 Info: Generating the following file(s) for VCS simulator in /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Generating the following file(s) for VCS simulator in /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1727588265537 ""}
{ "Info" "vcs_setup.sh" "" "2024.09.29.01:37:45 Info:     synopsys/vcs" {  } {  } 0 0 "2024.09.29.01:37:45 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1727588265538 ""}
{ "Info" " directory:" "" "2024.09.29.01:37:45 Info: Generating the following file(s) for VCSMX simulator in /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Generating the following file(s) for VCSMX simulator in /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1727588265545 ""}
{ "Info" "synopsys_sim.setup" "" "2024.09.29.01:37:45 Info:     synopsys/vcsmx" {  } {  } 0 0 "2024.09.29.01:37:45 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1727588265545 ""}
{ "Info" "vcsmx_setup.sh" "" "2024.09.29.01:37:45 Info:     synopsys/vcsmx" {  } {  } 0 0 "2024.09.29.01:37:45 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1727588265545 ""}
{ "Info" " directory:" "" "2024.09.29.01:37:45 Info: Generating the following file(s) for NCSIM simulator in /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Generating the following file(s) for NCSIM simulator in /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1727588265560 ""}
{ "Info" "cds.lib" "" "2024.09.29.01:37:45 Info:     cadence" {  } {  } 0 0 "2024.09.29.01:37:45 Info:     cadence" 0 0 "Shell" 0 -1 1727588265560 ""}
{ "Info" "hdl.var" "" "2024.09.29.01:37:45 Info:     cadence" {  } {  } 0 0 "2024.09.29.01:37:45 Info:     cadence" 0 0 "Shell" 0 -1 1727588265562 ""}
{ "Info" "ncsim_setup.sh" "" "2024.09.29.01:37:45 Info:     cadence" {  } {  } 0 0 "2024.09.29.01:37:45 Info:     cadence" 0 0 "Shell" 0 -1 1727588265562 ""}
{ "Info" " directory" "" "2024.09.29.01:37:45 Info:     27 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2024.09.29.01:37:45 Info:     27 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1727588265562 ""}
{ "Info" " directory:" "" "2024.09.29.01:37:45 Info: Generating the following file(s) for RIVIERA simulator in /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Generating the following file(s) for RIVIERA simulator in /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1727588265568 ""}
{ "Info" "rivierapro_setup.tcl" "" "2024.09.29.01:37:45 Info:     aldec" {  } {  } 0 0 "2024.09.29.01:37:45 Info:     aldec" 0 0 "Shell" 0 -1 1727588265568 ""}
{ "Info" "." "" "2024.09.29.01:37:45 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2024.09.29.01:37:45 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1727588265568 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2024.09.29.01:37:45 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1727588265568 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2024.09.29.01:37:45 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1727588265568 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1727588265568 ""}
{ "Info" "soc_system --family="Cyclone V" --part=5CSEBA6U23I7" "" "2024.09.29.01:37:45 Info: qsys-generate /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system.qsys --block-symbol-file --output-directory=/home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2024.09.29.01:37:45 Info: qsys-generate /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system.qsys --block-symbol-file --output-directory=/home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1727588265568 ""}
{ "Info" "soc_system.qsys" "" "2024.09.29.01:37:45 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1727588265571 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Reading input file" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Reading input file" 0 0 "Shell" 0 -1 1727588265582 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Adding ILC \[interrupt_latency_counter 18.1\]" 0 0 "Shell" 0 -1 1727588265583 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Parameterizing module ILC" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1727588265583 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Adding button_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1727588265583 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Parameterizing module button_pio" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1727588265583 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1727588265584 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Parameterizing module clk_0" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1727588265584 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1727588265584 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1727588265584 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1727588265584 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1727588265584 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1727588265585 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1727588265585 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1727588265585 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Parameterizing module hps_0" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1727588265587 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1727588265590 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1727588265590 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1727588265591 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1727588265591 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1727588265591 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Parameterizing module led_pio" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1727588265591 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" 0 0 "Shell" 0 -1 1727588265591 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1727588265591 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1727588265592 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1727588265592 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Building connections" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Building connections" 0 0 "Shell" 0 -1 1727588265592 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Parameterizing connections" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1727588265593 ""}
{ "Info" "" "" "2024.09.29.01:37:45 Info: Validating" {  } {  } 0 0 "2024.09.29.01:37:45 Info: Validating" 0 0 "Shell" 0 -1 1727588265594 ""}
{ "Info" "" "" "2024.09.29.01:37:51 Info: Done reading input file" {  } {  } 0 0 "2024.09.29.01:37:51 Info: Done reading input file" 0 0 "Shell" 0 -1 1727588271389 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.09.29.01:37:53 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1727588273021 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.09.29.01:37:53 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1727588273021 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2024.09.29.01:37:53 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1727588273021 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2024.09.29.01:37:53 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1727588273022 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board\n2024.09.29.01:37:53 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2024.09.29.01:37:53 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board\n2024.09.29.01:37:53 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1727588273023 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2024.09.29.01:37:53 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1727588273023 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.09.29.01:37:53 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1727588273459 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Finished: Create block symbol file (.bsf)\n2024.09.29.01:37:53 Info:" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Finished: Create block symbol file (.bsf)\n2024.09.29.01:37:53 Info:" 0 0 "Shell" 0 -1 1727588273459 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1727588273459 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSEBA6U23I7" "" "2024.09.29.01:37:53 Info: qsys-generate /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system.qsys --synthesis=VERILOG --output-directory=/home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system" {  } {  } 0 0 "2024.09.29.01:37:53 Info: qsys-generate /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system.qsys --synthesis=VERILOG --output-directory=/home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system" 0 0 "Shell" 0 -1 1727588273460 ""}
{ "Info" "soc_system.qsys" "" "2024.09.29.01:37:53 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1727588273466 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Reading input file" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Reading input file" 0 0 "Shell" 0 -1 1727588273477 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Adding ILC \[interrupt_latency_counter 18.1\]" 0 0 "Shell" 0 -1 1727588273478 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Parameterizing module ILC" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1727588273479 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Adding button_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1727588273479 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Parameterizing module button_pio" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1727588273479 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1727588273479 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Parameterizing module clk_0" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1727588273479 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1727588273479 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1727588273479 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1727588273480 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1727588273480 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1727588273480 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1727588273480 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1727588273480 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Parameterizing module hps_0" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1727588273482 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1727588273485 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1727588273485 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1727588273485 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1727588273485 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1727588273485 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Parameterizing module led_pio" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1727588273486 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" 0 0 "Shell" 0 -1 1727588273486 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1727588273486 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1727588273486 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1727588273486 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Building connections" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Building connections" 0 0 "Shell" 0 -1 1727588273486 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Parameterizing connections" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1727588273488 ""}
{ "Info" "" "" "2024.09.29.01:37:53 Info: Validating" {  } {  } 0 0 "2024.09.29.01:37:53 Info: Validating" 0 0 "Shell" 0 -1 1727588273488 ""}
{ "Info" "" "" "2024.09.29.01:37:59 Info: Done reading input file" {  } {  } 0 0 "2024.09.29.01:37:59 Info: Done reading input file" 0 0 "Shell" 0 -1 1727588279116 ""}
{ "Info" "" "" "2024.09.29.01:38:00 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.09.29.01:38:00 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1727588280706 ""}
{ "Info" "" "" "2024.09.29.01:38:00 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.09.29.01:38:00 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1727588280707 ""}
{ "Info" "" "" "2024.09.29.01:38:00 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2024.09.29.01:38:00 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1727588280707 ""}
{ "Info" "" "" "2024.09.29.01:38:00 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2024.09.29.01:38:00 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1727588280707 ""}
{ "Info" "" "" "2024.09.29.01:38:00 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2024.09.29.01:38:00 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1727588280709 ""}
{ "Info" "" "" "2024.09.29.01:38:00 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2024.09.29.01:38:00 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1727588280710 ""}
{ "Info" "" "" "2024.09.29.01:38:00 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2024.09.29.01:38:00 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1727588280710 ""}
{ "Info" "" "" "2024.09.29.01:38:14 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2024.09.29.01:38:14 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1727588294723 ""}
{ "Info" "" "" "2024.09.29.01:38:16 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2024.09.29.01:38:16 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1727588296961 ""}
{ "Info" "" "" "2024.09.29.01:38:17 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2024.09.29.01:38:17 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1727588297872 ""}
{ "Info" "" "" "2024.09.29.01:38:18 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2024.09.29.01:38:18 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1727588298132 ""}
{ "Info" "" "" "2024.09.29.01:38:18 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.\n2024.09.29.01:38:18 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.\n2024.09.29.01:38:18 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2024.09.29.01:38:18 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.\n2024.09.29.01:38:18 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.\n2024.09.29.01:38:18 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1727588298132 ""}
{ "Warning" "" "" "2024.09.29.01:38:18 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2024.09.29.01:38:18 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1727588298371 ""}
{ "Warning" "" "" "2024.09.29.01:38:18 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2024.09.29.01:38:18 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1727588298371 ""}
{ "Warning" "" "" "2024.09.29.01:38:18 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2024.09.29.01:38:18 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1727588298371 ""}
{ "Warning" "" "" "2024.09.29.01:38:18 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2024.09.29.01:38:18 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1727588298372 ""}
{ "Info" "" "" "2024.09.29.01:38:21 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2024.09.29.01:38:21 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1727588301396 ""}
{ "Info" "" "" "2024.09.29.01:38:21 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2024.09.29.01:38:21 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1727588301457 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2024.09.29.01:38:21 Info: button_pio:   Generation command is \[exec /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/bin/perl -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/europa -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt9995_758896053023341693.dir/0024_button_pio_gen/ --quartus_dir=/home/bl4z3/apps/intelFPGA_lte/18.1/quartus --verilog --config=/tmp/alt9995_758896053023341693.dir/0024_button_pio_gen/" {  } {  } 0 0 "2024.09.29.01:38:21 Info: button_pio:   Generation command is \[exec /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/bin/perl -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/europa -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt9995_758896053023341693.dir/0024_button_pio_gen/ --quartus_dir=/home/bl4z3/apps/intelFPGA_lte/18.1/quartus --verilog --config=/tmp/alt9995_758896053023341693.dir/0024_button_pio_gen/" 0 0 "Shell" 0 -1 1727588301458 ""}
{ "Info" "" "" "2024.09.29.01:38:21 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2024.09.29.01:38:21 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1727588301581 ""}
{ "Info" "" "" "2024.09.29.01:38:21 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2024.09.29.01:38:21 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1727588301581 ""}
{ "Info" "" "" "2024.09.29.01:38:21 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2024.09.29.01:38:21 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1727588301585 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2024.09.29.01:38:21 Info: dipsw_pio:   Generation command is \[exec /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/bin/perl -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/europa -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt9995_758896053023341693.dir/0025_dipsw_pio_gen/ --quartus_dir=/home/bl4z3/apps/intelFPGA_lte/18.1/quartus --verilog --config=/tmp/alt9995_758896053023341693.dir/0025_dipsw_pio_gen/" {  } {  } 0 0 "2024.09.29.01:38:21 Info: dipsw_pio:   Generation command is \[exec /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/bin/perl -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/europa -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt9995_758896053023341693.dir/0025_dipsw_pio_gen/ --quartus_dir=/home/bl4z3/apps/intelFPGA_lte/18.1/quartus --verilog --config=/tmp/alt9995_758896053023341693.dir/0025_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1727588301585 ""}
{ "Info" "" "" "2024.09.29.01:38:21 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2024.09.29.01:38:21 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1727588301715 ""}
{ "Info" "" "" "2024.09.29.01:38:21 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2024.09.29.01:38:21 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1727588301716 ""}
{ "Info" "" "" "2024.09.29.01:38:21 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2024.09.29.01:38:21 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1727588301779 ""}
{ "Info" "" "" "2024.09.29.01:38:21 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2024.09.29.01:38:21 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1727588301779 ""}
{ "Info" "" "" "2024.09.29.01:38:22 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2024.09.29.01:38:22 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1727588302342 ""}
{ "Info" "" "" "2024.09.29.01:38:22 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2024.09.29.01:38:22 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1727588302768 ""}
{ "Info" "" "" "2024.09.29.01:38:23 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2024.09.29.01:38:23 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1727588303246 ""}
{ "Info" "" "" "2024.09.29.01:38:23 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2024.09.29.01:38:23 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1727588303251 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2024.09.29.01:38:23 Info: jtag_uart:   Generation command is \[exec /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/bin/perl -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/europa -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt9995_758896053023341693.dir/0026_jtag_uart_gen/ --quartus_dir=/home/bl4z3/apps/intelFPGA_lte/18.1/quartus --verilog --config=/tmp/alt9995_758896053023341693.dir/0026_jtag_uart_gen/" {  } {  } 0 0 "2024.09.29.01:38:23 Info: jtag_uart:   Generation command is \[exec /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/bin/perl -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/europa -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt9995_758896053023341693.dir/0026_jtag_uart_gen/ --quartus_dir=/home/bl4z3/apps/intelFPGA_lte/18.1/quartus --verilog --config=/tmp/alt9995_758896053023341693.dir/0026_jtag_uart_gen/" 0 0 "Shell" 0 -1 1727588303251 ""}
{ "Info" "" "" "2024.09.29.01:38:23 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2024.09.29.01:38:23 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1727588303416 ""}
{ "Info" "" "" "2024.09.29.01:38:23 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2024.09.29.01:38:23 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1727588303418 ""}
{ "Info" "" "" "2024.09.29.01:38:23 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2024.09.29.01:38:23 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1727588303421 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2024.09.29.01:38:23 Info: led_pio:   Generation command is \[exec /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/bin/perl -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/europa -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt9995_758896053023341693.dir/0027_led_pio_gen/ --quartus_dir=/home/bl4z3/apps/intelFPGA_lte/18.1/quartus --verilog --config=/tmp/alt9995_758896053023341693.dir/0027_led_pio_gen/" {  } {  } 0 0 "2024.09.29.01:38:23 Info: led_pio:   Generation command is \[exec /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/bin/perl -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/linux64/perl/lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/europa -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/sopc_builder/bin -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt9995_758896053023341693.dir/0027_led_pio_gen/ --quartus_dir=/home/bl4z3/apps/intelFPGA_lte/18.1/quartus --verilog --config=/tmp/alt9995_758896053023341693.dir/0027_led_pio_gen/" 0 0 "Shell" 0 -1 1727588303422 ""}
{ "Info" "" "" "2024.09.29.01:38:23 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2024.09.29.01:38:23 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1727588303519 ""}
{ "Info" "" "" "2024.09.29.01:38:23 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2024.09.29.01:38:23 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1727588303520 ""}
{ "Info" "" "" "2024.09.29.01:38:23 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2024.09.29.01:38:23 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1727588303521 ""}
{ "Info" "" "" "2024.09.29.01:38:23 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2024.09.29.01:38:23 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1727588303522 ""}
{ "Info" "" "" "2024.09.29.01:38:23 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.29.01:38:23 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727588303617 ""}
{ "Info" "" "" "2024.09.29.01:38:23 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2024.09.29.01:38:23 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1727588303722 ""}
{ "Info" "" "" "2024.09.29.01:38:24 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.29.01:38:24 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727588304168 ""}
{ "Info" "" "" "2024.09.29.01:38:24 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.29.01:38:24 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727588304206 ""}
{ "Info" "" "" "2024.09.29.01:38:24 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.29.01:38:24 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727588304240 ""}
{ "Info" "" "" "2024.09.29.01:38:24 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.29.01:38:24 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727588304271 ""}
{ "Info" "" "" "2024.09.29.01:38:24 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.29.01:38:24 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727588304309 ""}
{ "Info" "" "" "2024.09.29.01:38:24 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.29.01:38:24 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727588304352 ""}
{ "Info" "" "" "2024.09.29.01:38:24 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2024.09.29.01:38:24 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1727588304708 ""}
{ "Info" "" "" "2024.09.29.01:38:24 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2024.09.29.01:38:24 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1727588304848 ""}
{ "Info" "" "" "2024.09.29.01:38:24 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.29.01:38:24 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727588304967 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1727588305039 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1727588305041 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1727588305043 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1727588305045 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1727588305046 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1727588305048 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1727588305051 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1727588305052 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1727588305052 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1727588305053 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1727588305053 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1727588305055 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1727588305058 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1727588305147 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1727588305231 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1727588305233 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1727588305234 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1727588305235 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1727588305241 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1727588305247 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1727588305249 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727588305250 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727588305250 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727588305250 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1727588305253 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1727588305261 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1727588305264 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1727588305271 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727588305272 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1727588305294 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1727588305295 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1727588305296 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1727588305302 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1727588305308 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1727588305309 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727588305310 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727588305310 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1727588305313 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1727588305322 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727588305323 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1727588305325 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1727588305334 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727588305334 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1727588305335 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727588305336 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727588305336 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727588305336 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1727588305342 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1727588305348 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1727588305350 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1727588305358 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727588305358 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1727588305361 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1727588305370 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727588305370 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1727588305371 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727588305372 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727588305372 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1727588305378 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1727588305383 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1727588305386 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1727588305394 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727588305394 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1727588305402 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.09.29.01:38:25 Info: Reusing file /home/bl4z3/develop/de10nano_wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727588305402 ""}
{ "Info" "" "" "2024.09.29.01:38:25 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2024.09.29.01:38:25 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1727588305424 ""}
{ "Info" "" "" "2024.09.29.01:38:48 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2024.09.29.01:38:48 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1727588328210 ""}
{ "Info" "" "" "2024.09.29.01:38:48 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2024.09.29.01:38:48 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1727588328218 ""}
{ "Info" "" "" "2024.09.29.01:38:48 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2024.09.29.01:38:48 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1727588328220 ""}
{ "Info" "" "" "2024.09.29.01:38:48 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" {  } {  } 0 0 "2024.09.29.01:38:48 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" 0 0 "Shell" 0 -1 1727588328220 ""}
{ "Info" "" "" "2024.09.29.01:38:48 Info: qsys-generate succeeded.\n2024.09.29.01:38:48 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2024.09.29.01:38:48 Info: qsys-generate succeeded.\n2024.09.29.01:38:48 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1727588328913 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "soc_system.BAK.qsys soc_system.qsys " "Restoring file \"soc_system.BAK.qsys\" to \"soc_system.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1727588335471 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "soc_system.qsys " "Error upgrading Platform Designer file \"soc_system.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1727588335471 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1727588335472 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1727588335472 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "soc_system.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"soc_system.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1727588336411 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1727588336416 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "/home/bl4z3/apps/intelFPGA_lte/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/bl4z3/apps/intelFPGA_lte/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1727588342608 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 259 s 16 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 259 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1049 " "Peak virtual memory: 1049 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727588342608 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 29 01:39:02 2024 " "Processing ended: Sun Sep 29 01:39:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727588342608 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:03:04 " "Elapsed time: 00:03:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727588342608 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:06:59 " "Total CPU time (on all processors): 00:06:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727588342608 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1727588342608 ""}
