{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700806475849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700806475852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 14:14:35 2023 " "Processing started: Fri Nov 24 14:14:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700806475852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700806475852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700806475852 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700806476199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700806476199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/fifo/testbench/fifo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/fifo/testbench/fifo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_tb " "Found entity 1: fifo_tb" {  } { { "../testbench/fifo_tb.v" "" { Text "C:/fpga/workspace/fpga-exps/fifo/testbench/fifo_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700806482635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700806482635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/fifo/ip/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/fifo/ip/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../ip/fifo.v" "" { Text "C:/fpga/workspace/fpga-exps/fifo/ip/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700806482638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700806482638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/fifo/ip/mydcfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/fifo/ip/mydcfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mydcfifo " "Found entity 1: mydcfifo" {  } { { "../ip/mydcfifo.v" "" { Text "C:/fpga/workspace/fpga-exps/fifo/ip/mydcfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700806482642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700806482642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/fifo/testbench/mydcfifo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/fifo/testbench/mydcfifo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mydcfifo_tb " "Found entity 1: mydcfifo_tb" {  } { { "../testbench/mydcfifo_tb.v" "" { Text "C:/fpga/workspace/fpga-exps/fifo/testbench/mydcfifo_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700806482644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700806482644 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fifo " "Elaborating entity \"fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700806482682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"scfifo:scfifo_component\"" {  } { { "../ip/fifo.v" "scfifo_component" { Text "C:/fpga/workspace/fpga-exps/fifo/ip/fifo.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700806482788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scfifo:scfifo_component " "Elaborated megafunction instantiation \"scfifo:scfifo_component\"" {  } { { "../ip/fifo.v" "" { Text "C:/fpga/workspace/fpga-exps/fifo/ip/fifo.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700806482789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scfifo:scfifo_component " "Instantiated megafunction \"scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700806482789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700806482789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 254 " "Parameter \"almost_full_value\" = \"254\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700806482789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700806482789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700806482789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700806482789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700806482789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700806482789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700806482789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700806482789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700806482789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700806482789 ""}  } { { "../ip/fifo.v" "" { Text "C:/fpga/workspace/fpga-exps/fifo/ip/fifo.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700806482789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0na1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_0na1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0na1 " "Found entity 1: scfifo_0na1" {  } { { "db/scfifo_0na1.tdf" "" { Text "C:/fpga/workspace/fpga-exps/fifo/proj/db/scfifo_0na1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700806482819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700806482819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0na1 scfifo:scfifo_component\|scfifo_0na1:auto_generated " "Elaborating entity \"scfifo_0na1\" for hierarchy \"scfifo:scfifo_component\|scfifo_0na1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700806482819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ks31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ks31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ks31 " "Found entity 1: a_dpfifo_ks31" {  } { { "db/a_dpfifo_ks31.tdf" "" { Text "C:/fpga/workspace/fpga-exps/fifo/proj/db/a_dpfifo_ks31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700806482832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700806482832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ks31 scfifo:scfifo_component\|scfifo_0na1:auto_generated\|a_dpfifo_ks31:dpfifo " "Elaborating entity \"a_dpfifo_ks31\" for hierarchy \"scfifo:scfifo_component\|scfifo_0na1:auto_generated\|a_dpfifo_ks31:dpfifo\"" {  } { { "db/scfifo_0na1.tdf" "dpfifo" { Text "C:/fpga/workspace/fpga-exps/fifo/proj/db/scfifo_0na1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700806482833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_08f " "Found entity 1: a_fefifo_08f" {  } { { "db/a_fefifo_08f.tdf" "" { Text "C:/fpga/workspace/fpga-exps/fifo/proj/db/a_fefifo_08f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700806482844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700806482844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_08f scfifo:scfifo_component\|scfifo_0na1:auto_generated\|a_dpfifo_ks31:dpfifo\|a_fefifo_08f:fifo_state " "Elaborating entity \"a_fefifo_08f\" for hierarchy \"scfifo:scfifo_component\|scfifo_0na1:auto_generated\|a_dpfifo_ks31:dpfifo\|a_fefifo_08f:fifo_state\"" {  } { { "db/a_dpfifo_ks31.tdf" "fifo_state" { Text "C:/fpga/workspace/fpga-exps/fifo/proj/db/a_dpfifo_ks31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700806482845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fo7 " "Found entity 1: cntr_fo7" {  } { { "db/cntr_fo7.tdf" "" { Text "C:/fpga/workspace/fpga-exps/fifo/proj/db/cntr_fo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700806482876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700806482876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fo7 scfifo:scfifo_component\|scfifo_0na1:auto_generated\|a_dpfifo_ks31:dpfifo\|a_fefifo_08f:fifo_state\|cntr_fo7:count_usedw " "Elaborating entity \"cntr_fo7\" for hierarchy \"scfifo:scfifo_component\|scfifo_0na1:auto_generated\|a_dpfifo_ks31:dpfifo\|a_fefifo_08f:fifo_state\|cntr_fo7:count_usedw\"" {  } { { "db/a_fefifo_08f.tdf" "count_usedw" { Text "C:/fpga/workspace/fpga-exps/fifo/proj/db/a_fefifo_08f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700806482877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_skm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_skm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_skm1 " "Found entity 1: altsyncram_skm1" {  } { { "db/altsyncram_skm1.tdf" "" { Text "C:/fpga/workspace/fpga-exps/fifo/proj/db/altsyncram_skm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700806482909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700806482909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_skm1 scfifo:scfifo_component\|scfifo_0na1:auto_generated\|a_dpfifo_ks31:dpfifo\|altsyncram_skm1:FIFOram " "Elaborating entity \"altsyncram_skm1\" for hierarchy \"scfifo:scfifo_component\|scfifo_0na1:auto_generated\|a_dpfifo_ks31:dpfifo\|altsyncram_skm1:FIFOram\"" {  } { { "db/a_dpfifo_ks31.tdf" "FIFOram" { Text "C:/fpga/workspace/fpga-exps/fifo/proj/db/a_dpfifo_ks31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700806482910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "C:/fpga/workspace/fpga-exps/fifo/proj/db/cntr_3ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700806482940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700806482940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob scfifo:scfifo_component\|scfifo_0na1:auto_generated\|a_dpfifo_ks31:dpfifo\|cntr_3ob:rd_ptr_count " "Elaborating entity \"cntr_3ob\" for hierarchy \"scfifo:scfifo_component\|scfifo_0na1:auto_generated\|a_dpfifo_ks31:dpfifo\|cntr_3ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_ks31.tdf" "rd_ptr_count" { Text "C:/fpga/workspace/fpga-exps/fifo/proj/db/a_dpfifo_ks31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700806482941 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700806483220 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700806483472 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700806483472 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700806483499 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700806483499 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700806483499 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1700806483499 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700806483499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700806483507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 14:14:43 2023 " "Processing ended: Fri Nov 24 14:14:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700806483507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700806483507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700806483507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700806483507 ""}
