\doxysection{USART\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_u_s_a_r_t___type_def}{}\label{struct_u_s_a_r_t___type_def}\index{USART\_TypeDef@{USART\_TypeDef}}


Universal Synchronous Asynchronous Receiver Transmitter.  




{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}{BRR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}{CR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a5dd0cb6c861eaf26470f56f451c1edbf}{GTPR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Universal Synchronous Asynchronous Receiver Transmitter. 

\label{doc-variable-members}
\Hypertarget{struct_u_s_a_r_t___type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}\index{USART\_TypeDef@{USART\_TypeDef}!BRR@{BRR}}
\index{BRR@{BRR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BRR}{BRR}}
{\footnotesize\ttfamily \label{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BRR}

USART Baud rate register, Address offset\+: 0x08 \Hypertarget{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}\index{USART\_TypeDef@{USART\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \label{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR1}

USART Control register 1, Address offset\+: 0x0C \Hypertarget{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}\index{USART\_TypeDef@{USART\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \label{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR2}

USART Control register 2, Address offset\+: 0x10 \Hypertarget{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}\index{USART\_TypeDef@{USART\_TypeDef}!CR3@{CR3}}
\index{CR3@{CR3}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR3}{CR3}}
{\footnotesize\ttfamily \label{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR3}

USART Control register 3, Address offset\+: 0x14 \Hypertarget{struct_u_s_a_r_t___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\index{USART\_TypeDef@{USART\_TypeDef}!DR@{DR}}
\index{DR@{DR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \label{struct_u_s_a_r_t___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

USART Data register, Address offset\+: 0x04 \Hypertarget{struct_u_s_a_r_t___type_def_a5dd0cb6c861eaf26470f56f451c1edbf}\index{USART\_TypeDef@{USART\_TypeDef}!GTPR@{GTPR}}
\index{GTPR@{GTPR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{GTPR}{GTPR}}
{\footnotesize\ttfamily \label{struct_u_s_a_r_t___type_def_a5dd0cb6c861eaf26470f56f451c1edbf} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GTPR}

USART Guard time and prescaler register, Address offset\+: 0x18 \Hypertarget{struct_u_s_a_r_t___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\index{USART\_TypeDef@{USART\_TypeDef}!SR@{SR}}
\index{SR@{SR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \label{struct_u_s_a_r_t___type_def_af6aca2bbd40c0fb6df7c3aebe224a360} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

USART Status register, Address offset\+: 0x00 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}}\end{DoxyCompactItemize}
