
*** Running vivado
    with args -log MainSystem.vds -m64 -mode batch -messageDb vivado.pb -notrace -source MainSystem.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source MainSystem.tcl -notrace
Command: synth_design -top MainSystem -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [Synth 8-1958] event expressions must result in a singular type [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:185]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 274.656 ; gain = 102.668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MainSystem' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:2]
	Parameter idle bound to: 4'b0000 
	Parameter water1 bound to: 4'b0001 
	Parameter wash bound to: 4'b0011 
	Parameter drain1 bound to: 4'b0111 
	Parameter dry1 bound to: 4'b0110 
	Parameter water2 bound to: 4'b0100 
	Parameter rinse bound to: 4'b1100 
	Parameter drain2 bound to: 4'b1000 
	Parameter dry2 bound to: 4'b1001 
	Parameter dor bound to: 4'b1111 
WARNING: [Synth 8-567] referenced signal 'b' should be on the sensitivity list [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:168]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:187]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:192]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:197]
WARNING: [Synth 8-567] referenced signal 'Reset' should be on the sensitivity list [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:355]
WARNING: [Synth 8-3848] Net data_out[1] in module/entity MainSystem does not have driver. [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:50]
WARNING: [Synth 8-3848] Net data_out[2] in module/entity MainSystem does not have driver. [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:50]
WARNING: [Synth 8-3848] Net data_out[3] in module/entity MainSystem does not have driver. [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:50]
INFO: [Synth 8-256] done synthesizing module 'MainSystem' (1#1) [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:2]
WARNING: [Synth 8-3331] design MainSystem has unconnected port SP
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 295.531 ; gain = 123.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 295.531 ; gain = 123.543
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Code/Verilog/WashingmachineCS/Nexys4_Master.xdc]
Finished Parsing XDC File [D:/Code/Verilog/WashingmachineCS/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 609.949 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 609.949 ; gain = 437.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 609.949 ; gain = 437.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 609.949 ; gain = 437.961
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "led" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "an" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "BUL" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "b" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MainSystem'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                              111
                 iSTATE0 |                           000010 |                              100
                 iSTATE1 |                           000100 |                              110
                 iSTATE2 |                           001000 |                              010
                 iSTATE3 |                           010000 |                              011
                 iSTATE4 |                           100000 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MainSystem'
WARNING: [Synth 8-327] inferring latch for variable 'XDL_reg' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:188]
WARNING: [Synth 8-327] inferring latch for variable 'PXL_reg' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:193]
WARNING: [Synth 8-327] inferring latch for variable 'TSL_reg' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:198]
WARNING: [Synth 8-327] inferring latch for variable 'BUL_reg' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:171]
WARNING: [Synth 8-327] inferring latch for variable 'b_count_reg' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:170]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 609.949 ; gain = 437.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 4     
	   5 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	   6 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 15    
	  10 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 58    
	  10 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MainSystem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 4     
	   5 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	   6 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 15    
	  10 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 58    
	  10 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 609.949 ; gain = 437.961
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "an" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design MainSystem has unconnected port SP
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 609.949 ; gain = 437.961
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 609.949 ; gain = 437.961

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\next_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (BUL_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\next_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n_count_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n_count_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n_count_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\now_reg[1] )
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [1] with 1st driver pin 'data_out_inferred/data_out_reg[0][1]' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:137]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [1] with 2nd driver pin 'GND' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:137]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \data_out_reg[0] [1] is connected to constant driver, other driver is ignored [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:137]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [1] with 1st driver pin 'data_out_inferred__1/data_out_reg[0][1]' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:105]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [1] with 2nd driver pin 'GND' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:105]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \data_out_reg[0] [1] is connected to constant driver, other driver is ignored [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:105]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [1] with 1st driver pin 'data_out_inferred__2/data_out_reg[0][1]' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:89]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [1] with 2nd driver pin 'GND' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:89]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \data_out_reg[0] [1] is connected to constant driver, other driver is ignored [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:89]
WARNING: [Synth 8-3332] Sequential element (\now_reg[4] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\now_reg[3] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\now_reg[2] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\now_reg[1] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\now_reg[0] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (XDL_reg) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (PXL_reg) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (TSL_reg) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (BUL_reg) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\b_count_reg[1] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\b_count_reg[0] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\b_reg[1] ) is unused and will be removed from module MainSystem.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'b_reg[1]/Q' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:218]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:218]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:218]
WARNING: [Synth 8-3332] Sequential element (\b_reg[0] ) is unused and will be removed from module MainSystem.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'b_reg[0]/Q' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:218]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'VCC' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:218]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:218]
WARNING: [Synth 8-3332] Sequential element (\b_reg[1]__0 ) is unused and will be removed from module MainSystem.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'b_reg[1]__0/Q' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:170]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:170]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:170]
WARNING: [Synth 8-3332] Sequential element (\b_reg[0]__0 ) is unused and will be removed from module MainSystem.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'b_reg[0]__0/Q' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:170]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'VCC' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:170]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:170]
WARNING: [Synth 8-3332] Sequential element (\sec_reg[5] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\sec_reg[4] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\sec_reg[3] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\sec_reg[2] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\sec_reg[1] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\sec_reg[0] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (SPL_reg) is unused and will be removed from module MainSystem.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'SPL_reg/Q' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:223]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:223]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:223]
WARNING: [Synth 8-3332] Sequential element (\n_count_reg[4] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\n_count_reg[3] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\n_count_reg[2] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\n_count_reg[1] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\n_count_reg[0] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (w_reg) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (d_reg) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\next_reg[4] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\next_reg[3] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\next_reg[2] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\next_reg[1] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\next_reg[0] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\led_reg[2][1] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\led_reg[1][1] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\led_reg[0][1] ) is unused and will be removed from module MainSystem.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\t_count_reg[5] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\t_count_reg[4] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\t_count_reg[3] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\t_count_reg[2] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\t_count_reg[1] ) is unused and will be removed from module MainSystem.
WARNING: [Synth 8-3332] Sequential element (\t_count_reg[0] ) is unused and will be removed from module MainSystem.
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [0] with 1st driver pin 'i_3/data_out_inferred__1i_8/Z' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:105]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [0] with 2nd driver pin 'GND' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:105]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \data_out_reg[0] [0] is connected to constant driver, other driver is ignored [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:105]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [2] with 1st driver pin 'i_3/data_out_inferred__1i_12/O' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:105]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [2] with 2nd driver pin 'GND' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:105]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \data_out_reg[0] [2] is connected to constant driver, other driver is ignored [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:105]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [3] with 1st driver pin 'i_3/data_out_inferred__1i_16/O' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:105]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [3] with 2nd driver pin 'GND' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:105]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \data_out_reg[0] [3] is connected to constant driver, other driver is ignored [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:105]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [4] with 1st driver pin 'i_3/data_out_inferred__1i_18/O' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:105]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [4] with 2nd driver pin 'GND' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:105]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \data_out_reg[0] [4] is connected to constant driver, other driver is ignored [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:105]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [5] with 1st driver pin 'i_3/data_out_inferred__1i_23/O' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:105]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [5] with 2nd driver pin 'GND' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:105]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \data_out_reg[0] [5] is connected to constant driver, other driver is ignored [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:105]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [6] with 1st driver pin 'i_3/data_out_inferred__1i_29/O' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:105]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [6] with 2nd driver pin 'VCC' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:105]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \data_out_reg[0] [6] is connected to constant driver, other driver is ignored [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:105]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [0] with 1st driver pin 'i_3/data_out_inferred__2i_32/O' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:89]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [0] with 2nd driver pin 'GND' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:89]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \data_out_reg[0] [0] is connected to constant driver, other driver is ignored [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:89]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [2] with 1st driver pin 'i_3/data_out_inferred__2i_34/O' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:89]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [2] with 2nd driver pin 'GND' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:89]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \data_out_reg[0] [2] is connected to constant driver, other driver is ignored [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:89]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [3] with 1st driver pin 'i_3/data_out_inferred__2i_38/Z' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:89]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [3] with 2nd driver pin 'GND' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:89]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \data_out_reg[0] [3] is connected to constant driver, other driver is ignored [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:89]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [4] with 1st driver pin 'i_3/data_out_inferred__2i_40/O' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:89]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [4] with 2nd driver pin 'GND' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:89]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \data_out_reg[0] [4] is connected to constant driver, other driver is ignored [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:89]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [5] with 1st driver pin 'i_3/data_out_inferred__2i_44/O' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:89]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [5] with 2nd driver pin 'GND' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:89]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \data_out_reg[0] [5] is connected to constant driver, other driver is ignored [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:89]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [6] with 1st driver pin 'i_3/data_out_inferred__2i_47/Z' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:89]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \data_out_reg[0] [6] with 2nd driver pin 'VCC' [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:89]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \data_out_reg[0] [6] is connected to constant driver, other driver is ignored [D:/Code/Verilog/WashingmachineCS/WashingmachineCS.srcs/sources_1/imports/new/ControlSystem.v:89]
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 609.949 ; gain = 437.961
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 609.949 ; gain = 437.961

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 609.949 ; gain = 437.961
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 609.949 ; gain = 437.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 609.949 ; gain = 437.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 609.949 ; gain = 437.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 609.949 ; gain = 437.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 609.949 ; gain = 437.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 609.949 ; gain = 437.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 609.949 ; gain = 437.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 609.949 ; gain = 437.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     3|
|4     |LUT3 |     8|
|5     |LUT4 |     7|
|6     |LUT5 |     6|
|7     |LUT6 |    16|
|8     |FDRE |    21|
|9     |FDSE |     6|
|10    |IBUF |     6|
|11    |OBUF |    23|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    98|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 609.949 ; gain = 437.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 60 critical warnings and 50 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 609.949 ; gain = 83.070
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 609.949 ; gain = 437.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 57 Warnings, 60 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 609.949 ; gain = 399.645
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 609.949 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct 06 23:46:30 2018...
