
---------- Begin Simulation Statistics ----------
final_tick                               961940553000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85848                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739584                       # Number of bytes of host memory used
host_op_rate                                    86128                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12922.88                       # Real time elapsed on the host
host_tick_rate                               74436994                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1109401539                       # Number of instructions simulated
sim_ops                                    1113028120                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.961941                       # Number of seconds simulated
sim_ticks                                961940553000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.682303                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              139439859                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           159028509                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19774405                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        213373646                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18431256                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18513768                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           82512                       # Number of indirect misses.
system.cpu0.branchPred.lookups              272832023                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1851620                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        906055                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         11939318                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 252644374                       # Number of branches committed
system.cpu0.commit.bw_lim_events             32231031                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2725496                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       57561818                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1016591302                       # Number of instructions committed
system.cpu0.commit.committedOps            1017499879                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1737318168                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.585673                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.392462                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1263682733     72.74%     72.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    275420258     15.85%     88.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     72587335      4.18%     92.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     59951658      3.45%     96.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19711808      1.13%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6588692      0.38%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2601534      0.15%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4543119      0.26%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     32231031      1.86%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1737318168                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20546069                       # Number of function calls committed.
system.cpu0.commit.int_insts                983017913                       # Number of committed integer instructions.
system.cpu0.commit.loads                    316450791                       # Number of loads committed
system.cpu0.commit.membars                    1814490                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1814499      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       563621840     55.39%     55.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030469      0.79%     56.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.18%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      317356834     31.19%     87.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     124865131     12.27%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1017499879                       # Class of committed instruction
system.cpu0.commit.refs                     442222000                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1016591302                       # Number of Instructions Simulated
system.cpu0.committedOps                   1017499879                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.875996                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.875996                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            198914488                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7838463                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           138350782                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1104270471                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               744997349                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                793390492                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              11951498                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             16309250                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3995059                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  272832023                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                203257454                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1004529269                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4741061                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          161                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1130799178                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          154                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39573218                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.143060                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         728932650                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         157871115                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.592935                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1753248886                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.645493                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.877731                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               933377892     53.24%     53.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               619570997     35.34%     88.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               121151690      6.91%     95.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                59578502      3.40%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10840246      0.62%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6632930      0.38%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  191258      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816531      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   88840      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1753248886                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      34                       # number of floating regfile writes
system.cpu0.idleCycles                      153872035                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            12012623                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               260881662                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.558507                       # Inst execution rate
system.cpu0.iew.exec_refs                   471511356                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 129888980                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              158288225                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            341852483                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            911566                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7221133                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           131912959                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1075049910                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            341622376                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5165327                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1065139618                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                890155                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3601216                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              11951498                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5557680                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       101146                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20105981                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        42486                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12490                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4043280                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25401692                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6141750                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12490                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1101905                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10910718                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                444618539                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1056448158                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.850327                       # average fanout of values written-back
system.cpu0.iew.wb_producers                378071261                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.553949                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1056515952                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1298791789                       # number of integer regfile reads
system.cpu0.int_regfile_writes              674306639                       # number of integer regfile writes
system.cpu0.ipc                              0.533050                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.533050                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1816179      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            584337538     54.60%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8035918      0.75%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811528      0.17%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           344132709     32.15%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          130170997     12.16%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1070304946                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     80                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                157                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           68                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                89                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1272749                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001189                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 271906     21.36%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                857868     67.40%     88.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               142972     11.23%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1069761436                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3895210625                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1056448090                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1132611267                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1072323644                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1070304946                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2726266                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       57550027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            79256                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           770                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21325050                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1753248886                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.610469                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.804881                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          963290643     54.94%     54.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          566753541     32.33%     87.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          181189804     10.33%     97.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32134784      1.83%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5758579      0.33%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3352716      0.19%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             515585      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             149833      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             103401      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1753248886                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.561215                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11284004                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2221845                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           341852483                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          131912959                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1694                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1907120921                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    16760377                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              170924502                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            647540343                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6251155                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               760993431                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9444648                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                22298                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1335348830                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1094235345                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          702607415                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                780853963                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12342825                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              11951498                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             28209180                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                55067067                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1335348774                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        316312                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5106                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13705322                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5104                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2780127605                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2166067284                       # The number of ROB writes
system.cpu0.timesIdled                       22669261                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1650                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.111929                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5959463                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6920601                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           787195                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          9746098                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            231333                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         236819                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5486                       # Number of indirect misses.
system.cpu1.branchPred.lookups               11031749                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        13701                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        905811                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           633127                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8769308                       # Number of branches committed
system.cpu1.commit.bw_lim_events               888083                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2718123                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4928135                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            37212307                       # Number of instructions committed
system.cpu1.commit.committedOps              38118308                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    216725484                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.175883                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.819625                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    200873077     92.69%     92.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7686130      3.55%     96.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2661837      1.23%     97.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2613798      1.21%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       867925      0.40%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       195258      0.09%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       861176      0.40%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        78200      0.04%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       888083      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    216725484                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              378001                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35827424                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10300964                       # Number of loads committed
system.cpu1.commit.membars                    1811685                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1811685      4.75%      4.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        22372161     58.69%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       11206775     29.40%     92.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2727546      7.16%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         38118308                       # Class of committed instruction
system.cpu1.commit.refs                      13934333                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   37212307                       # Number of Instructions Simulated
system.cpu1.committedOps                     38118308                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.887169                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.887169                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            190426968                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               160279                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5671653                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              45501645                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 7274009                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 17279733                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                634246                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               328010                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2119058                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   11031749                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6205651                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    209571566                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               121672                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      46351998                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1576628                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050356                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           7374119                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6190796                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.211580                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         217734014                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.217049                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.654792                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               188867611     86.74%     86.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                17330856      7.96%     94.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6766610      3.11%     97.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3258208      1.50%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1140139      0.52%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  200357      0.09%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  151331      0.07%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1229      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   17673      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           217734014                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1341135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              675071                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9404281                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.188943                       # Inst execution rate
system.cpu1.iew.exec_refs                    15078187                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3887223                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              164727268                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             11474459                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            906637                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           682227                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4107975                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           43039921                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11190964                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           610443                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             41392704                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                592706                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1024166                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                634246                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2728825                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        27999                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          294381                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8004                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1499                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4475                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1173495                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       474606                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1499                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       240532                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        434539                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 23397039                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40902687                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.825687                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19318624                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.186706                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      40921881                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                52399571                       # number of integer regfile reads
system.cpu1.int_regfile_writes               26935933                       # number of integer regfile writes
system.cpu1.ipc                              0.169861                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.169861                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1811898      4.31%      4.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             24912709     59.31%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12254141     29.17%     92.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3024253      7.20%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              42003147                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1051742                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.025040                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 213319     20.28%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                742332     70.58%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                96088      9.14%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              41242976                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         302841293                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40902675                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         47962594                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  40321477                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 42003147                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2718444                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4921612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            49270                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           321                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2426296                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    217734014                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.192910                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.643277                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          191963204     88.16%     88.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           16560032      7.61%     95.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5235149      2.40%     98.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2050775      0.94%     99.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1303256      0.60%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             263516      0.12%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             254515      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              65738      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              37829      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      217734014                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.191729                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6258988                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          796345                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            11474459                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4107975                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    213                       # number of misc regfile reads
system.cpu1.numCycles                       219075149                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1704798650                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              174130410                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24994268                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6288343                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 8315482                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                929915                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                20471                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             56935878                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              44654341                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           29254327                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 17736751                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9354246                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                634246                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16892572                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4260059                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        56935866                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24553                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               830                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12544224                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           825                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   258882739                       # The number of ROB reads
system.cpu1.rob.rob_writes                   87106105                       # The number of ROB writes
system.cpu1.timesIdled                          35592                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            87.142216                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                5964991                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             6845122                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1338673                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         10587333                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            166226                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         172269                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6043                       # Number of indirect misses.
system.cpu2.branchPred.lookups               11701547                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4202                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        905827                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           766455                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   6448587                       # Number of branches committed
system.cpu2.commit.bw_lim_events               766267                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2718153                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17889046                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28908131                       # Number of instructions committed
system.cpu2.commit.committedOps              29814157                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    201510877                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.147953                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.776750                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    189671057     94.12%     94.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5701332      2.83%     96.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1809009      0.90%     97.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1950887      0.97%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       532442      0.26%     99.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       160651      0.08%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       855637      0.42%     99.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        63595      0.03%     99.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       766267      0.38%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    201510877                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              280381                       # Number of function calls committed.
system.cpu2.commit.int_insts                 27817848                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8347178                       # Number of loads committed
system.cpu2.commit.membars                    1811714                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1811714      6.08%      6.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        16923721     56.76%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        9253005     31.04%     93.88% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1825576      6.12%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         29814157                       # Class of committed instruction
system.cpu2.commit.refs                      11078593                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28908131                       # Number of Instructions Simulated
system.cpu2.committedOps                     29814157                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.089831                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.089831                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            175084533                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               577045                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             5503745                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              51914321                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 7644015                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 18662823                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                767118                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2053843                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2220023                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   11701547                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  6906043                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    194877237                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               267898                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      59171152                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2678672                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.057094                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           8161899                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           6131217                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.288705                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         204378512                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.303658                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.831061                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               170005054     83.18%     83.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                18457738      9.03%     92.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9652524      4.72%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3643270      1.78%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  835816      0.41%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  685166      0.34%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1095994      0.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     148      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2802      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           204378512                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         575252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              803725                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 8293313                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.168821                       # Inst execution rate
system.cpu2.iew.exec_refs                    11873084                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2818950                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              152904605                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             13590732                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1799835                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           321574                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4668427                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           47697585                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9054134                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           320126                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             34600418                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1247207                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1155012                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                767118                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              3431388                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        22253                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          217506                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         6635                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          661                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         4600                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5243554                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1937012                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           661                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       120462                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        683263                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 20425764                       # num instructions consuming a value
system.cpu2.iew.wb_count                     34290353                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.822926                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 16808898                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.167308                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      34302300                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                43601066                       # number of integer regfile reads
system.cpu2.int_regfile_writes               22442297                       # number of integer regfile writes
system.cpu2.ipc                              0.141047                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.141047                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1811928      5.19%      5.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             21141122     60.54%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.73% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10040844     28.75%     94.48% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1926506      5.52%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              34920544                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1034120                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.029614                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 208486     20.16%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                729284     70.52%     90.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                96347      9.32%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              34142721                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         275314676                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     34290341                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         65581493                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  42299245                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 34920544                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            5398340                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17883427                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            60983                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2680187                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     13347124                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    204378512                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.170862                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.619110                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          183399197     89.74%     89.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           13357189      6.54%     96.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            4143715      2.03%     98.30% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1643811      0.80%     99.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1271084      0.62%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             233075      0.11%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             248340      0.12%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              52067      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              30034      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      204378512                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.170383                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         10189063                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1479522                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            13590732                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4668427                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    214                       # number of misc regfile reads
system.cpu2.numCycles                       204953764                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1718919757                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              161452859                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19866845                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               4787758                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 9239766                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                764401                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                11189                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             60597134                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              49333707                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           32832649                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 18473625                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               8402712                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                767118                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             14422670                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                12965804                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        60597122                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         22474                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               763                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10660036                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           758                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   248446812                       # The number of ROB reads
system.cpu2.rob.rob_writes                   98277261                       # The number of ROB writes
system.cpu2.timesIdled                          16055                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.786908                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4853800                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             5288118                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1232222                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          9259881                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            203665                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         419724                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          216059                       # Number of indirect misses.
system.cpu3.branchPred.lookups               10272955                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1171                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        905786                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           683683                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5864584                       # Number of branches committed
system.cpu3.commit.bw_lim_events               568252                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2718065                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       12526415                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            26689799                       # Number of instructions committed
system.cpu3.commit.committedOps              27595776                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    169737520                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.162579                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.790836                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    158176730     93.19%     93.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5782733      3.41%     96.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1965048      1.16%     97.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1705551      1.00%     98.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       455932      0.27%     99.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       165181      0.10%     99.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       856006      0.50%     99.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        62087      0.04%     99.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       568252      0.33%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    169737520                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              240740                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25661415                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7864045                       # Number of loads committed
system.cpu3.commit.membars                    1811654                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1811654      6.56%      6.56% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15432348     55.92%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8769831     31.78%     94.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1581802      5.73%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         27595776                       # Class of committed instruction
system.cpu3.commit.refs                      10351645                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   26689799                       # Number of Instructions Simulated
system.cpu3.committedOps                     27595776                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.444166                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.444166                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            148624677                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               549759                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4367452                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              44402458                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5853558                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 14202869                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                684003                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               768966                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2392892                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   10272955                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  4844124                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    164963647                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                47010                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      51694628                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2465084                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.059729                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5561809                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           5057465                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.300562                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         171757999                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.312399                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.820966                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               142036200     82.70%     82.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                15361794      8.94%     91.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8631223      5.03%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3518397      2.05%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1014267      0.59%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  757098      0.44%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  438562      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      47      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     411      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           171757999                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         235509                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              717472                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 7325013                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.188591                       # Inst execution rate
system.cpu3.iew.exec_refs                    11207256                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2541277                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              124140176                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             11162936                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1360494                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1363229                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3473013                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           40117414                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8665979                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           632840                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             32436389                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1000077                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1128572                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                684003                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2922117                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        19587                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          162529                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         3894                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          146                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1592                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3298891                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       985413                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           146                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        94146                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        623326                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 19022944                       # num instructions consuming a value
system.cpu3.iew.wb_count                     32134776                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.845151                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 16077266                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.186837                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      32141730                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                40289879                       # number of integer regfile reads
system.cpu3.int_regfile_writes               21518088                       # number of integer regfile writes
system.cpu3.ipc                              0.155179                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.155179                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1811862      5.48%      5.48% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             19983801     60.43%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9633478     29.13%     95.04% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1639945      4.96%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              33069229                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     985775                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029809                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 171922     17.44%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     17.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                721655     73.21%     90.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                92195      9.35%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              32243127                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         238987273                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     32134764                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         52639155                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  36037560                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 33069229                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4079854                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       12521637                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           105068                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1361789                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      7721139                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    171757999                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.192534                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.649073                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          151421762     88.16%     88.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           13535663      7.88%     96.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3580845      2.08%     98.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1414543      0.82%     98.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1302542      0.76%     99.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             207090      0.12%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             215807      0.13%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              50189      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              29558      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      171757999                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.192270                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          7987991                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          942885                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            11162936                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3473013                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    208                       # number of misc regfile reads
system.cpu3.numCycles                       171993508                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1751879918                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              133109970                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             18458182                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5310486                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7371796                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                893209                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 6523                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             52297416                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              42578460                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           29159546                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 14290511                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               9446745                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                684003                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             16276820                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                10701364                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        52297404                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         24899                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               822                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 11204134                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           820                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   209290237                       # The number of ROB reads
system.cpu3.rob.rob_writes                   82268002                       # The number of ROB writes
system.cpu3.timesIdled                           4549                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3055962                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               956905                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4840820                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               4092                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1056357                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5687654                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11296437                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       644421                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       121476                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     63863853                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5419102                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128097235                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5540578                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 961940553000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3111079                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2836326                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2772353                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              848                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            550                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2574991                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2574944                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3111079                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           288                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16982458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16982458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    545430336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               545430336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1318                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5687756                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5687756    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5687756                       # Request fanout histogram
system.membus.respLayer1.occupancy        30008044847                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         24100125389                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                273                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6270526697.080292                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   37238909220.257675                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          133     97.08%     97.08% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.73%     97.81% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.73%     98.54% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.73%     99.27% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.73%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 347240909000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   102878395500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 859062157500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 961940553000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      6884991                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         6884991                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      6884991                       # number of overall hits
system.cpu2.icache.overall_hits::total        6884991                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        21052                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         21052                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        21052                       # number of overall misses
system.cpu2.icache.overall_misses::total        21052                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    629807499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    629807499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    629807499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    629807499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      6906043                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      6906043                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      6906043                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      6906043                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003048                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003048                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003048                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003048                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 29916.753705                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 29916.753705                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 29916.753705                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 29916.753705                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          285                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   142.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        18961                       # number of writebacks
system.cpu2.icache.writebacks::total            18961                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         2059                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2059                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         2059                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2059                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        18993                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        18993                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        18993                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        18993                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    558355500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    558355500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    558355500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    558355500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002750                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002750                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002750                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002750                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 29397.962407                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 29397.962407                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 29397.962407                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 29397.962407                       # average overall mshr miss latency
system.cpu2.icache.replacements                 18961                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      6884991                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        6884991                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        21052                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        21052                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    629807499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    629807499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      6906043                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      6906043                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003048                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003048                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 29916.753705                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 29916.753705                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         2059                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2059                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        18993                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        18993                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    558355500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    558355500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002750                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002750                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 29397.962407                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 29397.962407                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 961940553000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.279062                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            6557759                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            18961                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           345.855124                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        401597000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.279062                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.946221                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.946221                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         13831079                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        13831079                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 961940553000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8182069                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8182069                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8182069                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8182069                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2373103                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2373103                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2373103                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2373103                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 286853739319                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 286853739319                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 286853739319                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 286853739319                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10555172                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10555172                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10555172                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10555172                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.224828                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.224828                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.224828                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.224828                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 120877.070788                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 120877.070788                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 120877.070788                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 120877.070788                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1526023                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       272638                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            20880                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3304                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    73.085393                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    82.517554                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       982388                       # number of writebacks
system.cpu2.dcache.writebacks::total           982388                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1786571                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1786571                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1786571                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1786571                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       586532                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       586532                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       586532                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       586532                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  63565200012                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  63565200012                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  63565200012                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  63565200012                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055568                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055568                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055568                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055568                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 108374.649656                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 108374.649656                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 108374.649656                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 108374.649656                       # average overall mshr miss latency
system.cpu2.dcache.replacements                982388                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      7318597                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7318597                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1411385                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1411385                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 144335638000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 144335638000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8729982                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8729982                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.161671                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.161671                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 102265.248674                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102265.248674                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1125404                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1125404                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       285981                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       285981                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  28352967500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  28352967500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.032758                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.032758                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 99142.836412                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 99142.836412                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       863472                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        863472                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       961718                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       961718                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 142518101319                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 142518101319                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1825190                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1825190                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.526914                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.526914                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 148191.155119                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 148191.155119                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       661167                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       661167                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       300551                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       300551                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  35212232512                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  35212232512                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.164668                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.164668                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 117158.926478                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 117158.926478                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          315                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          315                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          204                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          204                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3830000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3830000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.393064                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.393064                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 18774.509804                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18774.509804                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           87                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           87                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          117                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          117                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2613500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2613500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.225434                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.225434                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 22337.606838                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22337.606838                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          202                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          157                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          157                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1075000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1075000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.437326                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.437326                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6847.133758                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6847.133758                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          151                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       947000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       947000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.420613                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.420613                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6271.523179                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6271.523179                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       259000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       259000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       236000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       236000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       495760                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         495760                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       410067                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       410067                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  40810825000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  40810825000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       905827                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       905827                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.452699                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.452699                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 99522.334155                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 99522.334155                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       410066                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       410066                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  40400754500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  40400754500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.452698                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.452698                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 98522.565880                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 98522.565880                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 961940553000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.651142                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9673967                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           996485                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.708091                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        401608500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.651142                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.864098                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.864098                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23920266                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23920266                       # Number of data accesses
system.cpu3.numPwrStateTransitions                227                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          114                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7680131368.421053                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   40727754502.442345                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          110     96.49%     96.49% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.88%     97.37% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.88%     98.25% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.88%     99.12% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      0.88%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 347240566500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            114                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    86405577000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 875534976000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 961940553000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      4837476                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         4837476                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      4837476                       # number of overall hits
system.cpu3.icache.overall_hits::total        4837476                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6648                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6648                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6648                       # number of overall misses
system.cpu3.icache.overall_misses::total         6648                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    277278000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    277278000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    277278000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    277278000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      4844124                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      4844124                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      4844124                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      4844124                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001372                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001372                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001372                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001372                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 41708.483755                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 41708.483755                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 41708.483755                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 41708.483755                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          203                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   101.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5837                       # number of writebacks
system.cpu3.icache.writebacks::total             5837                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          779                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          779                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          779                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          779                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5869                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5869                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5869                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5869                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    227661500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    227661500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    227661500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    227661500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001212                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001212                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001212                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001212                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 38790.509456                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 38790.509456                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 38790.509456                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 38790.509456                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5837                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      4837476                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        4837476                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6648                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6648                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    277278000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    277278000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      4844124                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      4844124                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001372                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001372                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 41708.483755                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 41708.483755                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          779                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          779                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5869                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5869                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    227661500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    227661500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001212                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001212                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 38790.509456                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 38790.509456                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 961940553000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           30.278863                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            4533332                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5837                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           776.654446                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        408895000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    30.278863                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.946214                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.946214                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          9694117                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         9694117                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 961940553000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7803450                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7803450                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7803450                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7803450                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2192099                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2192099                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2192099                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2192099                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 284861065259                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 284861065259                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 284861065259                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 284861065259                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9995549                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9995549                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9995549                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9995549                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.219308                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.219308                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.219308                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.219308                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 129948.996491                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 129948.996491                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 129948.996491                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 129948.996491                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1423010                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       179331                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            19075                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2280                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    74.600786                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    78.653947                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       811269                       # number of writebacks
system.cpu3.dcache.writebacks::total           811269                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1669359                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1669359                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1669359                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1669359                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       522740                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       522740                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       522740                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       522740                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  57640746612                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  57640746612                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  57640746612                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  57640746612                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.052297                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.052297                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.052297                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.052297                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 110266.569637                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 110266.569637                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 110266.569637                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 110266.569637                       # average overall mshr miss latency
system.cpu3.dcache.replacements                811269                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7090429                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7090429                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1323723                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1323723                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 137724045000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 137724045000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8414152                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8414152                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.157321                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.157321                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 104042.949318                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 104042.949318                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1047022                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1047022                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       276701                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       276701                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  27894439000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  27894439000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032885                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032885                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 100810.763243                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 100810.763243                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       713021                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        713021                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       868376                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       868376                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 147137020259                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 147137020259                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1581397                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1581397                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.549120                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.549120                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 169439.298482                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 169439.298482                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       622337                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       622337                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       246039                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       246039                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  29746307612                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  29746307612                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.155583                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.155583                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 120900.782445                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 120900.782445                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          305                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          305                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          214                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          214                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3428000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3428000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.412331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.412331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 16018.691589                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 16018.691589                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          116                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          116                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           98                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           98                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2224500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2224500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.188825                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.188825                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 22698.979592                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22698.979592                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          212                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          212                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1205500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1205500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.453608                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.453608                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6849.431818                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6849.431818                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          171                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1051500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1051500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.440722                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.440722                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6149.122807                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6149.122807                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       171000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       171000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       154000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       154000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       607282                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         607282                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       298504                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       298504                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  29085874000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  29085874000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       905786                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       905786                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.329552                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.329552                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 97438.808190                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 97438.808190                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       298504                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       298504                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  28787370000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  28787370000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.329552                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.329552                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 96438.808190                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 96438.808190                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 961940553000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.931508                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9231833                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           821067                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.243702                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        408906500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.931508                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.935360                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.935360                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22625576                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22625576                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    465566527.777778                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1112380975.288532                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3764580000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   953560355500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   8380197500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 961940553000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    173306147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       173306147                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    173306147                       # number of overall hits
system.cpu0.icache.overall_hits::total      173306147                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29951307                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29951307                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29951307                       # number of overall misses
system.cpu0.icache.overall_misses::total     29951307                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 396960983997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 396960983997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 396960983997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 396960983997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    203257454                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    203257454                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    203257454                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    203257454                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.147356                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.147356                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.147356                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.147356                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13253.544628                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13253.544628                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13253.544628                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13253.544628                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2843                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    60.489362                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26405279                       # number of writebacks
system.cpu0.icache.writebacks::total         26405279                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3545993                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3545993                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3545993                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3545993                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26405314                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26405314                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26405314                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26405314                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 340558394999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 340558394999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 340558394999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 340558394999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129911                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129911                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129911                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129911                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12897.343126                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12897.343126                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12897.343126                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12897.343126                       # average overall mshr miss latency
system.cpu0.icache.replacements              26405279                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    173306147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      173306147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29951307                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29951307                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 396960983997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 396960983997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    203257454                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    203257454                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.147356                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.147356                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13253.544628                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13253.544628                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3545993                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3545993                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26405314                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26405314                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 340558394999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 340558394999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129911                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129911                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12897.343126                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12897.343126                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 961940553000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999934                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          199711211                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26405280                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.563306                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999934                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        432920220                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       432920220                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 961940553000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    396541624                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       396541624                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    396541624                       # number of overall hits
system.cpu0.dcache.overall_hits::total      396541624                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     45406156                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      45406156                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     45406156                       # number of overall misses
system.cpu0.dcache.overall_misses::total     45406156                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1084292488674                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1084292488674                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1084292488674                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1084292488674                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    441947780                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    441947780                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    441947780                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    441947780                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.102741                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.102741                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.102741                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.102741                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23879.856482                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23879.856482                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23879.856482                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23879.856482                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5164029                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       314095                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           125428                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3852                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.171262                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.540758                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     34718291                       # number of writebacks
system.cpu0.dcache.writebacks::total         34718291                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11022380                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11022380                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11022380                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11022380                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     34383776                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     34383776                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     34383776                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     34383776                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 559570056223                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 559570056223                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 559570056223                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 559570056223                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.077801                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.077801                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.077801                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.077801                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16274.246791                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16274.246791                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16274.246791                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16274.246791                       # average overall mshr miss latency
system.cpu0.dcache.replacements              34718291                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    282046389                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      282046389                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     35039529                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     35039529                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 696871054500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 696871054500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    317085918                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    317085918                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.110505                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.110505                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19888.139892                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19888.139892                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6103533                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6103533                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28935996                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28935996                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 417964379500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 417964379500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14444.444197                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14444.444197                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    114495235                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     114495235                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10366627                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10366627                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 387421434174                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 387421434174                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    124861862                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    124861862                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.083025                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.083025                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 37371.985524                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37371.985524                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4918847                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4918847                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5447780                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5447780                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 141605676723                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 141605676723                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.043630                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.043630                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25993.281065                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25993.281065                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1969                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1969                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1414                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1414                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    102484000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    102484000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3383                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3383                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.417972                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.417972                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 72478.076379                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 72478.076379                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1389                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1389                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1021000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1021000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007390                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007390                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        40840                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        40840                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3115                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3115                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          177                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          177                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1041000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1041000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3292                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3292                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.053767                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.053767                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5881.355932                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5881.355932                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          175                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          175                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       868000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       868000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.053159                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.053159                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         4960                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         4960                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        12000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        12000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       557255                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         557255                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       348800                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       348800                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  34655894000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  34655894000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       906055                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       906055                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.384966                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.384966                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 99357.494266                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 99357.494266                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       348800                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       348800                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  34307094000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  34307094000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.384966                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.384966                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 98357.494266                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 98357.494266                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 961940553000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.949616                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          431836309                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         34732349                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.433260                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.949616                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998426                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998426                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        920453401                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       920453401                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 961940553000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26284406                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33194072                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               33847                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              122970                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               15526                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              109262                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                4089                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              125233                       # number of demand (read+write) hits
system.l2.demand_hits::total                 59889405                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26284406                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33194072                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              33847                       # number of overall hits
system.l2.overall_hits::.cpu1.data             122970                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              15526                       # number of overall hits
system.l2.overall_hits::.cpu2.data             109262                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               4089                       # number of overall hits
system.l2.overall_hits::.cpu3.data             125233                       # number of overall hits
system.l2.overall_hits::total                59889405                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            120907                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1522996                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7416                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            913384                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3467                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            873404                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1780                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            686205                       # number of demand (read+write) misses
system.l2.demand_misses::total                4129559                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           120907                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1522996                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7416                       # number of overall misses
system.l2.overall_misses::.cpu1.data           913384                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3467                       # number of overall misses
system.l2.overall_misses::.cpu2.data           873404                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1780                       # number of overall misses
system.l2.overall_misses::.cpu3.data           686205                       # number of overall misses
system.l2.overall_misses::total               4129559                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10429643984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 157314022078                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    764755461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 105562406961                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    346568480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 100615639011                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    170472493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  83165303061                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     458368811529                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10429643984                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 157314022078                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    764755461                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 105562406961                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    346568480                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 100615639011                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    170472493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  83165303061                       # number of overall miss cycles
system.l2.overall_miss_latency::total    458368811529                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26405313                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        34717068                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           41263                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1036354                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           18993                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          982666                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5869                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          811438                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64018964                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26405313                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       34717068                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          41263                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1036354                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          18993                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         982666                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5869                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         811438                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64018964                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.004579                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.043869                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.179725                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.881344                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.182541                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.888811                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.303288                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.845665                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064505                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.004579                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.043869                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.179725                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.881344                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.182541                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.888811                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.303288                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.845665                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064505                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86261.705145                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103292.472257                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 103122.365291                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115572.866353                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 99962.065186                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 115199.425479                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 95771.063483                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121196.002741                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110997.036616                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86261.705145                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103292.472257                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 103122.365291                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115572.866353                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 99962.065186                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 115199.425479                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 95771.063483                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121196.002741                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110997.036616                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             232249                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7794                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.798435                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1300367                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2836326                       # number of writebacks
system.l2.writebacks::total                   2836326                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            671                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          31331                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1114                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           2960                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            869                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1561                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            307                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           2017                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               40830                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           671                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         31331                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1114                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          2960                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           869                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1561                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           307                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          2017                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              40830                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       120236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1491665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       910424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2598                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       871843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1473                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       684188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4088729                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       120236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1491665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       910424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       871843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1473                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       684188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1634616                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5723345                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9179265492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 140232669176                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    614782470                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  96221255493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    255862985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  91773141521                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    133781998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  76167320073                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 414578079208                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9179265492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 140232669176                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    614782470                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  96221255493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    255862985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  91773141521                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    133781998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  76167320073                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 141284517242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 555862596450                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.004553                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.042966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.152728                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.878487                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.136787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.887222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.250980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.843180                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.063867                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.004553                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.042966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.152728                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.878487                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.136787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.887222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.250980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.843180                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.089401                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76343.736418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94010.832979                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 97553.549667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105688.399573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 98484.597768                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 105263.380587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 90822.809233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 111325.132965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101395.342956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76343.736418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94010.832979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 97553.549667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105688.399573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 98484.597768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 105263.380587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 90822.809233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 111325.132965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86432.848597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97121.979620                       # average overall mshr miss latency
system.l2.replacements                       11084986                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8812338                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8812338                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8812338                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8812338                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     54953080                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         54953080                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     54953080                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     54953080                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1634616                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1634616                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 141284517242                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 141284517242                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86432.848597                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86432.848597                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  114                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 69                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       361500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       421500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              183                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.790698                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.176471                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.280000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.267857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.377049                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10632.352941                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2107.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2033.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6108.695652                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            69                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       686000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       121000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       283000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       301500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1391500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.790698                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.176471                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.280000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.267857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.377049                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20176.470588                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20214.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 49                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               58                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            107                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.575758                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.555556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.342857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.542056                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           58                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       240000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       389500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       307000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       241000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1177500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.575758                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.555556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.342857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.542056                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20466.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20083.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20301.724138                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4980063                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            51260                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            50553                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            64208                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5146084                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         808818                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         667309                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         646519                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         471013                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2593659                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  85955500314                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  76329452842                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  73585222901                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  56617067915                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  292487243972                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5788881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       718569                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       697072                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       535221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7739743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.139719                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.928664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.927478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.880035                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.335109                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106272.981454                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114383.970308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 113817.572107                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 120202.771293                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112770.122816                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        16194                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1295                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          615                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          918                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            19022                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       792624                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       666014                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       645904                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       470095                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2574637                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  76804427364                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  69553954855                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  67069348407                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  51834944919                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 265262675545                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.136922                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.926862                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.926596                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.878319                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.332651                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96898.942454                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104433.172358                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 103837.951781                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 110264.829277                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103029.155390                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26284406                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         33847                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         15526                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          4089                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26337868                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       120907                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7416                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3467                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1780                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           133570                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10429643984                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    764755461                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    346568480                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    170472493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11711440418                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26405313                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        41263                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        18993                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5869                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26471438                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.004579                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.179725                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.182541                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.303288                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86261.705145                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 103122.365291                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 99962.065186                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 95771.063483                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87680.170832                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          671                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1114                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          869                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          307                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2961                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       120236                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6302                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2598                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1473                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       130609                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9179265492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    614782470                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    255862985                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    133781998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10183692945                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.004553                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.152728                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.136787                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.250980                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004934                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76343.736418                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 97553.549667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 98484.597768                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 90822.809233                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77970.836198                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     28214009                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        71710                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        58709                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        61025                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          28405453                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       714178                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       246075                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       226885                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       215192                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1402330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  71358521764                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29232954119                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  27030416110                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  26548235146                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 154170127139                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28928187                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       317785                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       285594                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       276217                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29807783                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.024688                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.774344                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.794432                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.779069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047046                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99916.997953                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118796.928250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 119137.078740                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123369.991199                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109938.550226                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        15137                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1665                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          946                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         1099                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        18847                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       699041                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       244410                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       225939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       214093                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1383483                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  63428241812                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26667300638                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  24703793114                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  24332375154                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 139131710718                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.024165                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.769105                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.791120                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.775090                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.046413                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90736.082450                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 109108.877043                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 109338.330762                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 113653.296250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100566.259736                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          144                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               153                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          260                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           46                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             343                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3171497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       263496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       168498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       186497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3789988                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          404                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           52                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           496                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.643564                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.884615                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.913043                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.941176                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.691532                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12198.065385                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5728.173913                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  8023.714286                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 11656.062500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11049.527697                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           46                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           55                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          214                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           43                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          288                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4242995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       873498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       376494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       262999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5755986                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.529703                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.826923                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.782609                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.764706                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.580645                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19827.079439                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20313.906977                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20916.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20230.692308                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19986.062500                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 961940553000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 961940553000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999895                       # Cycle average of tags in use
system.l2.tags.total_refs                   129341025                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11085194                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.667908                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.435916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.897776                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.847399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.018714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.058144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.006330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.982107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.707542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.043163                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.444311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.045278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.185116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.011055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.281924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1033366610                       # Number of tag accesses
system.l2.tags.data_accesses               1033366610                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 961940553000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7695040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      95488704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        403328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58268864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        166272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      55798208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         94272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      43788928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    102201856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          363905472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7695040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       403328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       166272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        94272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8358912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    181524864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       181524864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         120235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1492011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         910451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         871847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         684202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1596904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5686023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2836326                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2836326                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7999496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         99266741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           419286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         60574288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           172851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         58005880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            98002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         45521449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    106245501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             378303494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7999496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       419286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       172851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        98002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8689635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188706946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188706946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188706946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7999496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        99266741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          419286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        60574288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          172851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        58005880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           98002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        45521449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    106245501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            567010440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2747957.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    120235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1387533.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    904311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    862940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    675215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1595167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004754673750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       169510                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       169511                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10970574                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2588412                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5686023                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2836326                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5686023                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2836326                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 130249                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 88369                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            242981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            254736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            293208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            881051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            465513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            336553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            360235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            333052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            381844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           297657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           265166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           309031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           256560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           296549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           252651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            136529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            145611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            137641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            137126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            161893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            184225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            214844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            214574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            217378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            218481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           180504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           163186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           158659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           150198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           182233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           144845                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 231136933068                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                27778870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            335307695568                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41603.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60353.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3191027                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1569492                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5686023                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2836326                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1522801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1271383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  871309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  492078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  246386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  191722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  176773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  163315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  137154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  107953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  90350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 109108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  58340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  37563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  30413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  23736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  15232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   7967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  66786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 118493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 159946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 177120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 182318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 185885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 188927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 190995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 193951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 186321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 182218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 179056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 173788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 171602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 175959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3543169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    149.988668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.470322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   202.515930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2366925     66.80%     66.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       677693     19.13%     85.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       164685      4.65%     90.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        93581      2.64%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        57417      1.62%     94.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        37508      1.06%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        26814      0.76%     96.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19029      0.54%     97.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        99517      2.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3543169                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       169511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.775301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    283.889093                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       169506    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        169511                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       169510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.210985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.194658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.778816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           154964     91.42%     91.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1453      0.86%     92.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8607      5.08%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2676      1.58%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              992      0.59%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              395      0.23%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              178      0.11%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              111      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               56      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               32      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               12      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               13      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        169510                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              355569536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8335936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               175867328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               363905472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            181524864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       369.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    378.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  961940536500                       # Total gap between requests
system.mem_ctrls.avgGap                     112872.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7695040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     88802112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       403328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     57875904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       166272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     55228160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        94272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     43213760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    102090688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    175867328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7999496.409628964029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 92315592.396071895957                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 419285.785116494575                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 60165780.327591612935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 172850.598180363857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57413277.595751799643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 98001.898044525005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 44923524.499751493335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 106129934.621853917837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 182825568.016155779362                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       120235                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1492011                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6302                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       910451                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2598                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       871847                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1473                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       684202                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1596904                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2836326                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4203575094                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  78942230105                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    348025309                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  58146551816                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    145805881                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  55346324194                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     71747017                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  47630993531                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  90472442621                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 23164770571429                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34961.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52909.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     55224.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     63865.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     56122.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     63481.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     48708.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     69615.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56654.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8167174.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12606119820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6700292610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17053497300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7388816040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     75934469520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     185695249800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     213010225440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       518388670530                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.898863                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 551580893837                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  32121180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 378238479163                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12692192520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6746033745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         22614729060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6955347240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     75934469520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     300179279550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     116602621440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       541724673075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.158161                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 299813185854                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  32121180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 630006187146                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6656320097.656250                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   38484604013.849182                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          124     96.88%     96.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.66% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 347240940500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   109931580500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 852008972500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 961940553000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6159510                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6159510                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6159510                       # number of overall hits
system.cpu1.icache.overall_hits::total        6159510                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        46141                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         46141                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        46141                       # number of overall misses
system.cpu1.icache.overall_misses::total        46141                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1385659000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1385659000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1385659000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1385659000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6205651                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6205651                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6205651                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6205651                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007435                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007435                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007435                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007435                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 30030.970287                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30030.970287                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 30030.970287                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30030.970287                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          272                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    90.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        41231                       # number of writebacks
system.cpu1.icache.writebacks::total            41231                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4878                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4878                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4878                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4878                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        41263                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        41263                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        41263                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        41263                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1218597000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1218597000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1218597000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1218597000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006649                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006649                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006649                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006649                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 29532.438262                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 29532.438262                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 29532.438262                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 29532.438262                       # average overall mshr miss latency
system.cpu1.icache.replacements                 41231                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6159510                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6159510                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        46141                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        46141                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1385659000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1385659000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6205651                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6205651                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007435                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007435                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 30030.970287                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30030.970287                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4878                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4878                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        41263                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        41263                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1218597000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1218597000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006649                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006649                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 29532.438262                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 29532.438262                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 961940553000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.279259                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5991927                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            41231                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           145.325774                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        394085000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.279259                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.946227                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.946227                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12452565                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12452565                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 961940553000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     10892965                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        10892965                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     10892965                       # number of overall hits
system.cpu1.dcache.overall_hits::total       10892965                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2600750                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2600750                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2600750                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2600750                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 310987122917                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 310987122917                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 310987122917                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 310987122917                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     13493715                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13493715                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     13493715                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13493715                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.192738                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.192738                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.192738                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.192738                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 119575.938832                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 119575.938832                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 119575.938832                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 119575.938832                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1883700                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       242443                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            27894                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3128                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.530652                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.507353                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1036003                       # number of writebacks
system.cpu1.dcache.writebacks::total          1036003                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1961172                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1961172                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1961172                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1961172                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       639578                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       639578                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       639578                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       639578                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  68534190336                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  68534190336                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  68534190336                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  68534190336                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047398                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047398                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047398                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047398                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 107155.327944                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107155.327944                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 107155.327944                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107155.327944                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1036003                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9231581                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9231581                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1534990                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1534990                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 150736662000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 150736662000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10766571                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10766571                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.142570                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.142570                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 98200.419547                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98200.419547                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1216767                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1216767                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       318223                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       318223                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30754413500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30754413500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029557                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029557                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96644.219620                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96644.219620                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1661384                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1661384                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1065760                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1065760                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 160250460917                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 160250460917                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2727144                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2727144                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.390797                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.390797                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 150362.615333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 150362.615333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       744405                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       744405                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321355                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321355                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  37779776836                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  37779776836                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.117836                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.117836                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 117563.992581                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 117563.992581                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          205                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          205                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3406500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3406500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.384615                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.384615                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 16617.073171                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16617.073171                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           92                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           92                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          113                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          113                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2108500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2108500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.212008                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.212008                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 18659.292035                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18659.292035                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          209                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          173                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          173                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1279000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1279000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.452880                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.452880                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7393.063584                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7393.063584                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          166                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          166                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1135000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1135000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.434555                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.434555                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6837.349398                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6837.349398                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       247000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       247000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       225000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       225000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       494922                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         494922                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       410889                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       410889                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  41039486500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  41039486500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       905811                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       905811                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.453614                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.453614                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99879.740027                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99879.740027                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       410889                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       410889                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  40628597500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  40628597500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.453614                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.453614                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98879.740027                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98879.740027                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 961940553000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.035880                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12438571                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1050356                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.842243                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        394096500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.035880                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.907371                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.907371                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         29851267                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        29851267                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 961940553000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          56281491                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11648664                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55206899                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8248660                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2880412                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             962                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           599                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1561                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           64                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           64                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7789754                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7789754                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26471438                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29810056                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          496                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          496                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79215904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    104168591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       123757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3123223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        56947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2962022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2444337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192112356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3379877824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4443862784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      5279616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132630464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2429056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    125762944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       749184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    103852992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8194444864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14019018                       # Total snoops (count)
system.tol2bus.snoopTraffic                 184875200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         78041321                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.085336                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.321483                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               72013915     92.28%     92.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5695320      7.30%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  86289      0.11%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 191338      0.25%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  54447      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           78041321                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128070098486                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1496029699                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          28965864                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1232685241                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8972058                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       52100590989                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39641135956                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1577033234                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          62514571                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2899983973500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  54101                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741632                       # Number of bytes of host memory used
host_op_rate                                    54160                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 68452.46                       # Real time elapsed on the host
host_tick_rate                               28312252                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3703338988                       # Number of instructions simulated
sim_ops                                    3707389753                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.938043                       # Number of seconds simulated
sim_ticks                                1938043420500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.835617                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              107642671                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           111160206                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6455479                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        125029217                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            171450                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         185278                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           13828                       # Number of indirect misses.
system.cpu0.branchPred.lookups              125554441                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10291                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        104364                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6440933                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  86880051                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19099915                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         323517                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      114362900                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           653517766                       # Number of instructions committed
system.cpu0.commit.committedOps             653621989                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3838963364                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.170260                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.979961                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3669653350     95.59%     95.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     67740030      1.76%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     12547989      0.33%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4742719      0.12%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4282314      0.11%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3951839      0.10%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     41746403      1.09%     99.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     15198805      0.40%     99.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19099915      0.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3838963364                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 214326151                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              399573                       # Number of function calls committed.
system.cpu0.commit.int_insts                543305125                       # Number of committed integer instructions.
system.cpu0.commit.loads                    178513009                       # Number of loads committed
system.cpu0.commit.membars                     205029                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       206040      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       339066779     51.88%     51.91% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          14173      0.00%     51.91% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      85355243     13.06%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      18553419      2.84%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      6180928      0.95%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       6188849      0.95%     69.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      6181315      0.95%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       99432836     15.21%     85.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        574014      0.09%     85.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     79184537     12.11%     98.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     12680866      1.94%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        653621989                       # Class of committed instruction
system.cpu0.commit.refs                     191872253                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  653517766                       # Number of Instructions Simulated
system.cpu0.committedOps                    653621989                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.927604                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.927604                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3608244822                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                14631                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            92657053                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             826064877                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                47875344                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                139866301                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6904039                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                24304                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             54608977                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  125554441                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 24213018                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3821973609                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               210144                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     952176481                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13837180                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.032411                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28607171                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         107814121                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.245799                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3857499483                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.246872                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.765691                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              3264988595     84.64%     84.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               449156151     11.64%     96.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21185764      0.55%     96.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                89448085      2.32%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4922141      0.13%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  390072      0.01%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                21078258      0.55%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6314342      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   16075      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3857499483                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                229974350                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               206270986                       # number of floating regfile writes
system.cpu0.idleCycles                       16294999                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6802480                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                95221470                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.319039                       # Inst execution rate
system.cpu0.iew.exec_refs                   743879251                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  13598946                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1703185165                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            209145651                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            135612                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5421919                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            15694590                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          766392372                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            730280305                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5840470                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1235889760                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              11226871                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1119807439                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6904039                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1143829922                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     53221675                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          202814                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          249                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       533643                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30632642                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2335346                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        533643                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2051098                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4751382                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                594301816                       # num instructions consuming a value
system.cpu0.iew.wb_count                    690694993                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.826523                       # average fanout of values written-back
system.cpu0.iew.wb_producers                491204188                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.178299                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     691783203                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1293503373                       # number of integer regfile reads
system.cpu0.int_regfile_writes              376892681                       # number of integer regfile writes
system.cpu0.ipc                              0.168702                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.168702                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           210792      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            369447130     29.75%     29.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               15241      0.00%     29.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1997      0.00%     29.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           86356205      6.95%     36.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1013      0.00%     36.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           20620820      1.66%     38.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           6442218      0.52%     38.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     38.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            6188849      0.50%     39.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           6379082      0.51%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           447055559     36.00%     75.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             584741      0.05%     75.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      285498258     22.99%     98.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      12928324      1.04%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1241730229                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              489515562                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          914323191                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    219091223                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         295081343                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  172331287                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.138783                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                5782173      3.36%      3.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 3983      0.00%      3.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                75512      0.04%      3.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               33372      0.02%      3.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             29687374     17.23%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               25288      0.01%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             101432451     58.86%     79.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                15870      0.01%     79.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         35275260     20.47%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             924335162                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5602395031                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    471603770                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        584614245                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 766019885                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1241730229                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             372487                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      112770386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3426993                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         48970                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    106326834                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3857499483                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.321900                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.075479                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3419126626     88.64%     88.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          149146361      3.87%     92.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           71995846      1.87%     94.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43048087      1.12%     95.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           96439124      2.50%     97.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           53222970      1.38%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           11421595      0.30%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            5743993      0.15%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            7354881      0.19%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3857499483                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.320546                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          8191416                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5406417                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           209145651                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           15694590                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              230874626                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             122460748                       # number of misc regfile writes
system.cpu0.numCycles                      3873794482                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2292451                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2989954257                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            553540055                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             160735753                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                71869922                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             539527419                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              4526872                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1128872397                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             793075480                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          673479122                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                157424738                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2648034                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6904039                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            630791414                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               119939072                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        287373036                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       841499361                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        555113                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             15693                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                353963153                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         15403                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4587793166                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1554526746                       # The number of ROB writes
system.cpu0.timesIdled                         163780                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 4744                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.679885                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              106997427                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           109538854                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6450705                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        124203523                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            139932                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         145907                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5975                       # Number of indirect misses.
system.cpu1.branchPred.lookups              124637845                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2197                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        102773                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          6438678                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  85867718                       # Number of branches committed
system.cpu1.commit.bw_lim_events             19021876                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         321236                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      114169742                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           646969023                       # Number of instructions committed
system.cpu1.commit.committedOps             647075080                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   3837301573                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.168628                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.974965                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3669418288     95.62%     95.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     67372563      1.76%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12368403      0.32%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4664411      0.12%     97.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4219348      0.11%     97.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3966277      0.10%     98.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     41804156      1.09%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     14466251      0.38%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     19021876      0.50%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   3837301573                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 212974230                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              330629                       # Number of function calls committed.
system.cpu1.commit.int_insts                537425742                       # Number of committed integer instructions.
system.cpu1.commit.loads                    176763955                       # Number of loads committed
system.cpu1.commit.membars                     206748                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       206748      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       335229601     51.81%     51.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            554      0.00%     51.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      84663125     13.08%     64.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      18576568      2.87%     67.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      6193360      0.96%     68.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      6193360      0.96%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       98400271     15.21%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        263004      0.04%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     78466457     12.13%     98.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     12692560      1.96%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        647075080                       # Class of committed instruction
system.cpu1.commit.refs                     189822292                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  646969023                       # Number of Instructions Simulated
system.cpu1.committedOps                    647075080                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.963305                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.963305                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3613795677                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                12215                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            91874075                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             819472791                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                44790592                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                135732599                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               6896140                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                28522                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             54588034                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  124637845                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23936358                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   3823342642                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               193956                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     946238287                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               13816334                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.032306                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25552233                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         107137359                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.245262                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3855803042                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.245445                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.763825                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              3267097658     84.73%     84.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               446248187     11.57%     96.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21015921      0.55%     96.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                88880411      2.31%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 4897815      0.13%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  369695      0.01%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                21030092      0.55%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 6260192      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3071      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3855803042                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                228613893                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               204859794                       # number of floating regfile writes
system.cpu1.idleCycles                        2270348                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             6798986                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                94172453                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.319042                       # Inst execution rate
system.cpu1.iew.exec_refs                   743569006                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13292512                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1710114252                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            207363165                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            133206                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          5391312                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            15368146                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          759638529                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            730276494                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5824534                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1230886442                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              11282892                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1117435364                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               6896140                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1141557570                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     53318761                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          193254                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       527467                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     30599210                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2309809                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        527467                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      2021627                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4777359                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                590271275                       # num instructions consuming a value
system.cpu1.iew.wb_count                    683861849                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.825254                       # average fanout of values written-back
system.cpu1.iew.wb_producers                487123552                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.177255                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     684946888                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1287188789                       # number of integer regfile reads
system.cpu1.int_regfile_writes              372784949                       # number of integer regfile writes
system.cpu1.ipc                              0.167692                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167692                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           210885      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            365435402     29.55%     29.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 569      0.00%     29.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           85649113      6.93%     36.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           20627555      1.67%     38.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           6450188      0.52%     38.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     38.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            6188800      0.50%     39.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           6389020      0.52%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           447022955     36.15%     75.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             268327      0.02%     75.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      285530786     23.09%     98.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      12936704      1.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1236710976                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              488717656                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          912879111                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    217687522                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         293519852                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  172517579                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.139497                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                5740666      3.33%      3.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 4044      0.00%      3.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                96112      0.06%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               33069      0.02%      3.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             29384164     17.03%     20.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               25392      0.01%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             101831390     59.03%     79.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   33      0.00%     79.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         35402708     20.52%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             920300014                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        5592302826                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    466174327                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        579208789                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 759267112                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1236710976                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             371417                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      112563449                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3439364                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         50181                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    106419665                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3855803042                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.320740                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.074122                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3420218775     88.70%     88.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          147383212      3.82%     92.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           71502692      1.85%     94.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           42563290      1.10%     95.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           96496288      2.50%     97.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           53349589      1.38%     99.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           11406554      0.30%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            5601047      0.15%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            7281595      0.19%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3855803042                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.320551                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8174298                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         5394700                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           207363165                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           15368146                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              229492615                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             121815213                       # number of misc regfile writes
system.cpu1.numCycles                      3858073390                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17880804                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2994001641                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            548267005                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             161558604                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                68649189                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             541397125                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              4500630                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1119467503                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             786345484                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          668094551                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                153403273                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1726335                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               6896140                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            632274899                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               119827546                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        285857871                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       833609632                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        577900                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             15317                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                355287888                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         15256                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  4579487560                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1541011356                       # The number of ROB writes
system.cpu1.timesIdled                          31307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            95.816876                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits              106954291                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups           111623647                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          6454010                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        124154723                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            138223                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         141504                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3281                       # Number of indirect misses.
system.cpu2.branchPred.lookups              124581928                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2184                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        103122                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          6441734                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  85833260                       # Number of branches committed
system.cpu2.commit.bw_lim_events             19054044                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         321642                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      114112315                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           646747244                       # Number of instructions committed
system.cpu2.commit.committedOps             646854072                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   3831467227                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.168827                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.975463                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   3663607239     95.62%     95.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     67358202      1.76%     97.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     12378454      0.32%     97.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4685110      0.12%     97.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4232690      0.11%     97.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      3966928      0.10%     98.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     41806040      1.09%     99.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7     14378520      0.38%     99.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8     19054044      0.50%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   3831467227                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 212918989                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              328771                       # Number of function calls committed.
system.cpu2.commit.int_insts                537230226                       # Number of committed integer instructions.
system.cpu2.commit.loads                    176704513                       # Number of loads committed
system.cpu2.commit.membars                     208168                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       208168      0.03%      0.03% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       335095680     51.80%     51.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            514      0.00%     51.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             672      0.00%     51.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      84635240     13.08%     64.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     64.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt      18576922      2.87%     67.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      6193536      0.96%     68.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      6193536      0.96%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       98369416     15.21%     85.87% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        260633      0.04%     85.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     78438219     12.13%     98.04% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite     12692736      1.96%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        646854072                       # Class of committed instruction
system.cpu2.commit.refs                     189761004                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  646747244                       # Number of Instructions Simulated
system.cpu2.committedOps                    646854072                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.957032                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.957032                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           3606954315                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                12344                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            91831479                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             819191658                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                44788250                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                136909966                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               6897598                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                31654                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             54410762                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  124581928                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 23935436                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   3817580198                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               194161                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     945939545                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles               13819748                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.032336                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          25470819                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches         107092514                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.245527                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        3849960891                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.245741                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.764333                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              3261500432     84.72%     84.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               446056974     11.59%     96.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                20998162      0.55%     96.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                88834529      2.31%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 4896144      0.13%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  368103      0.01%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                21038218      0.55%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 6266145      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2184      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          3849960891                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                228566683                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               204808346                       # number of floating regfile writes
system.cpu2.idleCycles                        2732926                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             6801160                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                94131899                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.319480                       # Inst execution rate
system.cpu2.iew.exec_refs                   743705157                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                  13291145                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles             1707705159                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            207283970                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            131593                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          5397468                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts            15364509                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          759361301                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            730414012                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          5828575                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts           1230858599                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents              11275501                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents           1116497530                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               6897598                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles           1140622442                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     53362119                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          193049                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       527138                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     30579457                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2308018                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        527138                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      2026754                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       4774406                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                589915852                       # num instructions consuming a value
system.cpu2.iew.wb_count                    683641344                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.825168                       # average fanout of values written-back
system.cpu2.iew.wb_producers                486779522                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.177445                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     684725854                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads              1287114101                       # number of integer regfile reads
system.cpu2.int_regfile_writes              372652431                       # number of integer regfile writes
system.cpu2.ipc                              0.167869                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.167869                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           211502      0.02%      0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            365300510     29.54%     29.56% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 517      0.00%     29.56% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  672      0.00%     29.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           85623556      6.92%     36.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     36.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt           20627285      1.67%     38.15% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           6451140      0.52%     38.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     38.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            6188800      0.50%     39.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           6389392      0.52%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     39.69% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           447129319     36.16%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             266279      0.02%     75.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      285560791     23.09%     98.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite      12937411      1.05%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total            1236687174                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              488733972                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          912902884                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    217636548                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         293455309                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                  172504587                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.139489                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                5708785      3.31%      3.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      3.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 4093      0.00%      3.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                74493      0.04%      3.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult               33448      0.02%      3.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             29412880     17.05%     20.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc               25409      0.01%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead             101840091     59.04%     79.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  114      0.00%     79.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         35405273     20.52%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             920246287                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        5586377241                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    466004796                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        578939603                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 758990865                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued               1236687174                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             370436                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      112507229                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          3440299                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         48794                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined    106340687                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   3849960891                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.321221                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.074803                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         3414278646     88.68%     88.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          147503985      3.83%     92.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           71519966      1.86%     94.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           42580943      1.11%     95.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           96472176      2.51%     97.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           53299639      1.38%     99.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6           11389028      0.30%     99.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            5652703      0.15%     99.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            7263805      0.19%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     3849960891                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.320993                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8170357                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         5393771                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           207283970                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           15364509                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              229443535                       # number of misc regfile reads
system.cpu2.misc_regfile_writes             121788034                       # number of misc regfile writes
system.cpu2.numCycles                      3852693817                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    23261011                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             2990504408                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            548079615                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents             161473837                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                68652102                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             538157963                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              4524055                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups           1119109070                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             786075963                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          667870509                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                154386468                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1905211                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               6897598                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            629039990                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               119790894                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        285831925                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       833277145                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        480325                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             13681                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                353822126                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         13718                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  4573354428                       # The number of ROB reads
system.cpu2.rob.rob_writes                 1540446758                       # The number of ROB writes
system.cpu2.timesIdled                          32672                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.501059                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits              106908458                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups           113129376                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          6447122                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted        124111164                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            139066                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         141961                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2895                       # Number of indirect misses.
system.cpu3.branchPred.lookups              124539798                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2177                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        103308                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          6434553                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  85830621                       # Number of branches committed
system.cpu3.commit.bw_lim_events             19009671                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         322218                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      114093679                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           646703416                       # Number of instructions committed
system.cpu3.commit.committedOps             646810492                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   3833302002                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.168735                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.975096                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   3665408486     95.62%     95.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     67386475      1.76%     97.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     12390210      0.32%     97.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4663148      0.12%     97.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      4264082      0.11%     97.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      3960542      0.10%     98.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     41817969      1.09%     99.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7     14401419      0.38%     99.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     19009671      0.50%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   3833302002                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 212879994                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              328827                       # Number of function calls committed.
system.cpu3.commit.int_insts                537214786                       # Number of committed integer instructions.
system.cpu3.commit.loads                    176696015                       # Number of loads committed
system.cpu3.commit.membars                     208318                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       208318      0.03%      0.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       335101310     51.81%     51.84% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            518      0.00%     51.84% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             672      0.00%     51.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      84624983     13.08%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt      18564600      2.87%     67.79% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      6187376      0.96%     68.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      6187376      0.96%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       98359040     15.21%     85.87% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        260640      0.04%     85.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     78440283     12.13%     98.04% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite     12686576      1.96%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        646810492                       # Class of committed instruction
system.cpu3.commit.refs                     189746539                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  646703416                       # Number of Instructions Simulated
system.cpu3.committedOps                    646810492                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.959819                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.959819                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           3609018061                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                12711                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            91817768                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             819088484                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                44712122                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                136796828                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               6890568                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                31575                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             54371155                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  124539798                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 23939247                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   3819418841                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               194942                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     945616203                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles               13806274                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.032312                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          25466737                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches         107047524                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.245345                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        3851788734                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.245540                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.764113                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              3263560518     84.73%     84.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               445874458     11.58%     96.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                20999106      0.55%     96.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                88789942      2.31%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 4886494      0.13%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  367745      0.01%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                21033760      0.55%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 6274647      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    2064      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          3851788734                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                228520628                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               204786254                       # number of floating regfile writes
system.cpu3.idleCycles                        2446570                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             6794377                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                94133658                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.319361                       # Inst execution rate
system.cpu3.iew.exec_refs                   743748990                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                  13285741                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles             1709188457                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            207270252                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            132316                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          5397214                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts            15361074                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          759308216                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            730463249                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          5830049                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts           1230893925                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents              11293744                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents           1116141705                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               6890568                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles           1140298157                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     53344950                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          192867                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       527073                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     30574237                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2310550                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        527073                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      2028079                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4766298                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                589699558                       # num instructions consuming a value
system.cpu3.iew.wb_count                    683633532                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.825356                       # average fanout of values written-back
system.cpu3.iew.wb_producers                486711905                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.177372                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     684717880                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads              1287182338                       # number of integer regfile reads
system.cpu3.int_regfile_writes              372671232                       # number of integer regfile writes
system.cpu3.ipc                              0.167790                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.167790                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           211798      0.02%      0.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            365320436     29.54%     29.56% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 527      0.00%     29.56% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  672      0.00%     29.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           85617356      6.92%     36.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     36.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt           20617012      1.67%     38.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           6446340      0.52%     38.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     38.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            6188800      0.50%     39.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           6383504      0.52%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           447156625     36.16%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             266247      0.02%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      285582569     23.09%     98.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite      12932088      1.05%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total            1236723974                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              488526405                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          912684697                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    217608520                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         293431208                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                  172349273                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.139360                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                5717571      3.32%      3.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 3995      0.00%      3.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                74124      0.04%      3.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult               33038      0.02%      3.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             29222931     16.96%     20.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc               25480      0.01%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     20.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead             101872880     59.11%     79.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   86      0.00%     79.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         35399166     20.54%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             920335044                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        5588329768                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    466025012                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        578900978                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 758936116                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued               1236723974                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             372100                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      112497724                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          3428510                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         49882                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined    106278202                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   3851788734                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.321078                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.074732                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         3416109841     88.69%     88.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          147608586      3.83%     92.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           71451665      1.86%     94.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           42488133      1.10%     95.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           96483446      2.50%     97.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           53300526      1.38%     99.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6           11383872      0.30%     99.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            5693307      0.15%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            7269358      0.19%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     3851788734                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.320874                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          8169283                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         5388463                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           207270252                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           15361074                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              229404325                       # number of misc regfile reads
system.cpu3.misc_regfile_writes             121753135                       # number of misc regfile writes
system.cpu3.numCycles                      3854235304                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    21719273                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             2991983043                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            548044764                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents             161842414                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                68556058                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             538578799                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              4507899                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups           1119020409                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             786017539                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          667817798                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                154247870                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1910294                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               6890568                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            629642813                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               119773034                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        285797772                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       833222637                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        468382                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             13787                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                354061673                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         13751                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  4575171646                       # The number of ROB reads
system.cpu3.rob.rob_writes                 1540315535                       # The number of ROB writes
system.cpu3.timesIdled                          31232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         49185112                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             16494623                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            81160677                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              67371                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              23655347                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    260020317                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     505632628                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     26645358                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops     14654324                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    251784659                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    220206683                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    510659765                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      234861007                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1938043420500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          257560802                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5386503                       # Transaction distribution
system.membus.trans_dist::CleanEvict        240227253                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           134465                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9766                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2313837                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2311160                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     257560803                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    765504590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              765504590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  16976541760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             16976541760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           126105                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         260018872                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               260018872    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           260018872                       # Request fanout histogram
system.membus.respLayer1.occupancy       1335690990164                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             68.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        619355135157                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              32.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               3708                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1855                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6305897.035040                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   7965794.542632                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1855    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     69800000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1855                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   1926345981500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  11697439000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1938043420500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     23899436                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        23899436                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     23899436                       # number of overall hits
system.cpu2.icache.overall_hits::total       23899436                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        36000                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         36000                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        36000                       # number of overall misses
system.cpu2.icache.overall_misses::total        36000                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2263538500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2263538500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2263538500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2263538500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     23935436                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     23935436                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     23935436                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     23935436                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001504                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001504                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001504                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001504                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 62876.069444                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62876.069444                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 62876.069444                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62876.069444                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          852                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    21.300000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        34421                       # number of writebacks
system.cpu2.icache.writebacks::total            34421                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1579                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1579                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1579                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1579                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        34421                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        34421                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        34421                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        34421                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   2145555000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2145555000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   2145555000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2145555000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001438                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001438                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001438                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001438                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 62332.732925                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62332.732925                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 62332.732925                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62332.732925                       # average overall mshr miss latency
system.cpu2.icache.replacements                 34421                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     23899436                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       23899436                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        36000                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        36000                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2263538500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2263538500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     23935436                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     23935436                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001504                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001504                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 62876.069444                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62876.069444                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1579                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1579                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        34421                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        34421                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   2145555000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2145555000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001438                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001438                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 62332.732925                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62332.732925                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1938043420500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           24280082                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            34453                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           704.730560                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         47905293                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        47905293                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1938043420500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     87874027                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        87874027                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     87874027                       # number of overall hits
system.cpu2.dcache.overall_hits::total       87874027                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data    113936817                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total     113936817                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data    113936817                       # number of overall misses
system.cpu2.dcache.overall_misses::total    113936817                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 10816737326892                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 10816737326892                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 10816737326892                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 10816737326892                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    201810844                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    201810844                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    201810844                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    201810844                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.564572                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.564572                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.564572                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.564572                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 94936.277945                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 94936.277945                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 94936.277945                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 94936.277945                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   3025397368                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       445569                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         53949727                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           6693                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    56.078085                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    66.572389                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     63179514                       # number of writebacks
system.cpu2.dcache.writebacks::total         63179514                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     50740516                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     50740516                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     50740516                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     50740516                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     63196301                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     63196301                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     63196301                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     63196301                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 6967483656453                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 6967483656453                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 6967483656453                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 6967483656453                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.313146                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.313146                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.313146                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.313146                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 110251.447414                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110251.447414                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 110251.447414                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110251.447414                       # average overall mshr miss latency
system.cpu2.dcache.replacements              63179484                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     80620905                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       80620905                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data    108243588                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total    108243588                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 10292372504000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 10292372504000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    188864493                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    188864493                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.573128                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.573128                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 95085.285828                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 95085.285828                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     45781992                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     45781992                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     62461596                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     62461596                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 6904114632500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 6904114632500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.330722                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.330722                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 110533.753132                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110533.753132                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      7253122                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7253122                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      5693229                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      5693229                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 524364822892                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 524364822892                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     12946351                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     12946351                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.439755                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.439755                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 92103.237529                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 92103.237529                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      4958524                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      4958524                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       734705                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       734705                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  63369023953                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  63369023953                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.056750                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.056750                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 86250.976859                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 86250.976859                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         6671                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6671                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         2373                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2373                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     85480000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     85480000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         9044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.262384                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.262384                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 36021.913190                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 36021.913190                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          525                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          525                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1848                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1848                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     51360000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     51360000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.204334                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.204334                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 27792.207792                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27792.207792                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         3391                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3391                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2868                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2868                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     22642000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     22642000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         6259                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         6259                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.458220                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.458220                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7894.700139                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7894.700139                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2735                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2735                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     20225000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     20225000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.436971                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.436971                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7394.881170                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7394.881170                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3993500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3993500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3675500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3675500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         2448                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           2448                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       100674                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       100674                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   3354392500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   3354392500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       103122                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       103122                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.976261                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.976261                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 33319.352564                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 33319.352564                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            9                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            9                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       100665                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       100665                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   3253718500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   3253718500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.976174                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.976174                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 32322.242090                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 32322.242090                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1938043420500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.950819                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          151216385                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         63265171                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.390200                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.950819                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.998463                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998463                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        467123682                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       467123682                       # Number of data accesses
system.cpu3.numPwrStateTransitions               4014                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         2008                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5441619.521912                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   7733926.672973                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         2008    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     69973000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           2008                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   1927116648500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  10926772000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1938043420500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     23903478                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        23903478                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     23903478                       # number of overall hits
system.cpu3.icache.overall_hits::total       23903478                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        35769                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         35769                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        35769                       # number of overall misses
system.cpu3.icache.overall_misses::total        35769                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2071494999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2071494999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2071494999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2071494999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     23939247                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     23939247                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     23939247                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     23939247                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001494                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001494                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001494                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001494                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 57913.137046                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 57913.137046                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 57913.137046                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 57913.137046                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          572                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    31.777778                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        34310                       # number of writebacks
system.cpu3.icache.writebacks::total            34310                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1459                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1459                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1459                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1459                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        34310                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        34310                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        34310                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        34310                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1968768499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1968768499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1968768499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1968768499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001433                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001433                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001433                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001433                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 57381.769134                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 57381.769134                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 57381.769134                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 57381.769134                       # average overall mshr miss latency
system.cpu3.icache.replacements                 34310                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     23903478                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       23903478                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        35769                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        35769                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2071494999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2071494999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     23939247                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     23939247                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001494                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001494                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 57913.137046                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 57913.137046                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1459                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1459                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        34310                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        34310                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1968768499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1968768499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 57381.769134                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 57381.769134                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1938043420500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           24247801                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            34342                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           706.068400                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         47912804                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        47912804                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1938043420500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     87766424                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        87766424                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     87766424                       # number of overall hits
system.cpu3.dcache.overall_hits::total       87766424                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data    114039585                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total     114039585                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data    114039585                       # number of overall misses
system.cpu3.dcache.overall_misses::total    114039585                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 10826619694384                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 10826619694384                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 10826619694384                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 10826619694384                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    201806009                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    201806009                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    201806009                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    201806009                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.565095                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.565095                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.565095                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.565095                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 94937.382439                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 94937.382439                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 94937.382439                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 94937.382439                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   3021873623                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       440913                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         53931398                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6627                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    56.031806                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    66.532820                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     63179396                       # number of writebacks
system.cpu3.dcache.writebacks::total         63179396                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     50842650                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     50842650                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     50842650                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     50842650                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     63196935                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     63196935                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     63196935                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     63196935                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 6968199227283                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 6968199227283                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 6968199227283                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 6968199227283                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.313157                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.313157                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.313157                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.313157                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 110261.664229                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 110261.664229                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 110261.664229                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 110261.664229                       # average overall mshr miss latency
system.cpu3.dcache.replacements              63179373                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     80410011                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       80410011                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data    108455894                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total    108455894                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 10319429357000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 10319429357000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    188865905                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    188865905                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.574248                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.574248                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 95148.626565                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 95148.626565                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     45993731                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     45993731                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     62462163                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     62462163                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 6904472986500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 6904472986500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.330722                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.330722                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 110538.486900                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110538.486900                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      7356413                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7356413                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      5583691                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      5583691                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 507190337384                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 507190337384                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     12940104                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     12940104                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.431503                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.431503                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 90834.241613                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 90834.241613                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      4848919                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      4848919                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       734772                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       734772                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  63726240783                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  63726240783                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.056783                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.056783                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 86729.272186                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 86729.272186                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         7126                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         7126                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         2272                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2272                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     61610000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     61610000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         9398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         9398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.241754                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.241754                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27117.077465                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27117.077465                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          306                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          306                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1966                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1966                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     47920500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     47920500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.209193                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.209193                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 24374.618515                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24374.618515                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         3139                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3139                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3145                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3145                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     22502500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     22502500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         6284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         6284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.500477                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500477                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7155.007949                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7155.007949                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3031                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3031                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     19939500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     19939500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.482336                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.482336                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6578.521940                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6578.521940                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      5412500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      5412500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      4944500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      4944500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         2486                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           2486                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       100822                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       100822                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   3339466999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   3339466999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       103308                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       103308                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.975936                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.975936                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 33122.403831                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 33122.403831                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data           24                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total           24                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       100798                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       100798                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   3238623999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   3238623999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.975704                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.975704                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 32129.843836                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 32129.843836                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1938043420500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.951811                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          151110974                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         63264485                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.388559                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.951811                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998494                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998494                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        467114458                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       467114458                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1920                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          960                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1194484.895833                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1024552.758568                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          960    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      4683500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            960                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1936896715000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1146705500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1938043420500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     24050239                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        24050239                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     24050239                       # number of overall hits
system.cpu0.icache.overall_hits::total       24050239                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       162779                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        162779                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       162779                       # number of overall misses
system.cpu0.icache.overall_misses::total       162779                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  11881000999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11881000999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  11881000999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11881000999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     24213018                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     24213018                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     24213018                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     24213018                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006723                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006723                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006723                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006723                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72988.536599                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72988.536599                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72988.536599                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72988.536599                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2878                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.968750                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       152382                       # number of writebacks
system.cpu0.icache.writebacks::total           152382                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10396                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10396                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10396                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10396                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       152383                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       152383                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       152383                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       152383                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11084267500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11084267500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11084267500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11084267500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.006293                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006293                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.006293                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006293                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72739.528031                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72739.528031                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72739.528031                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72739.528031                       # average overall mshr miss latency
system.cpu0.icache.replacements                152382                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     24050239                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       24050239                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       162779                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       162779                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  11881000999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11881000999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     24213018                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     24213018                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006723                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006723                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72988.536599                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72988.536599                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10396                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10396                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       152383                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       152383                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11084267500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11084267500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.006293                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006293                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72739.528031                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72739.528031                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1938043420500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           24202870                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           152415                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           158.795853                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    32.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         48578419                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        48578419                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1938043420500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     88979038                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        88979038                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     88979038                       # number of overall hits
system.cpu0.dcache.overall_hits::total       88979038                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    115023743                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     115023743                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    115023743                       # number of overall misses
system.cpu0.dcache.overall_misses::total    115023743                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 10994268748561                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 10994268748561                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 10994268748561                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 10994268748561                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    204002781                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    204002781                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    204002781                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    204002781                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.563834                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.563834                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.563834                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.563834                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 95582.602877                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95582.602877                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 95582.602877                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95582.602877                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   3020837095                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       445395                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         53805002                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6675                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.144168                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.725843                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     63163546                       # number of writebacks
system.cpu0.dcache.writebacks::total         63163546                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     51829908                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     51829908                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     51829908                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     51829908                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     63193835                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     63193835                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     63193835                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     63193835                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6968676505091                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6968676505091                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6968676505091                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6968676505091                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.309769                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.309769                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.309769                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.309769                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 110274.625762                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 110274.625762                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 110274.625762                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 110274.625762                       # average overall mshr miss latency
system.cpu0.dcache.replacements              63163523                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     81597561                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       81597561                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    109158709                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    109158709                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 10413530451000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 10413530451000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190756270                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190756270                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.572242                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.572242                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 95398.072645                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95398.072645                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     46733097                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     46733097                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     62425612                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     62425612                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 6898151211000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6898151211000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.327253                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.327253                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 110501.939669                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110501.939669                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      7381477                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7381477                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5865034                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5865034                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 580738297561                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 580738297561                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     13246511                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     13246511                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.442761                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.442761                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 99017.038531                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 99017.038531                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5096811                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5096811                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       768223                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       768223                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  70525294091                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  70525294091                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.057994                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057994                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 91803.153630                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91803.153630                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         8358                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         8358                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1302                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1302                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     60745000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     60745000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         9660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.134783                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.134783                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46655.145929                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46655.145929                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1070                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1070                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          232                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          232                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1555500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1555500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.024017                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.024017                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  6704.741379                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6704.741379                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2601                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2601                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     15128500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     15128500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         8298                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         8298                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.313449                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.313449                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5816.416763                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5816.416763                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2560                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2560                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     12637500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     12637500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.308508                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.308508                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4936.523438                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4936.523438                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1086500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1086500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1017500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1017500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5244                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5244                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        99120                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        99120                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3531092498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3531092498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       104364                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       104364                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.949753                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.949753                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 35624.419875                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 35624.419875                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        99113                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        99113                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3431972498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3431972498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.949686                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.949686                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 34626.865275                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 34626.865275                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1938043420500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.973681                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          152321398                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         63258473                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.407921                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.973681                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999178                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999178                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        471508647                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       471508647                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1938043420500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               22787                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             4482092                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               15750                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             4483385                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               13868                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             4462506                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               14809                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             4462887                       # number of demand (read+write) hits
system.l2.demand_hits::total                 17958084                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              22787                       # number of overall hits
system.l2.overall_hits::.cpu0.data            4482092                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              15750                       # number of overall hits
system.l2.overall_hits::.cpu1.data            4483385                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              13868                       # number of overall hits
system.l2.overall_hits::.cpu2.data            4462506                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              14809                       # number of overall hits
system.l2.overall_hits::.cpu3.data            4462887                       # number of overall hits
system.l2.overall_hits::total                17958084                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            129595                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          58692123                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             19529                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          58690922                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             20553                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          58716762                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             19501                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          58713393                       # number of demand (read+write) misses
system.l2.demand_misses::total              235002378                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           129595                       # number of overall misses
system.l2.overall_misses::.cpu0.data         58692123                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            19529                       # number of overall misses
system.l2.overall_misses::.cpu1.data         58690922                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            20553                       # number of overall misses
system.l2.overall_misses::.cpu2.data         58716762                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            19501                       # number of overall misses
system.l2.overall_misses::.cpu3.data         58713393                       # number of overall misses
system.l2.overall_misses::total             235002378                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10580486436                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 6782500297716                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1671013939                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 6784774414154                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1923212945                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 6781314845899                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1736450963                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 6781990102149                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     27146490824201                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10580486436                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 6782500297716                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1671013939                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 6784774414154                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1923212945                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 6781314845899                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1736450963                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 6781990102149                       # number of overall miss cycles
system.l2.overall_miss_latency::total    27146490824201                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          152382                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        63174215                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35279                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        63174307                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           34421                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        63179268                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           34310                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        63176280                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            252960462                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         152382                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       63174215                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35279                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       63174307                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          34421                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       63179268                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          34310                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       63176280                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           252960462                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.850461                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.929052                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.553559                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.929032                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.597106                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.929368                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.568377                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.929358                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.929008                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.850461                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.929052                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.553559                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.929032                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.597106                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.929368                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.568377                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.929358                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.929008                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81642.705629                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 115560.657053                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85565.770854                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115601.769114                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93573.344281                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 115491.975629                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89044.200964                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 115510.103498                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115515.813309                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81642.705629                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 115560.657053                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85565.770854                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115601.769114                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93573.344281                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 115491.975629                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89044.200964                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 115510.103498                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115515.813309                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           99927018                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   7453796                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      13.406192                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  25828877                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5386503                       # number of writebacks
system.l2.writebacks::total                   5386503                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            795                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         874642                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4622                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         874049                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4966                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         869131                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5204                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         873329                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             3506738                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           795                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        874642                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4622                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        874049                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4966                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        869131                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5204                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        873329                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            3506738                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       128800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     57817481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     57816873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        15587                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     57847631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        14297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     57840064                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         231495640                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       128800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     57817481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     57816873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        15587                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     57847631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        14297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     57840064                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     31706695                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        263202335                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9245254948                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 6148658085591                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1195012954                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 6150782007562                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1416426451                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 6147270511931                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1235163971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 6147778076878                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 24607580540286                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9245254948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 6148658085591                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1195012954                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 6150782007562                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1416426451                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 6147270511931                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1235163971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 6147778076878                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2781264532129                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 27388845072415                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.845244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.915207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.422546                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.915196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.452834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.915611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.416701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.915535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.915146                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.845244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.915207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.422546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.915196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.452834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.915611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.416701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.915535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.040488                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71779.929720                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 106346.004344                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80164.550480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106383.858006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 90872.294284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 106266.590449                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86393.227320                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 106289.268229                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106298.246223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71779.929720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 106346.004344                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80164.550480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106383.858006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 90872.294284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 106266.590449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86393.227320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 106289.268229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87718.525445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104060.038344                       # average overall mshr miss latency
system.l2.replacements                      477024261                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6737374                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6737374                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6737374                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6737374                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    224294990                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        224294990                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    224294990                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    224294990                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     31706695                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       31706695                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2781264532129                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2781264532129                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87718.525445                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87718.525445                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            5017                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            5515                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            5849                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            6140                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                22521                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          4857                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4785                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          4753                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          4715                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              19110                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     75455474                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     70729967                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     72953973                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     72533978                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    291673392                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         9874                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        10300                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data        10602                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data        10855                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            41631                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.491898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.464563                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.448312                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.434362                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.459033                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15535.407453                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 14781.602299                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 15349.037029                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 15383.664475                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15262.867190                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          269                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          256                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          282                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          283                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            1090                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4588                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         4529                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         4471                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         4432                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         18020                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    107170953                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    107009454                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data    106155954                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data    106075452                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    426411813                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.464655                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.439709                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.421713                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.408291                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.432851                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23358.969704                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 23627.611835                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 23743.223887                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 23933.991877                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23663.252664                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            48                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           141                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           348                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           256                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                793                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          152                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          438                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          317                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          319                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1226                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       374000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       398499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       490500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       460000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1722999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          200                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          579                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          665                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          575                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2019                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.760000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.756477                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.476692                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.554783                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.607231                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2460.526316                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   909.815068                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  1547.318612                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  1442.006270                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1405.382545                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          150                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          438                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          317                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          317                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1222                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3176999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      8850493                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      6449000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      6474000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     24950492                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.756477                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.476692                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.551304                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.605250                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21179.993333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20206.605023                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20343.848580                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20422.712934                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20417.751227                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           188302                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           191022                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           185674                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           185605                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                750603                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         604075                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         566798                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         572171                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         570697                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2313741                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  68924091650                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  62083482526                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  61665753942                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  62018987955                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  254692316073                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       792377                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       757820                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       757845                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       756302                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3064344                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.762358                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.747932                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.754997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.754589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.755053                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 114098.566651                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109533.700765                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 107775.042674                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 108672.356706                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110078.144474                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data          446                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          988                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          318                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          399                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2151                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       603629                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       565810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       571853                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       570298                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2311590                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  62863911160                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  56378758530                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  55928282454                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  56291731958                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 231462684102                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.761795                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.746628                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.754578                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.754061                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.754351                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 104143.291923                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99642.562927                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 97801.851969                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 98705.820392                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100131.374553                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         22787                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         15750                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         13868                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         14809                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              67214                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       129595                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        19529                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        20553                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        19501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           189178                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10580486436                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1671013939                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1923212945                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1736450963                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  15911164283                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       152382                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35279                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        34421                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        34310                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         256392                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.850461                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.553559                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.597106                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.568377                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.737847                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81642.705629                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85565.770854                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93573.344281                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89044.200964                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84106.842672                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          795                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4622                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4966                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5204                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         15587                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       128800                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14907                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        15587                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        14297                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       173591                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9245254948                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1195012954                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1416426451                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1235163971                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  13091858324                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.845244                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.422546                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.452834                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.416701                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.677053                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71779.929720                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80164.550480                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 90872.294284                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86393.227320                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75417.840349                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      4293790                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      4292363                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      4276832                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      4277282                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          17140267                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     58088048                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     58124124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     58144591                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     58142696                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       232499459                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 6713576206066                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 6722690931628                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 6719649091957                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 6719971114194                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 26875887343845                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     62381838                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     62416487                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     62421423                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     62419978                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     249639726                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.931169                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.931230                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.931485                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.931476                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.931340                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 115575.861769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 115660.941946                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 115567.913995                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 115577.219092                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115595.483359                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       874196                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       873061                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       868813                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       872930                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      3489000                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     57213852                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     57251063                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     57275778                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     57269766                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    229010459                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 6085794174431                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 6094403249032                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 6091342229477                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 6091486344920                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 24363025997860                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.917156                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.917243                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.917566                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.917491                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.917364                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 106369.243840                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 106450.481959                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 106351.104117                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 106364.784953                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106383.900998                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               2                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu3.data        44999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        44999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.400000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data        44999                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22499.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu3.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        22999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        22999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        22999                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        22999                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1938043420500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1938043420500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   508893802                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 477024329                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.066809                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.940009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.127650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.488754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.454197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.008644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.451183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.007914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.452196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     4.059250                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.467813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.117012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.116472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.116425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.116441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.063426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4349333193                       # Number of tag accesses
system.l2.tags.data_accesses               4349333193                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1938043420500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8243200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3700468224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        954048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3700416000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        997568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    3702377216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        915008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    3701896576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1815537728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        16631805568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8243200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       954048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       997568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       915008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11109824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    344736192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       344736192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         128800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       57819816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       57819000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          15587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       57849644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          14297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       57842134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     28367777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           259871962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5386503                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5386503                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4253362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1909383549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           492274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1909356602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           514729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1910368559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           472130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1910120556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    936788985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8581750745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4253362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       492274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       514729                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       472130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5732495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      177878467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            177878467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      177878467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4253362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1909383549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          492274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1909356602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          514729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1910368559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          472130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1910120556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    936788985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8759629212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3505946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    128801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  57346164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  57342877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     15587.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  57359265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     14297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  57365335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  26547122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001813603750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       219035                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       219034                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           322548113                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3316166                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   259871963                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5386503                       # Number of write requests accepted
system.mem_ctrls.readBursts                 259871963                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5386503                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                3737608                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1880557                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          13730237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          12339136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          11094213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           9671237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           8929226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7972723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           7971128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           7075888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           9169268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          21642903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         29599432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         30862150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         22418812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         25093746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         21802427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         16761829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            169882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            170023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            170371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            258464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            206888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            213964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            258907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            258704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            290696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            213607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           241004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           193667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           262432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           213704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           210201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           173443                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 12020082887353                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1280671775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            16822602043603                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46928.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65678.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                193404688                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3117794                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             259871963                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5386503                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  448986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1121408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2855668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 6437954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                12794860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                25341700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                36351195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                35331670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                31618029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                26993942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               25566158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               23133561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               12548275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                6596121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                4152869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                2579725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1446086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 588721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 164295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  63132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 121614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 150127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 173937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 191872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 204532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 214023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 221746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 228779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 235476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 237833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 235967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 235242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 234525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 233601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 234337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  73399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  44267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  29829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  21585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  16280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     63117835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.269165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.629428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   300.202372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     26775856     42.42%     42.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     16142419     25.58%     68.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5784025      9.16%     77.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3200527      5.07%     82.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2129506      3.37%     85.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1535953      2.43%     88.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1180579      1.87%     89.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       935808      1.48%     91.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      5433162      8.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     63117835                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       219034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1169.381630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    245.465032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2564.464422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       167908     76.66%     76.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047        18509      8.45%     85.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071         8338      3.81%     88.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095         4877      2.23%     91.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119         3992      1.82%     92.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143         2954      1.35%     94.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167         3066      1.40%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191         2184      1.00%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215         1844      0.84%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239         1168      0.53%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263         1037      0.47%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287          831      0.38%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311          593      0.27%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335          436      0.20%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359          324      0.15%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383          172      0.08%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407          100      0.05%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431           87      0.04%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455          115      0.05%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479           72      0.03%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503           81      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527          107      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551          122      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575           59      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599           30      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623           27      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        219034                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       219035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.006392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.005928                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.129743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           218384     99.70%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              144      0.07%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              355      0.16%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               95      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               36      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               16      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        219035                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            16392598720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               239206912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               224381248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             16631805632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            344736192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8458.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       115.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8581.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    177.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        66.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    66.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1938043413500                       # Total gap between requests
system.mem_ctrls.avgGap                       7306.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8243264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3670154496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       954048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3669944128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       997568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   3670992960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       915008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   3671381440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1699015808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    224381248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4253394.899621651508                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1893742140.747873067856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 492273.800425928086                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1893633594.160229682922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 514729.437662771961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1894174775.017637491226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 472129.772904641693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1894375224.602972269058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 876665501.932700395584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 115777203.764666646719                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       128801                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     57819816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     57819000                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        15587                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     57849644                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        14297                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     57842134                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     28367777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5386503                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3914185100                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 3732871251681                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    570377966                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 3735136948859                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    763063607                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 3730465742331                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    635087569                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 3731146838898                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1887098547592                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 48426953397605                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30389.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     64560.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38262.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64600.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     48955.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     64485.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44421.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     64505.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66522.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8990425.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         291701108580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         155042827500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1266283048380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9389506320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     152987583840.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     880085159640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3084328320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2758573562580                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1423.380680                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1125452692                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  64715560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1872202407808                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         158960197620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          84489356325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        562516239180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8911604880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     152987583840.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     878031781950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4813488480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1850710252275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        954.937455                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5539164986                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  64715560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1867788695514                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               3480                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1741                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5173805.571511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8351243.369483                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1741    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69978000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1741                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1929035825000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9007595500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1938043420500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23898988                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23898988                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23898988                       # number of overall hits
system.cpu1.icache.overall_hits::total       23898988                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37370                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37370                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37370                       # number of overall misses
system.cpu1.icache.overall_misses::total        37370                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2062073500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2062073500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2062073500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2062073500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23936358                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23936358                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23936358                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23936358                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001561                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001561                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001561                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001561                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 55179.917046                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55179.917046                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 55179.917046                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55179.917046                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          248                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35279                       # number of writebacks
system.cpu1.icache.writebacks::total            35279                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2091                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2091                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2091                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2091                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35279                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35279                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35279                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35279                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1917794500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1917794500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1917794500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1917794500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001474                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001474                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001474                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001474                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 54360.795374                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54360.795374                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 54360.795374                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54360.795374                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35279                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23898988                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23898988                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37370                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37370                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2062073500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2062073500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23936358                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23936358                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001561                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001561                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 55179.917046                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55179.917046                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2091                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2091                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35279                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35279                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1917794500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1917794500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001474                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001474                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 54360.795374                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54360.795374                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1938043420500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           24143113                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35311                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           683.727819                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47907995                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47907995                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1938043420500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     88027215                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        88027215                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     88027215                       # number of overall hits
system.cpu1.dcache.overall_hits::total       88027215                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    113843307                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     113843307                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    113843307                       # number of overall misses
system.cpu1.dcache.overall_misses::total    113843307                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 10831625741715                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 10831625741715                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 10831625741715                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 10831625741715                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    201870522                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    201870522                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    201870522                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    201870522                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.563942                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.563942                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.563942                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.563942                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 95145.037747                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95145.037747                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 95145.037747                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95145.037747                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   3017854845                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       448735                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         53905003                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6842                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.984689                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    65.585355                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     63175431                       # number of writebacks
system.cpu1.dcache.writebacks::total         63175431                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     50649557                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     50649557                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     50649557                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     50649557                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     63193750                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     63193750                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     63193750                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     63193750                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 6971230567964                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 6971230567964                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 6971230567964                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6971230567964                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.313041                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.313041                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.313041                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.313041                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110315.190473                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110315.190473                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110315.190473                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110315.190473                       # average overall mshr miss latency
system.cpu1.dcache.replacements              63175407                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     80476781                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       80476781                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    108445755                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    108445755                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 10350380816000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 10350380816000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    188922536                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    188922536                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.574022                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.574022                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 95442.931962                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95442.931962                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     45987268                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     45987268                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     62458487                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     62458487                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 6907409774000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 6907409774000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.330604                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.330604                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 110592.012483                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110592.012483                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7550434                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7550434                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      5397552                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5397552                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 481244925715                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 481244925715                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12947986                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12947986                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.416864                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.416864                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 89159.849820                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89159.849820                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4662289                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4662289                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       735263                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       735263                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  63820793964                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  63820793964                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.056786                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.056786                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86799.953165                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86799.953165                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         7718                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7718                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1925                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1925                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     36243500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     36243500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         9643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.199627                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.199627                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 18827.792208                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18827.792208                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          441                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          441                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1484                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1484                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22640500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22640500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.153894                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.153894                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 15256.401617                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15256.401617                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         3608                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3608                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3433                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3433                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     26660000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     26660000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7041                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7041                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.487573                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.487573                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7765.802505                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7765.802505                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3315                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3315                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     23571000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     23571000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.470814                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.470814                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7110.407240                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7110.407240                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2668000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2668000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2442000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2442000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2254                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2254                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       100519                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       100519                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3361918499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3361918499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       102773                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       102773                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.978068                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.978068                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 33445.602314                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 33445.602314                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data           25                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total           25                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       100494                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       100494                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3261390499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3261390499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.977825                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.977825                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 32453.584284                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 32453.584284                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1938043420500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.956861                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          151368036                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         63261352                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.392741                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.956861                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998652                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998652                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        467241281                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       467241281                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1938043420500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         250064261                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           84                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12123877                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    246216597                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       471637758                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         49122060                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             626                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          156518                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10560                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         167078                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1081                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1081                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3240430                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3240430                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        256394                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249807952                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            5                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            5                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       457147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    189647713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       105837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    189664142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       103263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    189676152                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       102930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    189674469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             759431653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19504832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8085621440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4515712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8086387328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4405888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   8086968448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4391680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   8086768384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32378563712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       526615770                       # Total snoops (count)
system.tol2bus.snoopTraffic                 366881536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        781079691                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.359844                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.551057                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              523525319     67.03%     67.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1              238481706     30.53%     97.56% # Request fanout histogram
system.tol2bus.snoop_fanout::2               15309430      1.96%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::3                3086511      0.40%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 676725      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          781079691                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       510363075340                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             26.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       95272315170                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          54179845                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       95272731916                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          54134199                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       95257844597                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         229138703                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       95267648714                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          55296078                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           939708                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
