Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Tue Mar 16 23:32:34 2021
| Host         : andrew-debian running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file MNIST_Solver_timing_summary_routed.rpt -pb MNIST_Solver_timing_summary_routed.pb -rpx MNIST_Solver_timing_summary_routed.rpx -warn_on_violation
| Design       : MNIST_Solver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 109 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.161        0.000                      0                 5604        0.037        0.000                      0                 5604        3.500        0.000                       0                   777  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.161        0.000                      0                 5604        0.037        0.000                      0                 5604        3.500        0.000                       0                   777  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 DUT/kernel_in_reg[1][2][17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUT/conv_channels_gen[4].kernel/M1_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        7.395ns  (logic 0.518ns (7.005%)  route 6.877ns (92.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.691ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.632     4.691    DUT/CLK
    SLICE_X12Y104        FDRE                                         r  DUT/kernel_in_reg[1][2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.518     5.209 r  DUT/kernel_in_reg[1][2][17]/Q
                         net (fo=78, routed)          6.877    12.086    DUT/conv_channels_gen[4].kernel/M1_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[24]
    DSP48_X1Y33          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M1_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.585    12.401    DUT/conv_channels_gen[4].kernel/M1_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y33          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M1_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.243    12.644    
                         clock uncertainty           -0.035    12.609    
    DSP48_X1Y33          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.362    12.247    DUT/conv_channels_gen[4].kernel/M1_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                         -12.086    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 DUT/kernel_in_reg[1][2][17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUT/conv_channels_gen[4].kernel/M1_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        7.395ns  (logic 0.518ns (7.005%)  route 6.877ns (92.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.691ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.632     4.691    DUT/CLK
    SLICE_X12Y104        FDRE                                         r  DUT/kernel_in_reg[1][2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.518     5.209 r  DUT/kernel_in_reg[1][2][17]/Q
                         net (fo=78, routed)          6.877    12.086    DUT/conv_channels_gen[4].kernel/M1_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[24]
    DSP48_X1Y33          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M1_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.585    12.401    DUT/conv_channels_gen[4].kernel/M1_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y33          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M1_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.243    12.644    
                         clock uncertainty           -0.035    12.609    
    DSP48_X1Y33          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.362    12.247    DUT/conv_channels_gen[4].kernel/M1_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                         -12.086    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 DUT/kernel_in_reg[2][2][17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUT/conv_channels_gen[4].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 0.518ns (7.018%)  route 6.863ns (92.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.691ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.632     4.691    DUT/CLK
    SLICE_X14Y106        FDRE                                         r  DUT/kernel_in_reg[2][2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDRE (Prop_fdre_C_Q)         0.518     5.209 r  DUT/kernel_in_reg[2][2][17]/Q
                         net (fo=78, routed)          6.863    12.072    DUT/conv_channels_gen[4].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[24]
    DSP48_X1Y36          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.591    12.407    DUT/conv_channels_gen[4].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y36          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.243    12.650    
                         clock uncertainty           -0.035    12.615    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362    12.253    DUT/conv_channels_gen[4].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         12.253    
                         arrival time                         -12.072    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 DUT/kernel_in_reg[2][2][17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUT/conv_channels_gen[4].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 0.518ns (7.018%)  route 6.863ns (92.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.691ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.632     4.691    DUT/CLK
    SLICE_X14Y106        FDRE                                         r  DUT/kernel_in_reg[2][2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDRE (Prop_fdre_C_Q)         0.518     5.209 r  DUT/kernel_in_reg[2][2][17]/Q
                         net (fo=78, routed)          6.863    12.072    DUT/conv_channels_gen[4].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[24]
    DSP48_X1Y36          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.591    12.407    DUT/conv_channels_gen[4].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y36          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.243    12.650    
                         clock uncertainty           -0.035    12.615    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.362    12.253    DUT/conv_channels_gen[4].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         12.253    
                         arrival time                         -12.072    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 DUT/kernel_in_reg[1][0][17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 0.456ns (6.247%)  route 6.844ns (93.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.633     4.692    DUT/CLK
    SLICE_X11Y104        FDRE                                         r  DUT/kernel_in_reg[1][0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.456     5.148 r  DUT/kernel_in_reg[1][0][17]/Q
                         net (fo=78, routed)          6.844    11.992    DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[24]
    DSP48_X1Y31          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.580    12.396    DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y31          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.243    12.639    
                         clock uncertainty           -0.035    12.604    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.362    12.242    DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 DUT/kernel_in_reg[1][0][17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 0.456ns (6.247%)  route 6.844ns (93.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.633     4.692    DUT/CLK
    SLICE_X11Y104        FDRE                                         r  DUT/kernel_in_reg[1][0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.456     5.148 r  DUT/kernel_in_reg[1][0][17]/Q
                         net (fo=78, routed)          6.844    11.992    DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[24]
    DSP48_X1Y31          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.580    12.396    DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y31          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.243    12.639    
                         clock uncertainty           -0.035    12.604    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.362    12.242    DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 DUT/kernel_in_reg[1][0][17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 0.456ns (6.247%)  route 6.844ns (93.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.633     4.692    DUT/CLK
    SLICE_X11Y104        FDRE                                         r  DUT/kernel_in_reg[1][0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.456     5.148 r  DUT/kernel_in_reg[1][0][17]/Q
                         net (fo=78, routed)          6.844    11.992    DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[24]
    DSP48_X1Y31          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.580    12.396    DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y31          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.243    12.639    
                         clock uncertainty           -0.035    12.604    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.362    12.242    DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 DUT/kernel_in_reg[1][0][17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 0.456ns (6.247%)  route 6.844ns (93.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.633     4.692    DUT/CLK
    SLICE_X11Y104        FDRE                                         r  DUT/kernel_in_reg[1][0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.456     5.148 r  DUT/kernel_in_reg[1][0][17]/Q
                         net (fo=78, routed)          6.844    11.992    DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[24]
    DSP48_X1Y31          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.580    12.396    DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y31          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.243    12.639    
                         clock uncertainty           -0.035    12.604    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.362    12.242    DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 DUT/kernel_in_reg[1][0][17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 0.456ns (6.254%)  route 6.836ns (93.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.633     4.692    DUT/CLK
    SLICE_X11Y104        FDRE                                         r  DUT/kernel_in_reg[1][0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.456     5.148 r  DUT/kernel_in_reg[1][0][17]/Q
                         net (fo=78, routed)          6.836    11.984    DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[20]
    DSP48_X1Y31          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.580    12.396    DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y31          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.243    12.639    
                         clock uncertainty           -0.035    12.604    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362    12.242    DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -11.984    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 DUT/kernel_in_reg[1][0][17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 0.456ns (6.254%)  route 6.836ns (93.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.633     4.692    DUT/CLK
    SLICE_X11Y104        FDRE                                         r  DUT/kernel_in_reg[1][0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.456     5.148 r  DUT/kernel_in_reg[1][0][17]/Q
                         net (fo=78, routed)          6.836    11.984    DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[21]
    DSP48_X1Y31          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.580    12.396    DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y31          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.243    12.639    
                         clock uncertainty           -0.035    12.604    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362    12.242    DUT/conv_channels_gen[4].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -11.984    
  -------------------------------------------------------------------
                         slack                                  0.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 MP/out_data_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.752%)  route 0.253ns (64.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.563     1.405    MP/CLK
    SLICE_X9Y119         FDRE                                         r  MP/out_data_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.141     1.546 r  MP/out_data_reg[1][10]/Q
                         net (fo=1, routed)           0.253     1.800    obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB18_X0Y45         RAMB18E1                                     r  obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.879     1.968    obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y45         RAMB18E1                                     r  obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.467    
    RAMB18_X0Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.763    obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 MP/out_data_reg[4][12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.781%)  route 0.253ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.568     1.410    MP/CLK
    SLICE_X9Y112         FDRE                                         r  MP/out_data_reg[4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  MP/out_data_reg[4][12]/Q
                         net (fo=1, routed)           0.253     1.805    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB18_X0Y42         RAMB18E1                                     r  obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.883     1.972    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.471    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.767    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 MP/out_data_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.877%)  route 0.247ns (60.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.564     1.406    MP/CLK
    SLICE_X8Y118         FDRE                                         r  MP/out_data_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_fdre_C_Q)         0.164     1.570 r  MP/out_data_reg[1][4]/Q
                         net (fo=1, routed)           0.247     1.818    obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y45         RAMB18E1                                     r  obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.879     1.968    obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y45         RAMB18E1                                     r  obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.467    
    RAMB18_X0Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.763    obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 MP/out_data_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.684%)  route 0.249ns (60.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.564     1.406    MP/CLK
    SLICE_X8Y118         FDRE                                         r  MP/out_data_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_fdre_C_Q)         0.164     1.570 r  MP/out_data_reg[1][5]/Q
                         net (fo=1, routed)           0.249     1.820    obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X0Y45         RAMB18E1                                     r  obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.879     1.968    obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y45         RAMB18E1                                     r  obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.467    
    RAMB18_X0Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.763    obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MP/out_data_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.148ns (39.944%)  route 0.223ns (60.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.564     1.406    MP/CLK
    SLICE_X8Y118         FDRE                                         r  MP/out_data_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_fdre_C_Q)         0.148     1.554 r  MP/out_data_reg[1][7]/Q
                         net (fo=1, routed)           0.223     1.777    obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB18_X0Y45         RAMB18E1                                     r  obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.879     1.968    obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y45         RAMB18E1                                     r  obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.467    
    RAMB18_X0Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.243     1.710    obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 MP/out_data_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.974%)  route 0.287ns (67.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.564     1.406    MP/CLK
    SLICE_X9Y118         FDRE                                         r  MP/out_data_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.141     1.547 r  MP/out_data_reg[1][12]/Q
                         net (fo=1, routed)           0.287     1.834    obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB18_X0Y45         RAMB18E1                                     r  obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.879     1.968    obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y45         RAMB18E1                                     r  obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.467    
    RAMB18_X0Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.763    obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 MP/out_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.695%)  route 0.271ns (62.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.569     1.411    MP/CLK
    SLICE_X8Y111         FDRE                                         r  MP/out_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.164     1.575 r  MP/out_data_reg[4][0]/Q
                         net (fo=1, routed)           0.271     1.847    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y42         RAMB18E1                                     r  obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.883     1.972    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.471    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.767    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 MP/out_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[0].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.164ns (27.696%)  route 0.428ns (72.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.570     1.412    MP/CLK
    SLICE_X8Y108         FDRE                                         r  MP/out_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164     1.576 r  MP/out_row_reg[4]/Q
                         net (fo=8, routed)           0.428     2.005    obuf_gen[0].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y39         RAMB18E1                                     r  obuf_gen[0].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.887     1.976    obuf_gen[0].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  obuf_gen[0].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.246     1.730    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.913    obuf_gen[0].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 MP/out_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.780%)  route 0.196ns (58.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.570     1.412    MP/CLK
    SLICE_X9Y108         FDRE                                         r  MP/out_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141     1.553 r  MP/out_row_reg[2]/Q
                         net (fo=10, routed)          0.196     1.750    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y42         RAMB18E1                                     r  obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.883     1.972    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.471    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.654    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 MP/out_data_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.155%)  route 0.303ns (64.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.564     1.406    MP/CLK
    SLICE_X8Y118         FDRE                                         r  MP/out_data_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_fdre_C_Q)         0.164     1.570 r  MP/out_data_reg[1][3]/Q
                         net (fo=1, routed)           0.303     1.873    obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB18_X0Y45         RAMB18E1                                     r  obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.879     1.968    obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y45         RAMB18E1                                     r  obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.467    
    RAMB18_X0Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.763    obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y43   in_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y43   in_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y48   obuf_gen[0].c1_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y48   obuf_gen[0].c1_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y39   obuf_gen[0].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y39   obuf_gen[0].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y45   obuf_gen[1].c1_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y45   obuf_gen[1].c1_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y45   obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y45   obuf_gen[1].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y109   DUT/cell_col_old_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y109   DUT/cell_col_old_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y109   DUT/cell_col_old_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y110   DUT/cell_row_offset_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y110   DUT/cell_row_offset_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y110   DUT/cell_row_offset_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y110   DUT/cell_row_offset_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y110   DUT/cell_row_offset_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y110   DUT/col_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y110   DUT/col_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y111  DUT/cell_col_offset_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y111  DUT/cell_col_offset_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y111  DUT/cell_col_offset_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y111  DUT/cell_col_offset_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y111  DUT/cell_col_offset_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y111  DUT/cell_col_offset_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y111  DUT/cell_col_offset_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y111  DUT/cell_col_offset_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X78Y102  DUT/conv_channels_gen[3].kernel/psdsp/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X78Y102  DUT/conv_channels_gen[3].kernel/psdsp_1/C



