{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 23 21:57:56 2019 " "Info: Processing started: Sun Jun 23 21:57:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_6bit -c CPU_6bit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_6bit -c CPU_6bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Structure " "Info: Found design unit 1: ALU-Structure" {  } { { "ALU.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/ALU.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/ALU.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7seg-behavioral " "Info: Found design unit 1: bcd7seg-behavioral" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/bcd7seg.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Info: Found entity 1: bcd7seg" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/bcd7seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DR-SYN " "Info: Found design unit 1: DR-SYN" {  } { { "DR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/DR.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DR " "Info: Found entity 1: DR" {  } { { "DR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/DR.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-SYN " "Info: Found design unit 1: IR-SYN" {  } { { "IR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/IR.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/IR.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ov7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7seg-behavioral " "Info: Found design unit 1: ov7seg-behavioral" {  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/ov7seg.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ov7seg " "Info: Found entity 1: ov7seg" {  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/ov7seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PSW.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PSW.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PSW-SYN " "Info: Found design unit 1: PSW-SYN" {  } { { "PSW.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/PSW.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PSW " "Info: Found entity 1: PSW" {  } { { "PSW.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/PSW.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_A.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_A-SYN " "Info: Found design unit 1: reg_A-SYN" {  } { { "reg_A.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/reg_A.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_A " "Info: Found entity 1: reg_A" {  } { { "reg_A.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/reg_A.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_B.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_B.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_B-SYN " "Info: Found design unit 1: reg_B-SYN" {  } { { "reg_B.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/reg_B.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_B " "Info: Found entity 1: reg_B" {  } { { "reg_B.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/reg_B.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_accu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sel_accu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_accu-behavioral " "Info: Found design unit 1: sel_accu-behavioral" {  } { { "sel_accu.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/sel_accu.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sel_accu " "Info: Found entity 1: sel_accu" {  } { { "sel_accu.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/sel_accu.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timing-behavioral " "Info: Found design unit 1: timing-behavioral" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timing " "Info: Found entity 1: timing" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_6bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CPU_6bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_6bit " "Info: Found entity 1: CPU_6bit" {  } { { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/CPU_6bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_6bit " "Info: Elaborating entity \"CPU_6bit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSW PSW:inst7 " "Info: Elaborating entity \"PSW\" for hierarchy \"PSW:inst7\"" {  } { { "CPU_6bit.bdf" "inst7" { Schematic "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/CPU_6bit.bdf" { { 320 1176 1320 416 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timing timing:inst " "Info: Elaborating entity \"timing\" for hierarchy \"timing:inst\"" {  } { { "CPU_6bit.bdf" "inst" { Schematic "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/CPU_6bit.bdf" { { 320 592 736 416 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst5 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst5\"" {  } { { "CPU_6bit.bdf" "inst5" { Schematic "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/CPU_6bit.bdf" { { 208 1000 1120 336 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_A reg_A:inst12 " "Info: Elaborating entity \"reg_A\" for hierarchy \"reg_A:inst12\"" {  } { { "CPU_6bit.bdf" "inst12" { Schematic "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/CPU_6bit.bdf" { { 432 776 920 528 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_accu sel_accu:inst1 " "Info: Elaborating entity \"sel_accu\" for hierarchy \"sel_accu:inst1\"" {  } { { "CPU_6bit.bdf" "inst1" { Schematic "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/CPU_6bit.bdf" { { 432 592 720 560 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst2 " "Info: Elaborating entity \"IR\" for hierarchy \"IR:inst2\"" {  } { { "CPU_6bit.bdf" "inst2" { Schematic "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/CPU_6bit.bdf" { { 208 592 744 304 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_B reg_B:inst13 " "Info: Elaborating entity \"reg_B\" for hierarchy \"reg_B:inst13\"" {  } { { "CPU_6bit.bdf" "inst13" { Schematic "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/CPU_6bit.bdf" { { 544 776 920 640 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DR DR:inst6 " "Info: Elaborating entity \"DR\" for hierarchy \"DR:inst6\"" {  } { { "CPU_6bit.bdf" "inst6" { Schematic "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/CPU_6bit.bdf" { { 208 1176 1320 304 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Info: Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Info: Implemented 72 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 23 21:57:57 2019 " "Info: Processing ended: Sun Jun 23 21:57:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
