	component clock_25_2 is
		port (
			clk_in_clk    : in  std_logic := 'X'; -- clk
			clk_res_reset : in  std_logic := 'X'; -- reset
			clk_out_clk   : out std_logic         -- clk
		);
	end component clock_25_2;

