 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYSTEM_TOP
Version: O-2018.06-SP1
Date   : Thu Aug 28 01:19:55 2025
****************************************

Operating Conditions: BEST   Library: saed90nm_min
Wire Load Model Mode: enclosed

  Startpoint: U0_REG_FILE/regfile_reg[0][7]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[0][7]/CLK (DFFARX1)             0.00       0.00 r
  U0_REG_FILE/regfile_reg[0][7]/QN (DFFARX1)              0.44       0.44 f
  U0_REG_FILE/U194/ZN (INVX1)                             0.10       0.53 r
  U0_REG_FILE/REG0[7] (REG_FILE)                          0.00       0.53 r
  U0_ALU/A[7] (ALU)                                       0.00       0.53 r
  U0_ALU/U65/Z (NBUFFX2)                                  0.17       0.70 r
  U0_ALU/U53/QN (AOI221X1)                                0.43       1.14 f
  U0_ALU/U204/QN (NOR2X2)                                 0.07       1.21 r
  U0_ALU/ALU_OUT_reg[8]/D (DFFARX1)                       0.00       1.21 r
  data arrival time                                                  1.21

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CLK (DFFARX1)                     0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_REG_FILE/regfile_reg[0][2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[0][2]/CLK (DFFARX1)             0.00       0.00 r
  U0_REG_FILE/regfile_reg[0][2]/QN (DFFARX1)              0.44       0.44 f
  U0_REG_FILE/U195/ZN (INVX1)                             0.09       0.53 r
  U0_REG_FILE/REG0[2] (REG_FILE)                          0.00       0.53 r
  U0_ALU/A[2] (ALU)                                       0.00       0.53 r
  U0_ALU/U165/ZN (INVX1)                                  0.07       0.60 f
  U0_ALU/U166/ZN (INVX1)                                  0.10       0.70 r
  U0_ALU/U24/Q (AO222X1)                                  0.35       1.04 r
  U0_ALU/U47/QN (NOR4X0)                                  0.16       1.20 f
  U0_ALU/U195/QN (NOR2X2)                                 0.08       1.28 r
  U0_ALU/ALU_OUT_reg[3]/D (DFFARX1)                       0.00       1.28 r
  data arrival time                                                  1.28

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CLK (DFFARX1)                     0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: U0_REG_FILE/regfile_reg[0][7]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[0][7]/CLK (DFFARX1)             0.00       0.00 r
  U0_REG_FILE/regfile_reg[0][7]/QN (DFFARX1)              0.44       0.44 f
  U0_REG_FILE/U194/ZN (INVX1)                             0.10       0.53 r
  U0_REG_FILE/REG0[7] (REG_FILE)                          0.00       0.53 r
  U0_ALU/A[7] (ALU)                                       0.00       0.53 r
  U0_ALU/U65/Z (NBUFFX2)                                  0.17       0.70 r
  U0_ALU/U63/Q (AO221X1)                                  0.30       1.01 r
  U0_ALU/U208/Q (OA21X2)                                  0.28       1.29 r
  U0_ALU/ALU_OUT_reg[6]/D (DFFARX1)                       0.00       1.29 r
  data arrival time                                                  1.29

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CLK (DFFARX1)                     0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_REG_FILE/regfile_reg[0][7]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[0][7]/CLK (DFFARX1)             0.00       0.00 r
  U0_REG_FILE/regfile_reg[0][7]/QN (DFFARX1)              0.44       0.44 f
  U0_REG_FILE/U194/ZN (INVX1)                             0.10       0.53 r
  U0_REG_FILE/REG0[7] (REG_FILE)                          0.00       0.53 r
  U0_ALU/A[7] (ALU)                                       0.00       0.53 r
  U0_ALU/U65/Z (NBUFFX2)                                  0.17       0.70 r
  U0_ALU/U55/Q (AO221X1)                                  0.34       1.05 r
  U0_ALU/U207/Q (OA21X2)                                  0.25       1.30 r
  U0_ALU/ALU_OUT_reg[7]/D (DFFARX1)                       0.00       1.30 r
  data arrival time                                                  1.30

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CLK (DFFARX1)                     0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U0_REG_FILE/regfile_reg[0][3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[0][3]/CLK (DFFARX1)             0.00       0.00 r
  U0_REG_FILE/regfile_reg[0][3]/QN (DFFARX1)              0.44       0.44 f
  U0_REG_FILE/U41/ZN (INVX1)                              0.10       0.53 r
  U0_REG_FILE/REG0[3] (REG_FILE)                          0.00       0.53 r
  U0_ALU/A[3] (ALU)                                       0.00       0.53 r
  U0_ALU/U48/Z (NBUFFX2)                                  0.17       0.70 r
  U0_ALU/U75/Q (AO221X1)                                  0.34       1.04 r
  U0_ALU/U210/Q (OA21X2)                                  0.28       1.32 r
  U0_ALU/ALU_OUT_reg[4]/D (DFFARX1)                       0.00       1.32 r
  data arrival time                                                  1.32

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CLK (DFFARX1)                     0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: U0_REG_FILE/regfile_reg[1][2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[1][2]/CLK (DFFARX1)             0.00       0.00 r
  U0_REG_FILE/regfile_reg[1][2]/QN (DFFARX1)              0.44       0.44 f
  U0_REG_FILE/U44/ZN (INVX1)                              0.09       0.53 r
  U0_REG_FILE/REG1[2] (REG_FILE)                          0.00       0.53 r
  U0_ALU/B[2] (ALU)                                       0.00       0.53 r
  U0_ALU/U136/ZN (INVX1)                                  0.07       0.60 f
  U0_ALU/U137/ZN (INVX1)                                  0.07       0.67 r
  U0_ALU/U223/ZN (INVX1)                                  0.09       0.76 f
  U0_ALU/U82/Q (AO221X1)                                  0.41       1.17 f
  U0_ALU/U59/QN (NOR4X0)                                  0.15       1.32 r
  U0_ALU/U25/QN (NOR2X0)                                  0.16       1.49 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFARX1)                       0.00       1.49 f
  data arrival time                                                  1.49

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CLK (DFFARX1)                     0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: U0_REG_FILE/regfile_reg[0][0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[0][0]/CLK (DFFARX1)             0.00       0.00 r
  U0_REG_FILE/regfile_reg[0][0]/QN (DFFARX1)              0.43       0.43 f
  U0_REG_FILE/U13/ZN (INVX0)                              0.10       0.53 r
  U0_REG_FILE/REG0[0] (REG_FILE)                          0.00       0.53 r
  U0_ALU/A[0] (ALU)                                       0.00       0.53 r
  U0_ALU/U176/ZN (INVX1)                                  0.08       0.61 f
  U0_ALU/U42/ZN (INVX0)                                   0.14       0.75 r
  U0_ALU/U197/ZN (INVX1)                                  0.14       0.89 f
  U0_ALU/U113/Q (AO221X1)                                 0.38       1.26 f
  U0_ALU/U233/Q (OA21X1)                                  0.29       1.55 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFARX1)                       0.00       1.55 f
  data arrival time                                                  1.55

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[0]/CLK (DFFARX1)                     0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.49


  Startpoint: U0_REG_FILE/regfile_reg[0][2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[0][2]/CLK (DFFARX1)             0.00       0.00 r
  U0_REG_FILE/regfile_reg[0][2]/QN (DFFARX1)              0.44       0.44 f
  U0_REG_FILE/U195/ZN (INVX1)                             0.09       0.53 r
  U0_REG_FILE/REG0[2] (REG_FILE)                          0.00       0.53 r
  U0_ALU/A[2] (ALU)                                       0.00       0.53 r
  U0_ALU/U165/ZN (INVX1)                                  0.07       0.60 f
  U0_ALU/U166/ZN (INVX1)                                  0.10       0.70 r
  U0_ALU/U138/Z (NBUFFX2)                                 0.18       0.88 r
  U0_ALU/U93/Q (AO222X1)                                  0.37       1.24 r
  U0_ALU/U49/QN (NOR4X0)                                  0.16       1.41 f
  U0_ALU/U191/QN (NOR2X2)                                 0.08       1.48 r
  U0_ALU/ALU_OUT_reg[1]/D (DFFARX1)                       0.00       1.48 r
  data arrival time                                                  1.48

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CLK (DFFARX1)                     0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: U0_REG_FILE/regfile_reg[0][6]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[0][6]/CLK (DFFARX1)             0.00       0.00 r
  U0_REG_FILE/regfile_reg[0][6]/QN (DFFARX1)              0.43       0.43 f
  U0_REG_FILE/U8/ZN (INVX0)                               0.11       0.54 r
  U0_REG_FILE/REG0[6] (REG_FILE)                          0.00       0.54 r
  U0_ALU/A[6] (ALU)                                       0.00       0.54 r
  U0_ALU/U9/ZN (INVX0)                                    0.09       0.63 f
  U0_ALU/U10/ZN (INVX0)                                   0.08       0.71 r
  U0_ALU/U46/Z (NBUFFX4)                                  0.19       0.89 r
  U0_ALU/U69/Q (AO221X1)                                  0.31       1.20 r
  U0_ALU/U209/Q (OA21X2)                                  0.28       1.49 r
  U0_ALU/ALU_OUT_reg[5]/D (DFFARX1)                       0.00       1.49 r
  data arrival time                                                  1.49

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CLK (DFFARX1)                     0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock FUN_REF_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)      0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/QN (DFFARX1)       0.51       0.51 r
  U0_SYS_CTRL/U132/QN (NOR2X0)             0.17       0.68 f
  U0_SYS_CTRL/U144/Q (AND3X1)              0.31       0.99 f
  U0_SYS_CTRL/U91/ZN (INVX0)               0.10       1.09 r
  U0_SYS_CTRL/U14/QN (NAND3X1)             0.40       1.49 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)            0.00       1.49 f
  U0_ALU/Enable (ALU)                      0.00       1.49 f
  U0_ALU/U128/Z (NBUFFX2)                  0.19       1.68 f
  U0_ALU/OUT_VALID_reg/D (DFFARX1)         0.00       1.68 f
  data arrival time                                   1.68

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/OUT_VALID_reg/CLK (DFFARX1)       0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (MET)                                         1.61


  Startpoint: U0_REG_FILE/regfile_reg[0][7]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max
  ALU_DW01_sub_0     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[0][7]/CLK (DFFARX1)             0.00       0.00 r
  U0_REG_FILE/regfile_reg[0][7]/QN (DFFARX1)              0.44       0.44 f
  U0_REG_FILE/U194/ZN (INVX1)                             0.10       0.53 r
  U0_REG_FILE/REG0[7] (REG_FILE)                          0.00       0.53 r
  U0_ALU/A[7] (ALU)                                       0.00       0.53 r
  U0_ALU/U44/Z (NBUFFX2)                                  0.18       0.72 r
  U0_ALU/sub_41/A[7] (ALU_DW01_sub_0)                     0.00       0.72 r
  U0_ALU/sub_41/U2_7/CO (FADDX1)                          0.31       1.03 r
  U0_ALU/sub_41/U12/ZN (INVX0)                            0.09       1.12 f
  U0_ALU/sub_41/DIFF[8] (ALU_DW01_sub_0)                  0.00       1.12 f
  U0_ALU/U4/QN (NAND2X1)                                  0.08       1.20 r
  U0_ALU/U239/QN (NAND2X0)                                0.12       1.32 f
  U0_ALU/U121/Q (AND2X1)                                  0.24       1.56 f
  U0_ALU/U155/Q (AO21X1)                                  0.20       1.76 f
  U0_ALU/ALU_OUT_reg[11]/D (DFFARX1)                      0.00       1.76 f
  data arrival time                                                  1.76

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CLK (DFFARX1)                    0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.69


  Startpoint: U0_REG_FILE/regfile_reg[1][7]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max
  ALU_DW02_mult_0    ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[1][7]/CLK (DFFARX1)             0.00       0.00 r
  U0_REG_FILE/regfile_reg[1][7]/QN (DFFARX1)              0.44       0.44 f
  U0_REG_FILE/U199/ZN (INVX1)                             0.10       0.54 r
  U0_REG_FILE/REG1[7] (REG_FILE)                          0.00       0.54 r
  U0_ALU/B[7] (ALU)                                       0.00       0.54 r
  U0_ALU/U117/Z (NBUFFX2)                                 0.16       0.69 r
  U0_ALU/mult_42/B[7] (ALU_DW02_mult_0)                   0.00       0.69 r
  U0_ALU/mult_42/U116/ZN (INVX0)                          0.11       0.81 f
  U0_ALU/mult_42/U122/QN (NOR2X0)                         0.17       0.98 r
  U0_ALU/mult_42/U18/Q (AND2X1)                           0.26       1.23 r
  U0_ALU/mult_42/FS_1/B[13] (ALU_DW01_add_1)              0.00       1.23 r
  U0_ALU/mult_42/FS_1/U34/Q (XOR2X1)                      0.28       1.51 f
  U0_ALU/mult_42/FS_1/SUM[13] (ALU_DW01_add_1)            0.00       1.51 f
  U0_ALU/mult_42/PRODUCT[15] (ALU_DW02_mult_0)            0.00       1.51 f
  U0_ALU/U98/Q (AO21X1)                                   0.28       1.79 f
  U0_ALU/ALU_OUT_reg[15]/D (DFFARX1)                      0.00       1.79 f
  data arrival time                                                  1.79

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CLK (DFFARX1)                    0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: U0_REG_FILE/regfile_reg[0][7]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max
  ALU_DW01_sub_0     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[0][7]/CLK (DFFARX1)             0.00       0.00 r
  U0_REG_FILE/regfile_reg[0][7]/QN (DFFARX1)              0.44       0.44 f
  U0_REG_FILE/U194/ZN (INVX1)                             0.10       0.53 r
  U0_REG_FILE/REG0[7] (REG_FILE)                          0.00       0.53 r
  U0_ALU/A[7] (ALU)                                       0.00       0.53 r
  U0_ALU/U44/Z (NBUFFX2)                                  0.18       0.72 r
  U0_ALU/sub_41/A[7] (ALU_DW01_sub_0)                     0.00       0.72 r
  U0_ALU/sub_41/U2_7/CO (FADDX1)                          0.31       1.03 r
  U0_ALU/sub_41/U12/ZN (INVX0)                            0.09       1.12 f
  U0_ALU/sub_41/DIFF[8] (ALU_DW01_sub_0)                  0.00       1.12 f
  U0_ALU/U4/QN (NAND2X1)                                  0.08       1.20 r
  U0_ALU/U239/QN (NAND2X0)                                0.12       1.32 f
  U0_ALU/U121/Q (AND2X1)                                  0.24       1.56 f
  U0_ALU/U141/ZN (INVX1)                                  0.07       1.63 r
  U0_ALU/U45/ZN (INVX1)                                   0.08       1.71 f
  U0_ALU/U109/Q (AO21X1)                                  0.18       1.89 f
  U0_ALU/ALU_OUT_reg[10]/D (DFFARX1)                      0.00       1.89 f
  data arrival time                                                  1.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CLK (DFFARX1)                    0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: U0_REG_FILE/regfile_reg[0][7]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max
  ALU_DW01_sub_0     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[0][7]/CLK (DFFARX1)             0.00       0.00 r
  U0_REG_FILE/regfile_reg[0][7]/QN (DFFARX1)              0.44       0.44 f
  U0_REG_FILE/U194/ZN (INVX1)                             0.10       0.53 r
  U0_REG_FILE/REG0[7] (REG_FILE)                          0.00       0.53 r
  U0_ALU/A[7] (ALU)                                       0.00       0.53 r
  U0_ALU/U44/Z (NBUFFX2)                                  0.18       0.72 r
  U0_ALU/sub_41/A[7] (ALU_DW01_sub_0)                     0.00       0.72 r
  U0_ALU/sub_41/U2_7/CO (FADDX1)                          0.31       1.03 r
  U0_ALU/sub_41/U12/ZN (INVX0)                            0.09       1.12 f
  U0_ALU/sub_41/DIFF[8] (ALU_DW01_sub_0)                  0.00       1.12 f
  U0_ALU/U4/QN (NAND2X1)                                  0.08       1.20 r
  U0_ALU/U239/QN (NAND2X0)                                0.12       1.32 f
  U0_ALU/U121/Q (AND2X1)                                  0.24       1.56 f
  U0_ALU/U141/ZN (INVX1)                                  0.07       1.63 r
  U0_ALU/U45/ZN (INVX1)                                   0.08       1.71 f
  U0_ALU/U108/Q (AO21X1)                                  0.18       1.89 f
  U0_ALU/ALU_OUT_reg[9]/D (DFFARX1)                       0.00       1.89 f
  data arrival time                                                  1.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CLK (DFFARX1)                     0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: U0_DATA_SYNC/sync_bus_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_bus_reg[1]/CLK (DFFARX1)              0.00       0.00 r
  U0_DATA_SYNC/sync_bus_reg[1]/Q (DFFARX1)                0.75       0.75 f
  U0_DATA_SYNC/sync_bus[1] (DATA_SYNC)                    0.00       0.75 f
  U0_SYS_CTRL/RX_P_DATA[1] (SYS_CTRL)                     0.00       0.75 f
  U0_SYS_CTRL/U139/Q (AND2X2)                             0.26       1.01 f
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL)                       0.00       1.01 f
  U0_ALU/ALU_FUN[1] (ALU)                                 0.00       1.01 f
  U0_ALU/U185/ZN (INVX1)                                  0.10       1.11 r
  U0_ALU/U224/QN (NOR2X2)                                 0.11       1.22 f
  U0_ALU/U183/QN (NAND2X2)                                0.08       1.30 r
  U0_ALU/U205/ZN (INVX1)                                  0.09       1.39 f
  U0_ALU/U158/Q (AND2X2)                                  0.26       1.65 f
  U0_ALU/U99/Q (AO21X1)                                   0.30       1.95 f
  U0_ALU/ALU_OUT_reg[14]/D (DFFARX1)                      0.00       1.95 f
  data arrival time                                                  1.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CLK (DFFARX1)                    0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.88


  Startpoint: U0_DATA_SYNC/sync_bus_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_bus_reg[1]/CLK (DFFARX1)              0.00       0.00 r
  U0_DATA_SYNC/sync_bus_reg[1]/Q (DFFARX1)                0.75       0.75 f
  U0_DATA_SYNC/sync_bus[1] (DATA_SYNC)                    0.00       0.75 f
  U0_SYS_CTRL/RX_P_DATA[1] (SYS_CTRL)                     0.00       0.75 f
  U0_SYS_CTRL/U139/Q (AND2X2)                             0.26       1.01 f
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL)                       0.00       1.01 f
  U0_ALU/ALU_FUN[1] (ALU)                                 0.00       1.01 f
  U0_ALU/U185/ZN (INVX1)                                  0.10       1.11 r
  U0_ALU/U224/QN (NOR2X2)                                 0.11       1.22 f
  U0_ALU/U183/QN (NAND2X2)                                0.08       1.30 r
  U0_ALU/U205/ZN (INVX1)                                  0.09       1.39 f
  U0_ALU/U158/Q (AND2X2)                                  0.26       1.65 f
  U0_ALU/U102/Q (AO21X1)                                  0.30       1.95 f
  U0_ALU/ALU_OUT_reg[13]/D (DFFARX1)                      0.00       1.95 f
  data arrival time                                                  1.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CLK (DFFARX1)                    0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.88


  Startpoint: U0_DATA_SYNC/sync_bus_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_bus_reg[1]/CLK (DFFARX1)              0.00       0.00 r
  U0_DATA_SYNC/sync_bus_reg[1]/Q (DFFARX1)                0.75       0.75 f
  U0_DATA_SYNC/sync_bus[1] (DATA_SYNC)                    0.00       0.75 f
  U0_SYS_CTRL/RX_P_DATA[1] (SYS_CTRL)                     0.00       0.75 f
  U0_SYS_CTRL/U139/Q (AND2X2)                             0.26       1.01 f
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL)                       0.00       1.01 f
  U0_ALU/ALU_FUN[1] (ALU)                                 0.00       1.01 f
  U0_ALU/U185/ZN (INVX1)                                  0.10       1.11 r
  U0_ALU/U224/QN (NOR2X2)                                 0.11       1.22 f
  U0_ALU/U183/QN (NAND2X2)                                0.08       1.30 r
  U0_ALU/U205/ZN (INVX1)                                  0.09       1.39 f
  U0_ALU/U158/Q (AND2X2)                                  0.26       1.65 f
  U0_ALU/U101/Q (AO21X1)                                  0.30       1.95 f
  U0_ALU/ALU_OUT_reg[12]/D (DFFARX1)                      0.00       1.95 f
  data arrival time                                                  1.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CLK (DFFARX1)                    0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.88


  Startpoint: RST_SYNC_1/sync_rst_reg[0]/CLK
              (internal path startpoint clocked by FUN_REF_CLK)
  Endpoint: RST_SYNC_1/sync_rst_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  RST_SYNC_0         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_1/sync_rst_reg[0]/CLK (DFFARX1)                0.00       0.00 r
  RST_SYNC_1/sync_rst_reg[0]/Q (DFFARX1)                  0.70       0.70 f
  RST_SYNC_1/sync_rst_reg[1]/D (DFFARX1)                  0.00       0.70 f
  data arrival time                                                  0.70

  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_1/sync_rst_reg[1]/CLK (DFFARX1)                0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_DATA_SYNC/U0_BIT_SYNC/q_reg[0][0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_DATA_SYNC/U0_BIT_SYNC/q_reg[1][0]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  BIT_SYNC_1_2       ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/U0_BIT_SYNC/q_reg[0][0]/CLK (DFFARX1)      0.00       0.00 r
  U0_DATA_SYNC/U0_BIT_SYNC/q_reg[0][0]/Q (DFFARX1)        0.70       0.70 f
  U0_DATA_SYNC/U0_BIT_SYNC/q_reg[1][0]/D (DFFARX1)        0.00       0.70 f
  data arrival time                                                  0.70

  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/U0_BIT_SYNC/q_reg[1][0]/CLK (DFFARX1)      0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[0][3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[1][3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  BIT_SYNC_BUS_WIDTH4_NUM_STAGES2_1
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[0][3]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[0][3]/Q (DFFARX1)        0.70       0.70 f
  U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[1][3]/D (DFFARX1)        0.00       0.70 f
  data arrival time                                                  0.70

  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[1][3]/CLK (DFFARX1)      0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[0][2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[1][2]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  BIT_SYNC_BUS_WIDTH4_NUM_STAGES2_1
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[0][2]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[0][2]/Q (DFFARX1)        0.70       0.70 f
  U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[1][2]/D (DFFARX1)        0.00       0.70 f
  data arrival time                                                  0.70

  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[1][2]/CLK (DFFARX1)      0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[0][1]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[1][1]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  BIT_SYNC_BUS_WIDTH4_NUM_STAGES2_1
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[0][1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[0][1]/Q (DFFARX1)        0.70       0.70 f
  U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[1][1]/D (DFFARX1)        0.00       0.70 f
  data arrival time                                                  0.70

  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[1][1]/CLK (DFFARX1)      0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[0][0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[1][0]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  BIT_SYNC_BUS_WIDTH4_NUM_STAGES2_1
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[0][0]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[0][0]/Q (DFFARX1)        0.70       0.70 f
  U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[1][0]/D (DFFARX1)        0.00       0.70 f
  data arrival time                                                  0.70

  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[1][0]/CLK (DFFARX1)      0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_DATA_SYNC/U0_BIT_SYNC/q_reg[1][0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_DATA_SYNC/U0_PULSE_GEN/SYNC_REG_reg
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  DATA_SYNC          ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/U0_BIT_SYNC/q_reg[1][0]/CLK (DFFARX1)      0.00       0.00 r
  U0_DATA_SYNC/U0_BIT_SYNC/q_reg[1][0]/Q (DFFARX1)        0.71       0.71 f
  U0_DATA_SYNC/U0_BIT_SYNC/SYNC[0] (BIT_SYNC_1_2)         0.00       0.71 f
  U0_DATA_SYNC/U0_PULSE_GEN/LVL_SIG (PULSE_GEN_1)         0.00       0.71 f
  U0_DATA_SYNC/U0_PULSE_GEN/SYNC_REG_reg/D (DFFARX1)      0.00       0.71 f
  data arrival time                                                  0.71

  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/U0_PULSE_GEN/SYNC_REG_reg/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U0_REG_FILE/regfile_reg[2][3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[2][3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[2][3]/CLK (DFFARX1)             0.00       0.00 r
  U0_REG_FILE/regfile_reg[2][3]/QN (DFFARX1)              0.49       0.49 r
  U0_REG_FILE/U371/ZN (INVX1)                             0.09       0.57 f
  U0_REG_FILE/U60/Q (AO22X1)                              0.24       0.81 f
  U0_REG_FILE/regfile_reg[2][3]/D (DFFARX1)               0.00       0.81 f
  data arrival time                                                  0.81

  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_REG_FILE/regfile_reg[2][3]/CLK (DFFARX1)             0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  FIFO_WR_PTR_WIDTH4 ForQA                 saed90nm_max
  ASYNC_FIFO         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg[3]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg[3]/QN (DFFARX1)       0.43       0.43 f
  U0_ASYN_FIFO/U0_FIFO_WR/U21/ZN (INVX0)                  0.12       0.54 r
  U0_ASYN_FIFO/U0_FIFO_WR/U26/Q (XOR2X2)                  0.30       0.85 f
  U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg[3]/D (DFFARX1)        0.00       0.85 f
  data arrival time                                                  0.85

  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg[3]/CLK (DFFARX1)      0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_REG_FILE/regfile_reg[2][4]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[2][4]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[2][4]/CLK (DFFARX1)             0.00       0.00 r
  U0_REG_FILE/regfile_reg[2][4]/Q (DFFARX1)               0.74       0.74 f
  U0_REG_FILE/U143/QN (NAND2X1)                           0.10       0.83 r
  U0_REG_FILE/U144/QN (NAND2X1)                           0.10       0.93 f
  U0_REG_FILE/regfile_reg[2][4]/D (DFFARX1)               0.00       0.93 f
  data arrival time                                                  0.93

  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_REG_FILE/regfile_reg[2][4]/CLK (DFFARX1)             0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: U0_SYS_CTRL/stored_addr_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_SYS_CTRL/stored_addr_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/stored_addr_reg[0]/CLK (DFFARX1)            0.00       0.00 r
  U0_SYS_CTRL/stored_addr_reg[0]/Q (DFFARX1)              0.70       0.70 f
  U0_SYS_CTRL/U58/Q (AO22X1)                              0.24       0.94 f
  U0_SYS_CTRL/stored_addr_reg[0]/D (DFFARX1)              0.00       0.94 f
  data arrival time                                                  0.94

  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/stored_addr_reg[0]/CLK (DFFARX1)            0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][1]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][1]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][1]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][1]/Q (DFFARX1)
                                                          0.71       0.71 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U179/QN (NAND2X0)        0.12       0.83 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U180/QN (NAND2X1)        0.11       0.94 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][1]/D (DFFARX1)
                                                          0.00       0.94 f
  data arrival time                                                  0.94

  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][1]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: U0_SYS_CTRL/stored_addr_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_SYS_CTRL/stored_addr_reg[3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/stored_addr_reg[3]/CLK (DFFARX1)            0.00       0.00 r
  U0_SYS_CTRL/stored_addr_reg[3]/Q (DFFARX1)              0.71       0.71 f
  U0_SYS_CTRL/U61/Q (AO22X1)                              0.24       0.95 f
  U0_SYS_CTRL/stored_addr_reg[3]/D (DFFARX1)              0.00       0.95 f
  data arrival time                                                  0.95

  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/stored_addr_reg[3]/CLK (DFFARX1)            0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: U0_REG_FILE/regfile_reg[12][2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[12][2]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[12][2]/CLK (DFFARX1)            0.00       0.00 r
  U0_REG_FILE/regfile_reg[12][2]/Q (DFFARX1)              0.71       0.71 f
  U0_REG_FILE/U141/Q (AO22X1)                             0.25       0.95 f
  U0_REG_FILE/regfile_reg[12][2]/D (DFFARX1)              0.00       0.95 f
  data arrival time                                                  0.95

  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_REG_FILE/regfile_reg[12][2]/CLK (DFFARX1)            0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U0_REG_FILE/regfile_reg[0][3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[0][3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[0][3]/CLK (DFFARX1)             0.00       0.00 r
  U0_REG_FILE/regfile_reg[0][3]/Q (DFFARX1)               0.71       0.71 f
  U0_REG_FILE/U204/Q (AO22X1)                             0.25       0.95 f
  U0_REG_FILE/regfile_reg[0][3]/D (DFFARX1)               0.00       0.95 f
  data arrival time                                                  0.95

  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_REG_FILE/regfile_reg[0][3]/CLK (DFFARX1)             0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U0_SYS_CTRL/stored_addr_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_SYS_CTRL/stored_addr_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/stored_addr_reg[1]/CLK (DFFARX1)            0.00       0.00 r
  U0_SYS_CTRL/stored_addr_reg[1]/Q (DFFARX1)              0.71       0.71 f
  U0_SYS_CTRL/U59/Q (AO22X1)                              0.25       0.95 f
  U0_SYS_CTRL/stored_addr_reg[1]/D (DFFARX1)              0.00       0.95 f
  data arrival time                                                  0.95

  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/stored_addr_reg[1]/CLK (DFFARX1)            0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][4]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][4]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][4]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][4]/Q (DFFARX1)
                                                          0.71       0.71 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U66/Q (AO22X1)           0.25       0.95 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][4]/D (DFFARX1)
                                                          0.00       0.95 f
  data arrival time                                                  0.95

  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][4]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][3]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][3]/Q (DFFARX1)
                                                          0.71       0.71 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U65/Q (AO22X1)           0.25       0.95 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][3]/D (DFFARX1)
                                                          0.00       0.95 f
  data arrival time                                                  0.95

  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][3]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][2]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][2]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][2]/Q (DFFARX1)
                                                          0.71       0.71 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U64/Q (AO22X1)           0.25       0.95 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][2]/D (DFFARX1)
                                                          0.00       0.95 f
  data arrival time                                                  0.95

  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][2]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][0]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][0]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][0]/Q (DFFARX1)
                                                          0.71       0.71 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U62/Q (AO22X1)           0.25       0.95 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][0]/D (DFFARX1)
                                                          0.00       0.95 f
  data arrival time                                                  0.95

  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][0]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U0_UART/U0_RX/counter_inst/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/counter_inst/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  edge_bit_counter   ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[0]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[0]/QN (DFFARX1)
                                                          0.46       0.46 f
  U0_UART/U0_RX/counter_inst/U30/Q (AND2X1)               0.21       0.67 f
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[0]/D (DFFARX1)
                                                          0.00       0.67 f
  data arrival time                                                  0.67

  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[0]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_UART/U0_RX/counter_inst/bit_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/counter_inst/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  edge_bit_counter   ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[3]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[3]/QN (DFFARX1)
                                                          0.43       0.43 f
  U0_UART/U0_RX/counter_inst/U14/QN (NAND3X0)             0.15       0.58 r
  U0_UART/U0_RX/counter_inst/U31/QN (NAND2X2)             0.10       0.69 f
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[3]/D (DFFARX1)
                                                          0.00       0.69 f
  data arrival time                                                  0.69

  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[3]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_UART/U0_RX/fsm_inst/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/fsm_inst/cs_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/fsm_inst/cs_reg[2]/CLK (DFFARX1)          0.00       0.00 r
  U0_UART/U0_RX/fsm_inst/cs_reg[2]/Q (DFFARX1)            0.71       0.71 r
  U0_UART/U0_RX/fsm_inst/U8/QN (NOR2X2)                   0.09       0.81 f
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/D (DFFARX1)            0.00       0.81 f
  data arrival time                                                  0.81

  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK (DFFARX1)          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: U0_UART/U0_RX/stp_chk_inst/stp_err_reg
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/stp_chk_inst/stp_err_reg
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  stop_check         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/stp_chk_inst/stp_err_reg/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/stp_chk_inst/stp_err_reg/QN (DFFARX1)     0.47       0.47 r
  U0_UART/U0_RX/stp_chk_inst/U2/QN (OAI22X1)              0.35       0.83 f
  U0_UART/U0_RX/stp_chk_inst/stp_err_reg/D (DFFARX1)      0.00       0.83 f
  data arrival time                                                  0.83

  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_RX/stp_chk_inst/stp_err_reg/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: U0_UART/U0_RX/samp_inst/samples_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/samp_inst/samples_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  data_sampling      ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/samp_inst/samples_reg[0]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/samp_inst/samples_reg[0]/QN (DFFARX1)     0.52       0.52 r
  U0_UART/U0_RX/samp_inst/U45/QN (NOR2X2)                 0.10       0.62 f
  U0_UART/U0_RX/samp_inst/U36/Q (MUX21X1)                 0.25       0.86 f
  U0_UART/U0_RX/samp_inst/samples_reg[0]/D (DFFARX1)      0.00       0.86 f
  data arrival time                                                  0.86

  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_RX/samp_inst/samples_reg[0]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_UART/U0_RX/samp_inst/samples_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/samp_inst/samples_reg[2]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  data_sampling      ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/samp_inst/samples_reg[2]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/samp_inst/samples_reg[2]/QN (DFFARX1)     0.52       0.52 r
  U0_UART/U0_RX/samp_inst/U27/QN (NOR2X2)                 0.10       0.62 f
  U0_UART/U0_RX/samp_inst/U21/Q (MUX21X1)                 0.25       0.86 f
  U0_UART/U0_RX/samp_inst/samples_reg[2]/D (DFFARX1)      0.00       0.86 f
  data arrival time                                                  0.86

  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_RX/samp_inst/samples_reg[2]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_UART/U0_RX/samp_inst/samples_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/samp_inst/samples_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  data_sampling      ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/samp_inst/samples_reg[1]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/samp_inst/samples_reg[1]/QN (DFFARX1)     0.52       0.52 r
  U0_UART/U0_RX/samp_inst/U35/QN (NOR2X2)                 0.10       0.62 f
  U0_UART/U0_RX/samp_inst/U28/Q (MUX21X1)                 0.25       0.86 f
  U0_UART/U0_RX/samp_inst/samples_reg[1]/D (DFFARX1)      0.00       0.86 f
  data arrival time                                                  0.86

  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_RX/samp_inst/samples_reg[1]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_UART/U0_RX/fsm_inst/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/fsm_inst/cs_reg[2]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/fsm_inst/cs_reg[2]/CLK (DFFARX1)          0.00       0.00 r
  U0_UART/U0_RX/fsm_inst/cs_reg[2]/QN (DFFARX1)           0.51       0.51 f
  U0_UART/U0_RX/fsm_inst/U16/QN (NAND2X2)                 0.15       0.66 r
  U0_UART/U0_RX/fsm_inst/U18/QN (AOI21X1)                 0.23       0.89 f
  U0_UART/U0_RX/fsm_inst/cs_reg[2]/D (DFFARX1)            0.00       0.89 f
  data arrival time                                                  0.89

  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_RX/fsm_inst/cs_reg[2]/CLK (DFFARX1)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_UART/U0_RX/counter_inst/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/counter_inst/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  edge_bit_counter   ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[0]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[0]/QN (DFFARX1)
                                                          0.53       0.53 r
  U0_UART/U0_RX/counter_inst/U22/QN (OAI21X1)             0.39       0.92 f
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[0]/D (DFFARX1)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[0]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: U0_UART/U0_RX/fsm_inst/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/fsm_inst/cs_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/fsm_inst/cs_reg[2]/CLK (DFFARX1)          0.00       0.00 r
  U0_UART/U0_RX/fsm_inst/cs_reg[2]/QN (DFFARX1)           0.51       0.51 f
  U0_UART/U0_RX/fsm_inst/U16/QN (NAND2X2)                 0.15       0.66 r
  U0_UART/U0_RX/fsm_inst/U27/QN (OAI21X1)                 0.34       0.99 f
  U0_UART/U0_RX/fsm_inst/cs_reg[1]/D (DFFARX1)            0.00       0.99 f
  data arrival time                                                  0.99

  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_RX/fsm_inst/cs_reg[1]/CLK (DFFARX1)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U0_UART/U0_RX/strt_chk_inst/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/strt_chk_inst/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  strt_check         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/strt_chk_inst/strt_glitch_reg/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/strt_chk_inst/strt_glitch_reg/Q (DFFARX1)
                                                          0.73       0.73 f
  U0_UART/U0_RX/strt_chk_inst/U2/Q (AO22X1)               0.25       0.98 f
  U0_UART/U0_RX/strt_chk_inst/strt_glitch_reg/D (DFFARX1)
                                                          0.00       0.98 f
  data arrival time                                                  0.98

  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_RX/strt_chk_inst/strt_glitch_reg/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U0_UART/U0_RX/counter_inst/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/counter_inst/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  edge_bit_counter   ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[0]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[0]/QN (DFFARX1)
                                                          0.53       0.53 r
  U0_UART/U0_RX/counter_inst/U18/QN (NOR3X0)              0.18       0.71 f
  U0_UART/U0_RX/counter_inst/U17/Q (AO22X1)               0.27       0.98 f
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[2]/D (DFFARX1)
                                                          0.00       0.98 f
  data arrival time                                                  0.98

  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[2]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  deserializer       ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/deser_inst/P_DATA_reg[0]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/deser_inst/P_DATA_reg[0]/Q (DFFARX1)      0.73       0.73 f
  U0_UART/U0_RX/deser_inst/U2/Q (MUX21X1)                 0.26       0.99 f
  U0_UART/U0_RX/deser_inst/P_DATA_reg[0]/D (DFFARX1)      0.00       0.99 f
  data arrival time                                                  0.99

  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_RX/deser_inst/P_DATA_reg[0]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  deserializer       ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/deser_inst/P_DATA_reg[3]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/deser_inst/P_DATA_reg[3]/Q (DFFARX1)      0.75       0.75 f
  U0_UART/U0_RX/deser_inst/U5/Q (MUX21X1)                 0.27       1.01 f
  U0_UART/U0_RX/deser_inst/P_DATA_reg[3]/D (DFFARX1)      0.00       1.01 f
  data arrival time                                                  1.01

  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_RX/deser_inst/P_DATA_reg[3]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  deserializer       ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/deser_inst/P_DATA_reg[2]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/deser_inst/P_DATA_reg[2]/Q (DFFARX1)      0.75       0.75 f
  U0_UART/U0_RX/deser_inst/U4/Q (MUX21X1)                 0.27       1.01 f
  U0_UART/U0_RX/deser_inst/P_DATA_reg[2]/D (DFFARX1)      0.00       1.01 f
  data arrival time                                                  1.01

  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_RX/deser_inst/P_DATA_reg[2]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  deserializer       ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/deser_inst/P_DATA_reg[1]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/deser_inst/P_DATA_reg[1]/Q (DFFARX1)      0.75       0.75 f
  U0_UART/U0_RX/deser_inst/U3/Q (MUX21X1)                 0.27       1.01 f
  U0_UART/U0_RX/deser_inst/P_DATA_reg[1]/D (DFFARX1)      0.00       1.01 f
  data arrival time                                                  1.01

  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_RX/deser_inst/P_DATA_reg[1]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  deserializer       ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/deser_inst/P_DATA_reg[6]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/deser_inst/P_DATA_reg[6]/Q (DFFARX1)      0.74       0.74 f
  U0_UART/U0_RX/deser_inst/U13/Q (AO22X1)                 0.27       1.01 f
  U0_UART/U0_RX/deser_inst/P_DATA_reg[6]/D (DFFARX1)      0.00       1.01 f
  data arrival time                                                  1.01

  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_RX/deser_inst/P_DATA_reg[6]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  deserializer       ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/deser_inst/P_DATA_reg[7]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/deser_inst/P_DATA_reg[7]/Q (DFFARX1)      0.74       0.74 f
  U0_UART/U0_RX/deser_inst/U15/Q (AO22X1)                 0.27       1.01 f
  U0_UART/U0_RX/deser_inst/P_DATA_reg[7]/D (DFFARX1)      0.00       1.01 f
  data arrival time                                                  1.01

  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_RX/deser_inst/P_DATA_reg[7]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  deserializer       ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/deser_inst/P_DATA_reg[5]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/deser_inst/P_DATA_reg[5]/Q (DFFARX1)      0.74       0.74 f
  U0_UART/U0_RX/deser_inst/U11/Q (AO22X1)                 0.27       1.01 f
  U0_UART/U0_RX/deser_inst/P_DATA_reg[5]/D (DFFARX1)      0.00       1.01 f
  data arrival time                                                  1.01

  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_RX/deser_inst/P_DATA_reg[5]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  deserializer       ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/deser_inst/P_DATA_reg[4]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/deser_inst/P_DATA_reg[4]/Q (DFFARX1)      0.75       0.75 f
  U0_UART/U0_RX/deser_inst/U9/Q (AO22X1)                  0.27       1.02 f
  U0_UART/U0_RX/deser_inst/P_DATA_reg[4]/D (DFFARX1)      0.00       1.02 f
  data arrival time                                                  1.02

  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_RX/deser_inst/P_DATA_reg[4]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][3]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][3]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  BIT_SYNC_BUS_WIDTH4_NUM_STAGES2_0
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][3]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][3]/Q (DFFARX1)        0.70       0.70 f
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][3]/D (DFFARX1)        0.00       0.70 f
  data arrival time                                                  0.70

  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][3]/CLK (DFFARX1)      0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][2]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][2]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  BIT_SYNC_BUS_WIDTH4_NUM_STAGES2_0
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][2]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][2]/Q (DFFARX1)        0.70       0.70 f
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][2]/D (DFFARX1)        0.00       0.70 f
  data arrival time                                                  0.70

  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][2]/CLK (DFFARX1)      0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][1]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  BIT_SYNC_BUS_WIDTH4_NUM_STAGES2_0
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][1]/Q (DFFARX1)        0.70       0.70 f
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][1]/D (DFFARX1)        0.00       0.70 f
  data arrival time                                                  0.70

  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][1]/CLK (DFFARX1)      0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][0]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][0]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  BIT_SYNC_BUS_WIDTH4_NUM_STAGES2_0
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][0]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][0]/Q (DFFARX1)        0.70       0.70 f
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][0]/D (DFFARX1)        0.00       0.70 f
  data arrival time                                                  0.70

  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][0]/CLK (DFFARX1)      0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_UART/U0_TX/U0_FSM/cs_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_FSM/cs_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  controller_fsm     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_FSM/cs_reg[1]/CLK (DFFARX1)            0.00       0.00 r
  U0_UART/U0_TX/U0_FSM/cs_reg[1]/QN (DFFARX1)             0.47       0.47 f
  U0_UART/U0_TX/U0_FSM/U15/QN (NAND3X0)                   0.17       0.64 r
  U0_UART/U0_TX/U0_FSM/U9/QN (NAND2X2)                    0.10       0.74 f
  U0_UART/U0_TX/U0_FSM/cs_reg[0]/D (DFFARX1)              0.00       0.74 f
  data arrival time                                                  0.74

  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_TX/U0_FSM/cs_reg[0]/CLK (DFFARX1)            0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_UART/U0_TX/U0_FSM/cs_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_FSM/cs_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  controller_fsm     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_FSM/cs_reg[1]/CLK (DFFARX1)            0.00       0.00 r
  U0_UART/U0_TX/U0_FSM/cs_reg[1]/QN (DFFARX1)             0.47       0.47 f
  U0_UART/U0_TX/U0_FSM/U21/QN (NAND3X0)                   0.17       0.65 r
  U0_UART/U0_TX/U0_FSM/U8/QN (NAND2X2)                    0.10       0.74 f
  U0_UART/U0_TX/U0_FSM/cs_reg[1]/D (DFFARX1)              0.00       0.74 f
  data arrival time                                                  0.74

  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_TX/U0_FSM/cs_reg[1]/CLK (DFFARX1)            0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_UART/U0_TX/U0_FSM/busy_reg
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_PULSE_GEN/SYNC_REG_reg
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_FSM/busy_reg/CLK (DFFARX1)             0.00       0.00 r
  U0_UART/U0_TX/U0_FSM/busy_reg/Q (DFFARX1)               0.74       0.74 f
  U0_UART/U0_TX/U0_FSM/busy (controller_fsm)              0.00       0.74 f
  U0_UART/U0_TX/Busy (UART_TX)                            0.00       0.74 f
  U0_UART/TX_OUT_V (UART)                                 0.00       0.74 f
  U0_PULSE_GEN/LVL_SIG (PULSE_GEN_0)                      0.00       0.74 f
  U0_PULSE_GEN/SYNC_REG_reg/D (DFFARX1)                   0.00       0.74 f
  data arrival time                                                  0.74

  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/SYNC_REG_reg/CLK (DFFARX1)                 0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: U0_UART/U0_TX/U0_FSM/cs_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_FSM/busy_reg
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  controller_fsm     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_FSM/cs_reg[1]/CLK (DFFARX1)            0.00       0.00 r
  U0_UART/U0_TX/U0_FSM/cs_reg[1]/QN (DFFARX1)             0.47       0.47 f
  U0_UART/U0_TX/U0_FSM/U21/QN (NAND3X0)                   0.17       0.65 r
  U0_UART/U0_TX/U0_FSM/U4/QN (NAND3X0)                    0.14       0.79 f
  U0_UART/U0_TX/U0_FSM/busy_reg/D (DFFARX1)               0.00       0.79 f
  data arrival time                                                  0.79

  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_TX/U0_FSM/busy_reg/CLK (DFFARX1)             0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: U0_UART/U0_TX/U0_FSM/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_FSM/cs_reg[2]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  controller_fsm     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_FSM/cs_reg[2]/CLK (DFFARX1)            0.00       0.00 r
  U0_UART/U0_TX/U0_FSM/cs_reg[2]/QN (DFFARX1)             0.48       0.48 f
  U0_UART/U0_TX/U0_FSM/U19/QN (NAND3X0)                   0.23       0.71 r
  U0_UART/U0_TX/U0_FSM/U6/QN (NAND2X2)                    0.11       0.82 f
  U0_UART/U0_TX/U0_FSM/cs_reg[2]/D (DFFARX1)              0.00       0.82 f
  data arrival time                                                  0.82

  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_TX/U0_FSM/cs_reg[2]/CLK (DFFARX1)            0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: U0_UART/U0_TX/U0_SER/counter_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_SER/counter_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  serializer         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_SER/counter_reg[0]/CLK (DFFARX1)       0.00       0.00 r
  U0_UART/U0_TX/U0_SER/counter_reg[0]/Q (DFFARX1)         0.71       0.71 r
  U0_UART/U0_TX/U0_SER/U19/QN (NOR2X2)                    0.13       0.84 f
  U0_UART/U0_TX/U0_SER/counter_reg[0]/D (DFFARX1)         0.00       0.84 f
  data arrival time                                                  0.84

  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_TX/U0_SER/counter_reg[0]/CLK (DFFARX1)       0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  FIFO_RD_PTR_WIDTH4 ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[2]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[2]/QN (DFFARX1)       0.50       0.50 f
  U0_ASYN_FIFO/U0_FIFO_RD/U7/QN (NOR2X2)                  0.10       0.60 r
  U0_ASYN_FIFO/U0_FIFO_RD/U8/Q (XOR2X1)                   0.28       0.88 f
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[3]/D (DFFARX1)        0.00       0.88 f
  data arrival time                                                  0.88

  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[3]/CLK (DFFARX1)      0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  FIFO_RD_PTR_WIDTH4 ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[0]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[0]/QN (DFFARX1)       0.46       0.46 f
  U0_ASYN_FIFO/U0_FIFO_RD/U5/QN (NOR2X2)                  0.14       0.60 r
  U0_ASYN_FIFO/U0_FIFO_RD/U10/Q (XOR2X1)                  0.29       0.89 f
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/D (DFFARX1)        0.00       0.89 f
  data arrival time                                                  0.89

  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK (DFFARX1)      0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[7]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[7]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  parity_calc        ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[7]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[7]/Q (DFFARX1)
                                                          0.70       0.70 f
  U0_UART/U0_TX/U0_PARITY_CALC/U22/Q (AO22X1)             0.26       0.95 f
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[7]/D (DFFARX1)
                                                          0.00       0.95 f
  data arrival time                                                  0.95

  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[7]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[6]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[6]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  parity_calc        ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[6]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[6]/Q (DFFARX1)
                                                          0.70       0.70 f
  U0_UART/U0_TX/U0_PARITY_CALC/U20/Q (AO22X1)             0.26       0.95 f
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[6]/D (DFFARX1)
                                                          0.00       0.95 f
  data arrival time                                                  0.95

  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[6]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[5]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[5]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  parity_calc        ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[5]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[5]/Q (DFFARX1)
                                                          0.70       0.70 f
  U0_UART/U0_TX/U0_PARITY_CALC/U18/Q (AO22X1)             0.26       0.95 f
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[5]/D (DFFARX1)
                                                          0.00       0.95 f
  data arrival time                                                  0.95

  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[5]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[4]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  parity_calc        ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[4]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[4]/Q (DFFARX1)
                                                          0.70       0.70 f
  U0_UART/U0_TX/U0_PARITY_CALC/U16/Q (AO22X1)             0.26       0.95 f
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[4]/D (DFFARX1)
                                                          0.00       0.95 f
  data arrival time                                                  0.95

  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[4]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[3]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  parity_calc        ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[3]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[3]/Q (DFFARX1)
                                                          0.70       0.70 f
  U0_UART/U0_TX/U0_PARITY_CALC/U14/Q (AO22X1)             0.26       0.95 f
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[3]/D (DFFARX1)
                                                          0.00       0.95 f
  data arrival time                                                  0.95

  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[3]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[2]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  parity_calc        ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[2]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[2]/Q (DFFARX1)
                                                          0.70       0.70 f
  U0_UART/U0_TX/U0_PARITY_CALC/U12/Q (AO22X1)             0.26       0.95 f
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[2]/D (DFFARX1)
                                                          0.00       0.95 f
  data arrival time                                                  0.95

  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[2]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  parity_calc        ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[1]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[1]/Q (DFFARX1)
                                                          0.70       0.70 f
  U0_UART/U0_TX/U0_PARITY_CALC/U10/Q (AO22X1)             0.26       0.95 f
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[1]/D (DFFARX1)
                                                          0.00       0.95 f
  data arrival time                                                  0.95

  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[1]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  parity_calc        ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[0]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[0]/Q (DFFARX1)
                                                          0.70       0.70 f
  U0_UART/U0_TX/U0_PARITY_CALC/U8/Q (AO22X1)              0.26       0.95 f
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[0]/D (DFFARX1)
                                                          0.00       0.95 f
  data arrival time                                                  0.95

  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[0]/CLK (DFFARX1)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: RST_SYNC_2/sync_rst_reg[0]/CLK
              (internal path startpoint clocked by FUN_UART_CLK)
  Endpoint: RST_SYNC_2/sync_rst_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  RST_SYNC_1         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_2/sync_rst_reg[0]/CLK (DFFARX1)                0.00       0.00 r
  RST_SYNC_2/sync_rst_reg[0]/Q (DFFARX1)                  0.70       0.70 f
  RST_SYNC_2/sync_rst_reg[1]/D (DFFARX1)                  0.00       0.70 f
  data arrival time                                                  0.70

  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_2/sync_rst_reg[1]/CLK (DFFARX1)                0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: TX_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: TX_CLK_DIV/counter_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_0           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/counter_reg[0]/CLK (DFFARX1)                 0.00       0.00 r
  TX_CLK_DIV/counter_reg[0]/Q (DFFARX1)                   0.69       0.69 r
  TX_CLK_DIV/add_30/A[0] (ClkDiv_0_DW01_inc_0)            0.00       0.69 r
  TX_CLK_DIV/add_30/U2/ZN (INVX0)                         0.09       0.78 f
  TX_CLK_DIV/add_30/SUM[0] (ClkDiv_0_DW01_inc_0)          0.00       0.78 f
  TX_CLK_DIV/U42/Q (AND2X1)                               0.17       0.96 f
  TX_CLK_DIV/counter_reg[0]/D (DFFARX1)                   0.00       0.96 f
  data arrival time                                                  0.96

  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_CLK_DIV/counter_reg[0]/CLK (DFFARX1)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: RX_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: RX_CLK_DIV/counter_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_1           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/counter_reg[0]/CLK (DFFARX1)                 0.00       0.00 r
  RX_CLK_DIV/counter_reg[0]/Q (DFFARX1)                   0.69       0.69 r
  RX_CLK_DIV/add_30/A[0] (ClkDiv_1_DW01_inc_0)            0.00       0.69 r
  RX_CLK_DIV/add_30/U2/ZN (INVX0)                         0.09       0.78 f
  RX_CLK_DIV/add_30/SUM[0] (ClkDiv_1_DW01_inc_0)          0.00       0.78 f
  RX_CLK_DIV/U41/Q (AND2X1)                               0.17       0.96 f
  RX_CLK_DIV/counter_reg[0]/D (DFFARX1)                   0.00       0.96 f
  data arrival time                                                  0.96

  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_CLK_DIV/counter_reg[0]/CLK (DFFARX1)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: TX_CLK_DIV/div_clk_reg
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: TX_CLK_DIV/div_clk_reg
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_0           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/div_clk_reg/CLK (DFFARX1)                    0.00       0.00 r
  TX_CLK_DIV/div_clk_reg/Q (DFFARX1)                      0.70       0.70 r
  TX_CLK_DIV/U35/Q (XOR2X1)                               0.27       0.96 f
  TX_CLK_DIV/div_clk_reg/D (DFFARX1)                      0.00       0.96 f
  data arrival time                                                  0.96

  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_CLK_DIV/div_clk_reg/CLK (DFFARX1)                    0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: RX_CLK_DIV/div_clk_reg
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: RX_CLK_DIV/div_clk_reg
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_1           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/div_clk_reg/CLK (DFFARX1)                    0.00       0.00 r
  RX_CLK_DIV/div_clk_reg/Q (DFFARX1)                      0.70       0.70 r
  RX_CLK_DIV/U34/Q (XOR2X1)                               0.27       0.96 f
  RX_CLK_DIV/div_clk_reg/D (DFFARX1)                      0.00       0.96 f
  data arrival time                                                  0.96

  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_CLK_DIV/div_clk_reg/CLK (DFFARX1)                    0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: TX_CLK_DIV/odd_flag_toggle_reg
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: TX_CLK_DIV/odd_flag_toggle_reg
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_0           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/odd_flag_toggle_reg/CLK (DFFARX1)            0.00       0.00 r
  TX_CLK_DIV/odd_flag_toggle_reg/Q (DFFARX1)              0.70       0.70 r
  TX_CLK_DIV/U34/Q (XOR2X1)                               0.29       1.00 f
  TX_CLK_DIV/odd_flag_toggle_reg/D (DFFARX1)              0.00       1.00 f
  data arrival time                                                  1.00

  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_CLK_DIV/odd_flag_toggle_reg/CLK (DFFARX1)            0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: RX_CLK_DIV/odd_flag_toggle_reg
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: RX_CLK_DIV/odd_flag_toggle_reg
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_1           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/odd_flag_toggle_reg/CLK (DFFARX1)            0.00       0.00 r
  RX_CLK_DIV/odd_flag_toggle_reg/Q (DFFARX1)              0.70       0.70 r
  RX_CLK_DIV/U33/Q (XOR2X1)                               0.29       1.00 f
  RX_CLK_DIV/odd_flag_toggle_reg/D (DFFARX1)              0.00       1.00 f
  data arrival time                                                  1.00

  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_CLK_DIV/odd_flag_toggle_reg/CLK (DFFARX1)            0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: TX_CLK_DIV/counter_reg[6]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: TX_CLK_DIV/counter_reg[6]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_0           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/counter_reg[6]/CLK (DFFARX1)                 0.00       0.00 r
  TX_CLK_DIV/counter_reg[6]/Q (DFFARX1)                   0.68       0.68 r
  TX_CLK_DIV/add_30/A[6] (ClkDiv_0_DW01_inc_0)            0.00       0.68 r
  TX_CLK_DIV/add_30/U1/Q (XOR2X1)                         0.29       0.96 f
  TX_CLK_DIV/add_30/SUM[6] (ClkDiv_0_DW01_inc_0)          0.00       0.96 f
  TX_CLK_DIV/U36/Q (AND2X1)                               0.18       1.14 f
  TX_CLK_DIV/counter_reg[6]/D (DFFARX1)                   0.00       1.14 f
  data arrival time                                                  1.14

  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_CLK_DIV/counter_reg[6]/CLK (DFFARX1)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: RX_CLK_DIV/counter_reg[6]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: RX_CLK_DIV/counter_reg[6]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_1           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/counter_reg[6]/CLK (DFFARX1)                 0.00       0.00 r
  RX_CLK_DIV/counter_reg[6]/Q (DFFARX1)                   0.68       0.68 r
  RX_CLK_DIV/add_30/A[6] (ClkDiv_1_DW01_inc_0)            0.00       0.68 r
  RX_CLK_DIV/add_30/U1/Q (XOR2X1)                         0.29       0.96 f
  RX_CLK_DIV/add_30/SUM[6] (ClkDiv_1_DW01_inc_0)          0.00       0.96 f
  RX_CLK_DIV/U35/Q (AND2X1)                               0.18       1.14 f
  RX_CLK_DIV/counter_reg[6]/D (DFFARX1)                   0.00       1.14 f
  data arrival time                                                  1.14

  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_CLK_DIV/counter_reg[6]/CLK (DFFARX1)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: TX_CLK_DIV/counter_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: TX_CLK_DIV/counter_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_0           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/counter_reg[1]/CLK (DFFARX1)                 0.00       0.00 r
  TX_CLK_DIV/counter_reg[1]/Q (DFFARX1)                   0.68       0.68 r
  TX_CLK_DIV/add_30/A[1] (ClkDiv_0_DW01_inc_0)            0.00       0.68 r
  TX_CLK_DIV/add_30/U1_1_1/SO (HADDX1)                    0.29       0.97 f
  TX_CLK_DIV/add_30/SUM[1] (ClkDiv_0_DW01_inc_0)          0.00       0.97 f
  TX_CLK_DIV/U41/Q (AND2X1)                               0.18       1.15 f
  TX_CLK_DIV/counter_reg[1]/D (DFFARX1)                   0.00       1.15 f
  data arrival time                                                  1.15

  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_CLK_DIV/counter_reg[1]/CLK (DFFARX1)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: RX_CLK_DIV/counter_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: RX_CLK_DIV/counter_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_1           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/counter_reg[1]/CLK (DFFARX1)                 0.00       0.00 r
  RX_CLK_DIV/counter_reg[1]/Q (DFFARX1)                   0.68       0.68 r
  RX_CLK_DIV/add_30/A[1] (ClkDiv_1_DW01_inc_0)            0.00       0.68 r
  RX_CLK_DIV/add_30/U1_1_1/SO (HADDX1)                    0.29       0.97 f
  RX_CLK_DIV/add_30/SUM[1] (ClkDiv_1_DW01_inc_0)          0.00       0.97 f
  RX_CLK_DIV/U40/Q (AND2X1)                               0.18       1.15 f
  RX_CLK_DIV/counter_reg[1]/D (DFFARX1)                   0.00       1.15 f
  data arrival time                                                  1.15

  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_CLK_DIV/counter_reg[1]/CLK (DFFARX1)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: TX_CLK_DIV/counter_reg[5]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: TX_CLK_DIV/counter_reg[5]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_0           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/counter_reg[5]/CLK (DFFARX1)                 0.00       0.00 r
  TX_CLK_DIV/counter_reg[5]/Q (DFFARX1)                   0.68       0.68 r
  TX_CLK_DIV/add_30/A[5] (ClkDiv_0_DW01_inc_0)            0.00       0.68 r
  TX_CLK_DIV/add_30/U1_1_5/SO (HADDX1)                    0.29       0.97 f
  TX_CLK_DIV/add_30/SUM[5] (ClkDiv_0_DW01_inc_0)          0.00       0.97 f
  TX_CLK_DIV/U37/Q (AND2X1)                               0.18       1.15 f
  TX_CLK_DIV/counter_reg[5]/D (DFFARX1)                   0.00       1.15 f
  data arrival time                                                  1.15

  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_CLK_DIV/counter_reg[5]/CLK (DFFARX1)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: TX_CLK_DIV/counter_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: TX_CLK_DIV/counter_reg[4]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_0           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/counter_reg[4]/CLK (DFFARX1)                 0.00       0.00 r
  TX_CLK_DIV/counter_reg[4]/Q (DFFARX1)                   0.68       0.68 r
  TX_CLK_DIV/add_30/A[4] (ClkDiv_0_DW01_inc_0)            0.00       0.68 r
  TX_CLK_DIV/add_30/U1_1_4/SO (HADDX1)                    0.29       0.97 f
  TX_CLK_DIV/add_30/SUM[4] (ClkDiv_0_DW01_inc_0)          0.00       0.97 f
  TX_CLK_DIV/U38/Q (AND2X1)                               0.18       1.15 f
  TX_CLK_DIV/counter_reg[4]/D (DFFARX1)                   0.00       1.15 f
  data arrival time                                                  1.15

  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_CLK_DIV/counter_reg[4]/CLK (DFFARX1)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: TX_CLK_DIV/counter_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: TX_CLK_DIV/counter_reg[3]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_0           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/counter_reg[3]/CLK (DFFARX1)                 0.00       0.00 r
  TX_CLK_DIV/counter_reg[3]/Q (DFFARX1)                   0.68       0.68 r
  TX_CLK_DIV/add_30/A[3] (ClkDiv_0_DW01_inc_0)            0.00       0.68 r
  TX_CLK_DIV/add_30/U1_1_3/SO (HADDX1)                    0.29       0.97 f
  TX_CLK_DIV/add_30/SUM[3] (ClkDiv_0_DW01_inc_0)          0.00       0.97 f
  TX_CLK_DIV/U39/Q (AND2X1)                               0.18       1.15 f
  TX_CLK_DIV/counter_reg[3]/D (DFFARX1)                   0.00       1.15 f
  data arrival time                                                  1.15

  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_CLK_DIV/counter_reg[3]/CLK (DFFARX1)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: TX_CLK_DIV/counter_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: TX_CLK_DIV/counter_reg[2]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_0           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/counter_reg[2]/CLK (DFFARX1)                 0.00       0.00 r
  TX_CLK_DIV/counter_reg[2]/Q (DFFARX1)                   0.68       0.68 r
  TX_CLK_DIV/add_30/A[2] (ClkDiv_0_DW01_inc_0)            0.00       0.68 r
  TX_CLK_DIV/add_30/U1_1_2/SO (HADDX1)                    0.29       0.97 f
  TX_CLK_DIV/add_30/SUM[2] (ClkDiv_0_DW01_inc_0)          0.00       0.97 f
  TX_CLK_DIV/U40/Q (AND2X1)                               0.18       1.15 f
  TX_CLK_DIV/counter_reg[2]/D (DFFARX1)                   0.00       1.15 f
  data arrival time                                                  1.15

  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_CLK_DIV/counter_reg[2]/CLK (DFFARX1)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: RX_CLK_DIV/counter_reg[5]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: RX_CLK_DIV/counter_reg[5]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_1           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/counter_reg[5]/CLK (DFFARX1)                 0.00       0.00 r
  RX_CLK_DIV/counter_reg[5]/Q (DFFARX1)                   0.68       0.68 r
  RX_CLK_DIV/add_30/A[5] (ClkDiv_1_DW01_inc_0)            0.00       0.68 r
  RX_CLK_DIV/add_30/U1_1_5/SO (HADDX1)                    0.29       0.97 f
  RX_CLK_DIV/add_30/SUM[5] (ClkDiv_1_DW01_inc_0)          0.00       0.97 f
  RX_CLK_DIV/U36/Q (AND2X1)                               0.18       1.15 f
  RX_CLK_DIV/counter_reg[5]/D (DFFARX1)                   0.00       1.15 f
  data arrival time                                                  1.15

  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_CLK_DIV/counter_reg[5]/CLK (DFFARX1)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: RX_CLK_DIV/counter_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: RX_CLK_DIV/counter_reg[4]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_1           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/counter_reg[4]/CLK (DFFARX1)                 0.00       0.00 r
  RX_CLK_DIV/counter_reg[4]/Q (DFFARX1)                   0.68       0.68 r
  RX_CLK_DIV/add_30/A[4] (ClkDiv_1_DW01_inc_0)            0.00       0.68 r
  RX_CLK_DIV/add_30/U1_1_4/SO (HADDX1)                    0.29       0.97 f
  RX_CLK_DIV/add_30/SUM[4] (ClkDiv_1_DW01_inc_0)          0.00       0.97 f
  RX_CLK_DIV/U37/Q (AND2X1)                               0.18       1.15 f
  RX_CLK_DIV/counter_reg[4]/D (DFFARX1)                   0.00       1.15 f
  data arrival time                                                  1.15

  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_CLK_DIV/counter_reg[4]/CLK (DFFARX1)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: RX_CLK_DIV/counter_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: RX_CLK_DIV/counter_reg[3]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_1           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/counter_reg[3]/CLK (DFFARX1)                 0.00       0.00 r
  RX_CLK_DIV/counter_reg[3]/Q (DFFARX1)                   0.68       0.68 r
  RX_CLK_DIV/add_30/A[3] (ClkDiv_1_DW01_inc_0)            0.00       0.68 r
  RX_CLK_DIV/add_30/U1_1_3/SO (HADDX1)                    0.29       0.97 f
  RX_CLK_DIV/add_30/SUM[3] (ClkDiv_1_DW01_inc_0)          0.00       0.97 f
  RX_CLK_DIV/U38/Q (AND2X1)                               0.18       1.15 f
  RX_CLK_DIV/counter_reg[3]/D (DFFARX1)                   0.00       1.15 f
  data arrival time                                                  1.15

  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_CLK_DIV/counter_reg[3]/CLK (DFFARX1)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: RX_CLK_DIV/counter_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: RX_CLK_DIV/counter_reg[2]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_1           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/counter_reg[2]/CLK (DFFARX1)                 0.00       0.00 r
  RX_CLK_DIV/counter_reg[2]/Q (DFFARX1)                   0.68       0.68 r
  RX_CLK_DIV/add_30/A[2] (ClkDiv_1_DW01_inc_0)            0.00       0.68 r
  RX_CLK_DIV/add_30/U1_1_2/SO (HADDX1)                    0.29       0.97 f
  RX_CLK_DIV/add_30/SUM[2] (ClkDiv_1_DW01_inc_0)          0.00       0.97 f
  RX_CLK_DIV/U39/Q (AND2X1)                               0.18       1.15 f
  RX_CLK_DIV/counter_reg[2]/D (DFFARX1)                   0.00       1.15 f
  data arrival time                                                  1.15

  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_CLK_DIV/counter_reg[2]/CLK (DFFARX1)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


1
