# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/unidade_controle.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:15:51 on Feb 24,2023
# vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/unidade_controle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity unidade_controle
# -- Compiling architecture fsm_desafio of unidade_controle
# -- Compiling architecture fsm of unidade_controle
# -- Loading entity unidade_controle
# End time: 18:15:52 on Feb 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/registrador_n.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:15:55 on Feb 24,2023
# vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/registrador_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registrador_n
# -- Compiling architecture comportamental of registrador_n
# End time: 18:15:55 on Feb 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/ram_16x4.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:15:56 on Feb 24,2023
# vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/ram_16x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ram_16x4
# -- Compiling architecture ram_mif of ram_16x4
# -- Compiling architecture ram_modelsim of ram_16x4
# -- Loading entity ram_16x4
# End time: 18:15:56 on Feb 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/hexa7seg.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:15:58 on Feb 24,2023
# vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/hexa7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hexa7seg
# -- Compiling architecture comportamental of hexa7seg
# End time: 18:15:58 on Feb 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/fluxo_dados_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:15:59 on Feb 24,2023
# vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/fluxo_dados_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fluxo_dados_tb
# -- Compiling architecture tb of fluxo_dados_tb
# End time: 18:15:59 on Feb 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/fluxo_dados.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:16:01 on Feb 24,2023
# vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/fluxo_dados.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fluxo_dados
# -- Compiling architecture estrutural of fluxo_dados
# -- Loading package NUMERIC_STD
# -- Loading entity ram_16x4
# End time: 18:16:01 on Feb 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/contador_163.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:16:02 on Feb 24,2023
# vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/contador_163.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador_163
# -- Compiling architecture comportamental of contador_163
# End time: 18:16:02 on Feb 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/comparador_85.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:16:04 on Feb 24,2023
# vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/comparador_85.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparador_85
# -- Compiling architecture dataflow of comparador_85
# End time: 18:16:04 on Feb 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/circuito_exp3_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:16:05 on Feb 24,2023
# vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/circuito_exp3_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity circuito_exp3_tb
# -- Compiling architecture tb of circuito_exp3_tb
# End time: 18:16:05 on Feb 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/circuito_exp3_desafio_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:16:06 on Feb 24,2023
# vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/circuito_exp3_desafio_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity circuito_exp3_desafio_tb
# -- Compiling architecture tb of circuito_exp3_desafio_tb
# End time: 18:16:06 on Feb 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/circuito_exp3_desafio.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:16:08 on Feb 24,2023
# vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/circuito_exp3_desafio.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity circuito_exp3_desafio
# -- Compiling architecture toplevel of circuito_exp3_desafio
# -- Loading entity unidade_controle
# End time: 18:16:08 on Feb 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/circuito_exp3.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:16:09 on Feb 24,2023
# vcom -reportprogress 300 -work work /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/circuito_exp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity circuito_exp3
# -- Compiling architecture toplevel of circuito_exp3
# -- Loading entity unidade_controle
# ** Error: /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/circuito_exp3.vhd(117): Cannot read output "db_igual".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Note: /home/ipontes3olavy/first_quadrimester/digital_laboratory/exps/03/sim/circuito_exp3.vhd(145): VHDL Compiler exiting
# End time: 18:16:09 on Feb 24,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
