/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/sync_detector_structTMR.v                                                     *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 06/10/2022 13:53:04                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/triplicated/mopshub_top_board/hdl *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -vv -c tmrg.cfg   *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: sync_detector_struct.v                                                                 *
 *           Git SHA           : c110441b08b692cc54ebd4a3b84a2599430e8f93                           *
 *           Modification time : 2022-10-06 09:29:35                                                *
 *           File Size         : 4604                                                               *
 *           MD5 hash          : 88c6cb6520566fba1f16b1272e592f56                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module sync_detectorTMR(
  input wire [10:0] bitstream_in ,
  input wire  clk ,
  input wire  rst ,
  output wire [9:0] word10b ,
  output wire  word10b_rdy ,
  input wire [9:0] COMMAp ,
  input wire [9:0] COMMAn 
);
wire [9:0] bitstream_align0;
wire [1:0] comma_valid_bits;
wire [9:0] bitstream_align1;
reg  [4:0] alignment_reg ;
wire comma_valid_bits_or;
reg  align_select ;
reg  [9:0] word10b_reg ;
initial
  begin
    word10b_reg =  10'b0;
    align_select =  0;
    alignment_reg =  5'b0;
  end
assign comma_valid_bits_or =  (comma_valid_bits[1] |comma_valid_bits[0] );

always @( posedge clk )
  if (!rst)
    begin
      align_select <= 2'b0;
      alignment_reg <= 5'b0;
    end
  else
    begin
      if (comma_valid_bits_or==1)
        begin
          alignment_reg <= 5'b10000;
          case (comma_valid_bits)
            2'b01 : align_select <= 1'b0;
            2'b10 : align_select <= 1'b1;
            default : align_select <= 1'b0;
          endcase
        end
      else
        begin
          alignment_reg <= {alignment_reg[0] ,alignment_reg[4:1] };
          align_select <= align_select;
        end
    end
assign word10b_rdy =  alignment_reg[4] ;
assign word10b =  word10b_reg;

always @( posedge clk )
  if (!rst)
    word10b_reg <= COMMAp;
  else
    begin
      if (alignment_reg[0] ==1)
        case (align_select)
          1'b0 : word10b_reg <= bitstream_align0;
          1'b1 : word10b_reg <= bitstream_align1;
          default : word10b_reg <= COMMAp;
        endcase
      else
        word10b_reg <= word10b_reg;
    end
assign bitstream_align0 =  bitstream_in[9:0] ;
assign bitstream_align1 =  bitstream_in[1+9:1+0] ;
assign comma_valid_bits[0]  =  (bitstream_align0==COMMAp||bitstream_align0==COMMAn) ? 1 : 0;
assign comma_valid_bits[1]  =  (bitstream_align1==COMMAp||bitstream_align1==COMMAn) ? 1 : 0;
endmodule

