<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="keywords" content="Vamsi Krishna, portfolio, Vamsi, personal portfolio lifecodes, portfolio design, portfolio website, personal portfolio" />
    <meta name="description" content="Welcome to Vamsi Krishna's Portfolio." />
    <!-- Custom CSS -->
    <link rel="stylesheet" href="style.css">
    <!-- Font Awesome -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.3/css/all.min.css" integrity="sha512-iBBXm8fW90+nuLcSKlbmrPcLa0OT92xO1BIsZ+ywDWZCvqsWgccV3gFoRBv0z+8dLJgyAHIhR35VZc2oM/gI1w==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- Favicon -->
    <title>Portfolio - Vamsi Krishna Dasari</title>
</head>
<body oncontextmenu="return false">

<header>
        <a href="/" class="logo">Vamsi Krishna Dasari</a>
        <div id="menu" class="fas fa-bars"></div>
        <nav class="navbar">
            <ul>
            <li><a class="active" href="#home">Home</a></li>
            <li><a href="#about">About</a></li>
            <li><a href="#skills">Skills</a></li>
            <li><a href="#education">Education</a></li>
            <li><a href="#experience">Experience</a></li>
            <li><a href="#projects">Projects</a></li>
            <li><a href="#Certifications">Certifications</a></li>
            <li><a href="#contact">Contact</a></li>
            </ul>
        </nav>
</header>
<!-- navbar ends -->


<!-- hero section starts -->
<section class="home" id="home">
    <div id="particles-js"></div>
    <div class="content">
    <h2>Vamsi Krishna Dasari</h2>
    <p>Passionate Electrical and Computer Engineering student 
      with a keen interest in Physical Design, RTL and STA.</p>
    </div>
</section>
<!-- hero section ends -->


<!-- about section starts -->
<section class="about" id="about">
    <h2 class="heading"><i class="fas fa-user-alt"></i> About <span>Me</span></h2>
    <div class="content">
        <h3>Vamsi Krishna Dasari</h3> 
        <ul style=" list-style: none;">
          <li>Enthusiastic Electrical and Computer & Engineering student at Uuniversity of Florida.</li> 
          <li>Specializing in BackEnd and circuit designing.</li> 
          <li>Experienced as Physical Design Intern at Entuple Technologies and RTL Design Intern at Tessolve Semiconductors.</li> 
          <li>Holds numerous certifications from Cadence and Udemey.</li> 
          <li>Actively involved in volunteering efforts and coordinating events at the college fest.</li>
        </ul>  
        
        <div class="box">
              <p><span> email : </span> vamsy.dasari126@gmail.com</p>
              <p><span> place : </span> Gainesville, FL, United States - 32608</p>
            </div>
        </div>
        
        <div class="resumebtn">
            <a href="https://drive.google.com/file/d/1KfC6o-VRLvQterQPfWk-oI9H2W_ab2De/view?usp=sharing" target="_blank" class="btn"><span>Resume</span>
                <i class="fas fa-chevron-right"></i>
            </a>
        </div>

    </div>
    </div>
</section>
<!-- about section ends -->

<!-- skills section starts -->
<section class="skills" id="skills">
    <h2 class="heading"><i class="fas fa-laptop-code"></i> Skills </span></h2>
    <ul class="skills-list">
        <li class="skill-item">
            <span class="skill-category"><b>Programming Languages :</b></span> VHDL, Verilog, TCL Scripting, Python,Linux programming.
        </li>
        <li class="skill-item">
            <span class="skill-category"><b>Tools :</b></span> Xilinx - Vivado/ISE; Cadence - Virtuoso, Genus, Tempus, Innovus, Synopsys - Design Compiler, ICC2, PrimeTime, ModelSim.
        </li>
        <li class="skill-item">
            <span class="skill-category"><b>Technical skills :</b></span> RTL Design, RTL to GDS Flow, Floorplan, Power Planning, CMOS Characterization and fabrication Flow, place-n-route and power analysis, Floorplan, Static Timing Analysis (STA), Clock Tree Synthesis (CTS), IREM sign off, Semiconductor Device Physics, Design Rule checks (DRC), Layout Vs Schematic (LVS), Clock Domain Crossing (CDC), Signal EM/Noise Analysis.
        </li>
        <li class="skill-item">
            <span class="skill-category"><b>Hardware :</b></span> PCB schematic/layout knowledge, signal integrity, debugging server components, power, performance, reliability testing.  
        </li>
        <li class="skill-item">
            <span class="skill-category"><b>Protocols :</b></span> Familiar with DDR, PCIe, SATA, I2C, Ethernet, AMBA, APB.  
        </li>
    </ul>
</section>
<!-- skills section ends -->


<!-- education section starts -->
<section class="education" id="education">

  <h1 class="heading"><i class="fas fa-graduation-cap"></i> My <span>Education</span></h1>
  <div class="box-container">

    <div class="box">
        <div class="content">
        <h3>Masters in Electrical and Computer Engineering</h3>
        <p>University of Florida.</p>
        <h4>2023-2025  | GPA : 3.5/4.0</h4>
        </div>
    </div>

    <div class="box">
      <div class="content">
      <h3>Bachelor in Electronics and Communication Engineering</h3>
      <p>Koneru Lakshmaiah Educational Foundation</p>
      <h4>2019-2023 | CGPA : 8.8/10</h4>
      </div>
    </div>

</div>
</section>
<!-- education section ends -->

<section class="experience" id="experience">
  <h2 class="heading"><i class="fas fa-briefcase"></i> Experience </h2>
  <div class="experience-item">
    <div class="job-title"><b>Graduate Teaching Assistant, University of Florida</b></div>
    <div class="description">
    <p> Assisted students in designing, simulating, 6T SRAM cells and 4×2 SRAM arrays using Cadence Virtuoso and 45nm technology.<br>•	Delivered tutorials on CMOS circuit design concepts like decoders, sense amplifiers, and memory architecture as part of lab instructions. Supported DRC/LVS validation, schematic-to-layout debugging, and tool usage across the course.
<br><b>Skills:</b>Layout Design, Problem-Solving, Time Management, Mentorship. </p>
    </div>
</div>

<h2 class="heading"><i class="fas fa-briefcase"></i> Internships</h2>
  <div class="experience-item">
    <div class="job-title"><b>Physical Design Intern - Entuple Technologies Pvt Ltd.</b></div>
    <div class="description">
    <p>Performed physical implementation flow for an APB UART module with ~12K logic gates, optimizing power and performance.<br>
      Conducted OCV and refined design constraints and utilized Tempus for power and signal integrity checks, improving efficiency<br> 
      Participated in code reviews and implemented best practices to enhance code quality.<br>
      <b>Skills: </b>Cadence Virtuoso, Genus, Tempus, Innovus.
      </p>
    </div>
</div>

<div class="experience-item">
    <div class="job-title"><b> RTL Design Intern - Tessolve Semiconductors Pvt Ltd</b></div>
    <div class="description">
    <p>Implemented an APB (Advanced Peripheral Bus) Memory Dual Timer using a 32KHz reference clock, with Free-running mode, periodic timer mode, and one-shot timer mode with a 32-bit down counter and integrated the timer module. <br>
      Integrated clock gating techniques to minimize power consumption and reduce clock frequency and added interrupt handling to further improve energy efficiency and system performance.<br>
      <b>Skills: </b> Verilog, RTL Flow, Low Power Techniques</p>
    </div>
</div>

</section>


<!-- work project section starts -->
<section class="projects" id="projects">

  <h2 class="heading"><i class="fas fa-laptop-code"></i> Projects</span></h2>
  <div class="project">
    <h2>RTL to GDSII Block-Level Implementation of ORCA TOP (Synopsys Design Compiler, ICC2, Primetime, StarRC)</h2>
    <p>Led block-level physical design for a 32-bit RISC core processor on TSMC 28nm node, integrating 40 hard macros and 52K+ standard cells across 65 mm² area, with multi-voltage domains and a 70% utilization rate.
      <br>Achieved timing closure at 434 MHz by resolving cross-talk and transition issues, optimizing 4 master clocks across 237 I/O ports and 91 input and 142 output signals, and ensuring DRC/LVS-clean.
      <br></p>  
</div>

<div class="project">
    <h2>Physical Design and Sign-off of a Low Power Configurable Multi Clock Design (Synopsys DC, ICC2, Primetime)   </h2>
    <p>Executed full RTL-to-GDSII flow using Synopsys ICC2 for a low-power, multi-clock digital SoC; completed synthesis, floorplanning, power planning, placement, CTS, routing, and sign-off verifications.
    <br>Resolved critical setup and hold violations during sign-off, improving WNS from -0.2ns and TNS from -3ns to zero through clock buffering, path optimization, and cell sizing techniques.
    <br>
    </p>
</div>

<div class="project">
    <h2>Custom UART Design and Physical Implementation using Cadence (Cadence Tempus, Innovus)</h2>
    <p>Executed Complete PnR Flow for UART ASIC using Cadence Innovus on TSMC 65nm technology, managing ~12K standard cells across transmitter and receiver blocks, and achieving 100% DRC/LVS compliance.
        <br>Optimized design for performance by resolving IR drop and congestion through improved power grid and cell placement, resulting in an ~18% IR drop reduction and 25% congestion improvement in critical areas.
        <br>
    </p>    
</div>

<div class="project">
    <h2>Synthesis, Placement and Routing of an ALU using ASAP 7nm PDK</h2>
    
    <p>
        Designed and verified a ALU in Verilog; synthesized the RTL using Design Compiler and performed APR using Synopsys ICC2.
        <br>Exported GDS post-APR, imported it into Virtuoso, and successfully completed DRC and LVS on the final layout.
    </p>
</div>

<div class="project">
    <h2>Design and Optimization of Multiplier Using Custom Standard Cells (Spectre, Cadence Virtuoso)</h2>
    
    <p>
        Integrated logic cells (AND, OR, XOR, Inverter, Buffer, Adders) for Array, LUT-based, and LUNA CIM multipliers, optimizing circuits to reduce power by 15% and overhead by up to 3.7x compared to conventional method.
        <br>Devised a divide-and-conquer approach for the LUNA CIM multiplier with TSMC 65nm Technology.
        <br>
      </p>
</div>

<div class="project">
    <h2>Design and Implementation of 4x2 6T SRAM Array cell (Cadence Virtuoso)</h2>
    
    <p>
        Evaluated and initiated a fully functional transistor level 16-bit 4x2 6T SRAM array of cells that perform read and write operations.
        <br>Tested individual components of the SRAM cell array-Decoders, sense Amplifier, Data in and out circuit.
        <br>
    </p>
</div>


</section>

<section class="Certifications" id="Certifications">
<div class = certificate>
  <h2 class="heading">Certifications</span></h2>
  <ul>
    <li>VLSI System Design - Advanced Physical Design Using OpenLane/SKY130 </li>
    <li> Entuple Technologies Pvt Ltd - Physical Design and Verification </li>
    <li>Cadence - Cadence RTL to GDSII Flow v5.0 Exam  </li>
    <li>Tessolve Semiconductors Pvt Ltd - Design and Verification using Verilog </li>
    <li>Cambridge – Cambridge Business English Certificate Preliminary  </li>
      
  </ul>
</div>

</section>
<!-- work project section ends -->

<!-- experience section starts -->
<!-- experience section ends -->

<!-- contact section starts -->
<section class="contact" id="contact">
  
  <h2 class="heading"><i class="fas fa-headset"></i> Get in <span>Touch</span></h2>

  <div class="container">
    <div class="content">
      <div class="image-box">
        <img draggable="false" src="./assets/images/contact1.png" alt="">
      </div>
    <form id="contact-form">
      
      <div class="form-group">
        <div class="field">
          <input type="text" name="name" placeholder="Name" required>
          <i class='fas fa-user'></i>
        </div>
        <div class="field">
          <input type="text" name="email" placeholder="Email" required>
          <i class='fas fa-envelope'></i>
        </div>
        <div class="field">
          <input type="text" name="phone" placeholder="Phone">
          <i class='fas fa-phone-alt'></i>
        </div>
        <div class="message">
        <textarea placeholder="Message" name="message" required></textarea>
        <i class="fas fa-comment-dots"></i>
        </div>
        </div>
      <div class="button-area">
        <button type="submit">
          Submit <i class="fa fa-paper-plane"></i></button>
      </div>
    </form>
  </div>
  </div>
</section>
<!-- contact section ends -->


<!-- footer section starts -->
<section class="footer">

  <div class="box-container">

      <div class="box">
          <h3>Vamsi's Portfolio</h3>
          <p>Thank you for visiting my personal portfolio website.</p>
      </div>

      <div class="box">
          <h3>contact info</h3>
          <p> <i class="fas fa-envelope"></i>vamsy.dasari126@gmail.com</p>
          <p> <i class="fas fa-map-marked-alt"></i>Florida, US - 32608</p>
          <div class="share">

              <a href="https://www.linkedin.com/in/vamsi-krishna-dasari-81b8291ba/" class="fab fa-linkedin" aria-label="LinkedIn" target="_blank"></a>
              <a href="https://github.com/vamsidasari13" class="fab fa-github" aria-label="GitHub" target="_blank"></a>
              <a href="mailto:vamsy.dasari126@gmail@gmail.com" class="fas fa-envelope" aria-label="Mail" target="_blank"></a>
          </div>
      </div>
  </div>
</section>
<!-- footer section ends -->


<!-- scroll top btn -->
<a href="#home" aria-label="ScrollTop" class="fas fa-angle-up" id="scroll-top"></a>
<!-- scroll back to top -->


<!-- ==== ALL MAJOR JAVASCRIPT CDNS STARTS ==== -->
<!-- jquery cdn -->
<script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.6.0/jquery.min.js" integrity="sha512-894YE6QWD5I59HgZOGReFYm4dnWc1Qt5NtvYSaNcOP+u1T9qYdvdihz0PPSiiqn/+/3e7Jo4EaG7TubfWGUrMQ==" crossorigin="anonymous" referrerpolicy="no-referrer"></script>

<!-- typed.js cdn -->
<script src="https://cdnjs.cloudflare.com/ajax/libs/typed.js/2.0.5/typed.min.js" integrity="sha512-1KbKusm/hAtkX5FScVR5G36wodIMnVd/aP04af06iyQTkD17szAMGNmxfNH+tEuFp3Og/P5G32L1qEC47CZbUQ==" crossorigin="anonymous" referrerpolicy="no-referrer"></script>

<!-- particle.js links -->
<script src="./assets/js/particles.min.js"></script>
<script src="./assets/js/app.js"></script>

<!-- vanilla tilt.js links -->
<script src="https://cdnjs.cloudflare.com/ajax/libs/vanilla-tilt/1.7.0/vanilla-tilt.min.js" integrity="sha512-SttpKhJqONuBVxbRcuH0wezjuX+BoFoli0yPsnrAADcHsQMW8rkR84ItFHGIkPvhnlRnE2FaifDOUw+EltbuHg==" crossorigin="anonymous" referrerpolicy="no-referrer"></script>

<!-- scroll reveal anim -->
<script src="https://unpkg.com/scrollreveal"></script>

<script
      type="text/javascript"
      src="https://cdn.jsdelivr.net/npm/emailjs-com@3/dist/email.min.js"
    ></script>

<!-- ==== ALL MAJOR JAVASCRIPT CDNS ENDS ==== -->

<script src="./assets/js/script.js"></script>

</body>
</html>

