Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o J:/Courses/ECEN_320/Lab3/Lab3/seven_seg_decode_isim_beh.exe -prj J:/Courses/ECEN_320/Lab3/Lab3/seven_seg_decode_beh.prj work.seven_seg_decode 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 24
Turning on mult-threading, number of parallel sub-compilation jobs: 48 
Determining compilation order of HDL files
Parsing VHDL file "J:/Courses/ECEN_320/Lab3/Lab3/seven_seg_decode.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 143212 KB
Fuse CPU Usage: 592 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture decoder of entity seven_seg_decode
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable J:/Courses/ECEN_320/Lab3/Lab3/seven_seg_decode_isim_beh.exe
Fuse Memory Usage: 176732 KB
Fuse CPU Usage: 794 ms
