{"Source Block": ["oh/emmu/hdl/emmu.v@81:91@HdlStmAssign", "   \n\n   /*****************************/\n   /*MMU WRITE LOGIC            */\n   /*****************************/\n   assign mi_match       = mi_en & (mi_addr[19:16]==GROUP);\n\n   //write controls\n   assign mi_wr_vec[5:0] = (mi_match & mi_we & ~mi_addr[2]) ? 6'b001111 :\n\t                   (mi_match & mi_we & mi_addr[2])  ? 6'b110000 :\n\t\t\t                                      6'b000000 ;\n"], "Clone Blocks": [["oh/emmu/hdl/emmu.v@84:96", "   /*MMU WRITE LOGIC            */\n   /*****************************/\n   assign mi_match       = mi_en & (mi_addr[19:16]==GROUP);\n\n   //write controls\n   assign mi_wr_vec[5:0] = (mi_match & mi_we & ~mi_addr[2]) ? 6'b001111 :\n\t                   (mi_match & mi_we & mi_addr[2])  ? 6'b110000 :\n\t\t\t                                      6'b000000 ;\n\n   //write data\n   assign mi_wr_data[63:0] = {mi_din[31:0], mi_din[31:0]};\n\n   /*****************************/\n"], ["oh/emmu/hdl/emmu.v@89:99", "   assign mi_wr_vec[5:0] = (mi_match & mi_we & ~mi_addr[2]) ? 6'b001111 :\n\t                   (mi_match & mi_we & mi_addr[2])  ? 6'b110000 :\n\t\t\t                                      6'b000000 ;\n\n   //write data\n   assign mi_wr_data[63:0] = {mi_din[31:0], mi_din[31:0]};\n\n   /*****************************/\n   /*MMU READ  LOGIC            */\n   /*****************************/\n   //TODO: could we do with less entries?\n"]], "Diff Content": {"Delete": [[86, "   assign mi_match       = mi_en & (mi_addr[19:16]==GROUP);\n"]], "Add": [[86, "   assign mi_match       = mi_en & (mi_addr[19:16]==GROUP) & (mi_addr[15]);\n"]]}}