<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : intr_status1</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : intr_status1</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t.html">Register Group : Interrupt and Status Registers - ALT_NAND_STAT</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Interrupt status register for bank 1</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_TIME_OUT">ALT_NAND_STAT_INTR_STAT1_TIME_OUT</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL</a> </td></tr>
<tr>
<td align="left">[6] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_LD_COMP">ALT_NAND_STAT_INTR_STAT1_LD_COMP</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP</a> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ERASE_COMP">ALT_NAND_STAT_INTR_STAT1_ERASE_COMP</a> </td></tr>
<tr>
<td align="left">[9] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP</a> </td></tr>
<tr>
<td align="left">[10] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK</a> </td></tr>
<tr>
<td align="left">[11] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD</a> </td></tr>
<tr>
<td align="left">[12] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_INT_ACT">ALT_NAND_STAT_INTR_STAT1_INT_ACT</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_RST_COMP">ALT_NAND_STAT_INTR_STAT1_RST_COMP</a> </td></tr>
<tr>
<td align="left">[14] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC</a> </td></tr>
<tr>
<td align="left">[31:16] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ecc_uncor_err </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf594dcd62cb0f97dd0d95cf9f9acd5be"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR"></a></p>
<p>Ecc logic detected uncorrectable error while reading data from flash device.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga8ee1eda49bcf1b78ccb4be5eb57cfa60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga8ee1eda49bcf1b78ccb4be5eb57cfa60">ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8ee1eda49bcf1b78ccb4be5eb57cfa60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b6a3f2d3409ddc2f6c57ebeaf9af623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga9b6a3f2d3409ddc2f6c57ebeaf9af623">ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9b6a3f2d3409ddc2f6c57ebeaf9af623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82649cca657ef6c493cc77f26677e5fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga82649cca657ef6c493cc77f26677e5fc">ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga82649cca657ef6c493cc77f26677e5fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e304b2407f215160aad9b9f82e326f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga3e304b2407f215160aad9b9f82e326f3">ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga3e304b2407f215160aad9b9f82e326f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a778a160a75d06fc5c1989d2e1ede8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga9a778a160a75d06fc5c1989d2e1ede8f">ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga9a778a160a75d06fc5c1989d2e1ede8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa464c044c19da6d3b8e1393c30897e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gaa464c044c19da6d3b8e1393c30897e75">ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa464c044c19da6d3b8e1393c30897e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41d3a95cb49b887786e8e1e32799a950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga41d3a95cb49b887786e8e1e32799a950">ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga41d3a95cb49b887786e8e1e32799a950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2f371233ff95ced2a8b6d2ebe636044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gab2f371233ff95ced2a8b6d2ebe636044">ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:gab2f371233ff95ced2a8b6d2ebe636044"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : dma_cmd_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpeb86963cf284ecf010e7618f271d30a9"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP"></a></p>
<p>Not implemented.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf5dec827ddd5487bcb93611ccb680669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gaf5dec827ddd5487bcb93611ccb680669">ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaf5dec827ddd5487bcb93611ccb680669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1312f0295cc744051646b787f9fe5a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gab1312f0295cc744051646b787f9fe5a3">ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gab1312f0295cc744051646b787f9fe5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54679b9fec599af28dc01709a786ba6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga54679b9fec599af28dc01709a786ba6c">ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga54679b9fec599af28dc01709a786ba6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e0687fddc46ca48d57e02b0dcc77cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga62e0687fddc46ca48d57e02b0dcc77cb">ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga62e0687fddc46ca48d57e02b0dcc77cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28e6dec4c0cc7e42c825e93cde4bf37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gaa28e6dec4c0cc7e42c825e93cde4bf37">ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:gaa28e6dec4c0cc7e42c825e93cde4bf37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga321dbe4f217fbdfc2ee74c1125b9c47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga321dbe4f217fbdfc2ee74c1125b9c47e">ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga321dbe4f217fbdfc2ee74c1125b9c47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75dcf2410155b6b551e2894184d24c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga75dcf2410155b6b551e2894184d24c2b">ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:ga75dcf2410155b6b551e2894184d24c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70e5cf8c9a0b7ffaba47f293a653339a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga70e5cf8c9a0b7ffaba47f293a653339a">ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga70e5cf8c9a0b7ffaba47f293a653339a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : time_out </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp59acfadefd3435a9d45dc259290b5c09"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT1_TIME_OUT"></a></p>
<p>Watchdog timer has triggered in the controller due to one of the reasons like device not responding or controller state machine did not get back to idle</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae27af7bcac25ccaeb3442a0ee25a2c55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gae27af7bcac25ccaeb3442a0ee25a2c55">ALT_NAND_STAT_INTR_STAT1_TIME_OUT_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gae27af7bcac25ccaeb3442a0ee25a2c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b1ed90d482e550b6d279b1bc54c20a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga1b1ed90d482e550b6d279b1bc54c20a5">ALT_NAND_STAT_INTR_STAT1_TIME_OUT_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga1b1ed90d482e550b6d279b1bc54c20a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60643bb65496064d1865bf2a1d65bd6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga60643bb65496064d1865bf2a1d65bd6f">ALT_NAND_STAT_INTR_STAT1_TIME_OUT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga60643bb65496064d1865bf2a1d65bd6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc7e6f5a11b698676b8f928dc6bd221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gabfc7e6f5a11b698676b8f928dc6bd221">ALT_NAND_STAT_INTR_STAT1_TIME_OUT_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:gabfc7e6f5a11b698676b8f928dc6bd221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf595ca31716b040bdc074449ea77def3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gaf595ca31716b040bdc074449ea77def3">ALT_NAND_STAT_INTR_STAT1_TIME_OUT_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:gaf595ca31716b040bdc074449ea77def3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e5b3c6566c76dd0c938d0d93054db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gaa0e5b3c6566c76dd0c938d0d93054db0">ALT_NAND_STAT_INTR_STAT1_TIME_OUT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa0e5b3c6566c76dd0c938d0d93054db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef6224d58e6f6650e29f4d8780d3e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga4ef6224d58e6f6650e29f4d8780d3e2e">ALT_NAND_STAT_INTR_STAT1_TIME_OUT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga4ef6224d58e6f6650e29f4d8780d3e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ec67c15ba9e5f031d13fe2333e4732c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga4ec67c15ba9e5f031d13fe2333e4732c">ALT_NAND_STAT_INTR_STAT1_TIME_OUT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga4ec67c15ba9e5f031d13fe2333e4732c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : program_fail </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6fa45949ebfe089d2adfc48707d9c8cc"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL"></a></p>
<p>Program failure occurred in the device on issuance of a program command. err_block_addr and err_page_addr contain the block address and page address that failed program operation.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaee66241b9afd772ddf75d9029ba6b01e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gaee66241b9afd772ddf75d9029ba6b01e">ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaee66241b9afd772ddf75d9029ba6b01e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad76e12bccdb192fdeffee2a9c8d7bce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gad76e12bccdb192fdeffee2a9c8d7bce0">ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gad76e12bccdb192fdeffee2a9c8d7bce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07bee21786a301a2b52b03c6c3980ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gac07bee21786a301a2b52b03c6c3980ff">ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac07bee21786a301a2b52b03c6c3980ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf500ef38015007e6ef7c2dc7e6c83ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gacf500ef38015007e6ef7c2dc7e6c83ed">ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:gacf500ef38015007e6ef7c2dc7e6c83ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df8711f1de2a7ec0f9dcffeaccf523c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga8df8711f1de2a7ec0f9dcffeaccf523c">ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:ga8df8711f1de2a7ec0f9dcffeaccf523c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21650e6e8d4bf0171d8737bfd047326e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga21650e6e8d4bf0171d8737bfd047326e">ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga21650e6e8d4bf0171d8737bfd047326e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72aa826aa796c7f0d2add208ebbee0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gad72aa826aa796c7f0d2add208ebbee0e">ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:gad72aa826aa796c7f0d2add208ebbee0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga397389f8a664e91183fa9ba4443d22b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga397389f8a664e91183fa9ba4443d22b0">ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga397389f8a664e91183fa9ba4443d22b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : erase_fail </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd5a7aed97c16104d10aa30ce6054b5e7"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL"></a></p>
<p>Erase failure occurred in the device on issuance of a erase command. err_block_addr and err_page_addr contain the block address and page address that failed erase operation.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga31127b72eba1c24fe1ceea3339ab2f0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga31127b72eba1c24fe1ceea3339ab2f0a">ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga31127b72eba1c24fe1ceea3339ab2f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3157b4bbb95ea2d650efb7d4368dbc31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga3157b4bbb95ea2d650efb7d4368dbc31">ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga3157b4bbb95ea2d650efb7d4368dbc31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b3cc237a37c19f36893e579ff4b183b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga9b3cc237a37c19f36893e579ff4b183b">ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9b3cc237a37c19f36893e579ff4b183b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4eddbcc814297767d518b34beb12c06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gaa4eddbcc814297767d518b34beb12c06">ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gaa4eddbcc814297767d518b34beb12c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b20f221e384478490057947f82bd59f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga3b20f221e384478490057947f82bd59f">ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:ga3b20f221e384478490057947f82bd59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc1109a38707cc1ebedc7c66d6426c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gafc1109a38707cc1ebedc7c66d6426c16">ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gafc1109a38707cc1ebedc7c66d6426c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41dc64d848e6c9c803341d927c655b77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga41dc64d848e6c9c803341d927c655b77">ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga41dc64d848e6c9c803341d927c655b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813b9f0bc9abb86a6065217c0f9c0101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga813b9f0bc9abb86a6065217c0f9c0101">ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga813b9f0bc9abb86a6065217c0f9c0101"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : load_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2b39401549739f07e430ae722017deac"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT1_LD_COMP"></a></p>
<p>Device finished the last issued load command.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga14d655f4bffd4dd93f053637d1b25a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga14d655f4bffd4dd93f053637d1b25a43">ALT_NAND_STAT_INTR_STAT1_LD_COMP_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga14d655f4bffd4dd93f053637d1b25a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d8e64498e1abb2aca21327f6cb5a4a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga4d8e64498e1abb2aca21327f6cb5a4a9">ALT_NAND_STAT_INTR_STAT1_LD_COMP_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga4d8e64498e1abb2aca21327f6cb5a4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga643a8cca70ecd9832d255e94494a819f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga643a8cca70ecd9832d255e94494a819f">ALT_NAND_STAT_INTR_STAT1_LD_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga643a8cca70ecd9832d255e94494a819f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebc91f2c10ff049b6e38e924d232d0e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gaebc91f2c10ff049b6e38e924d232d0e4">ALT_NAND_STAT_INTR_STAT1_LD_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:gaebc91f2c10ff049b6e38e924d232d0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f128effc7436e7fd3a3717596641cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga7f128effc7436e7fd3a3717596641cbc">ALT_NAND_STAT_INTR_STAT1_LD_COMP_CLR_MSK</a>&#160;&#160;&#160;0xffffffbf</td></tr>
<tr class="separator:ga7f128effc7436e7fd3a3717596641cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0803127ece51ae6ecf92057cbf17c9a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga0803127ece51ae6ecf92057cbf17c9a8">ALT_NAND_STAT_INTR_STAT1_LD_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0803127ece51ae6ecf92057cbf17c9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9921f88959969cdf7813c820280c261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gaf9921f88959969cdf7813c820280c261">ALT_NAND_STAT_INTR_STAT1_LD_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td></tr>
<tr class="separator:gaf9921f88959969cdf7813c820280c261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8a6f01106cc9d31944c5e2641d2a4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gaf8a6f01106cc9d31944c5e2641d2a4e4">ALT_NAND_STAT_INTR_STAT1_LD_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td></tr>
<tr class="separator:gaf8a6f01106cc9d31944c5e2641d2a4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : program_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd51f02e089d7911df6129fa913457194"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP"></a></p>
<p>Device finished the last issued program command.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga48f45d4c6a685dfb621db504cd2efb60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga48f45d4c6a685dfb621db504cd2efb60">ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP_LSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga48f45d4c6a685dfb621db504cd2efb60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a32caa54bee8f47c1680bed884ea236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga2a32caa54bee8f47c1680bed884ea236">ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga2a32caa54bee8f47c1680bed884ea236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5086deb7fb7b65c7da8cdfcb45d58321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga5086deb7fb7b65c7da8cdfcb45d58321">ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5086deb7fb7b65c7da8cdfcb45d58321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e1a699dc5917d790d27c6cafdaa0c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga62e1a699dc5917d790d27c6cafdaa0c9">ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:ga62e1a699dc5917d790d27c6cafdaa0c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga916592a4471afbaaecb0a53e493f7926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga916592a4471afbaaecb0a53e493f7926">ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP_CLR_MSK</a>&#160;&#160;&#160;0xffffff7f</td></tr>
<tr class="separator:ga916592a4471afbaaecb0a53e493f7926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5eeb0f2144e3dd9c3710886e38699b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gae5eeb0f2144e3dd9c3710886e38699b7">ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae5eeb0f2144e3dd9c3710886e38699b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7122d1916c51355c3f2747b35df50509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga7122d1916c51355c3f2747b35df50509">ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td></tr>
<tr class="separator:ga7122d1916c51355c3f2747b35df50509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8867d8dfc2e36496e73bba34a1479d8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga8867d8dfc2e36496e73bba34a1479d8b">ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td></tr>
<tr class="separator:ga8867d8dfc2e36496e73bba34a1479d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : erase_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5f08f06f9909d43283f5ff523de911d8"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT1_ERASE_COMP"></a></p>
<p>Device erase operation complete</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gacd396bd0daaa722f66f347c4967889b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gacd396bd0daaa722f66f347c4967889b5">ALT_NAND_STAT_INTR_STAT1_ERASE_COMP_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gacd396bd0daaa722f66f347c4967889b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefcdaf70565876a1bd19546adedbe184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gaefcdaf70565876a1bd19546adedbe184">ALT_NAND_STAT_INTR_STAT1_ERASE_COMP_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaefcdaf70565876a1bd19546adedbe184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabbcdf41620fffc2cb8f20989dde1d92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gaabbcdf41620fffc2cb8f20989dde1d92">ALT_NAND_STAT_INTR_STAT1_ERASE_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaabbcdf41620fffc2cb8f20989dde1d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308aa524f557f3cb590bb6e895985ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga308aa524f557f3cb590bb6e895985ea1">ALT_NAND_STAT_INTR_STAT1_ERASE_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ga308aa524f557f3cb590bb6e895985ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0951efbf093b5398634e14f9bc479e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga0951efbf093b5398634e14f9bc479e16">ALT_NAND_STAT_INTR_STAT1_ERASE_COMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:ga0951efbf093b5398634e14f9bc479e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b001b38e309b67e61f96729edd24037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga9b001b38e309b67e61f96729edd24037">ALT_NAND_STAT_INTR_STAT1_ERASE_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9b001b38e309b67e61f96729edd24037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b30b4c88cd18bc6c2399f28b2aaf4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gaa0b30b4c88cd18bc6c2399f28b2aaf4e">ALT_NAND_STAT_INTR_STAT1_ERASE_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:gaa0b30b4c88cd18bc6c2399f28b2aaf4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad38f012f934a915dcf2904b13a210d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga5ad38f012f934a915dcf2904b13a210d">ALT_NAND_STAT_INTR_STAT1_ERASE_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:ga5ad38f012f934a915dcf2904b13a210d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : pipe_cpybck_cmd_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp65afe5c7cb7e0856aa5c356a3b4a7509"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP"></a></p>
<p>A pipeline command or a copyback bank command has completed on this particular bank</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga54239ec53ca4df3aaac073125555d886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga54239ec53ca4df3aaac073125555d886">ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP_LSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga54239ec53ca4df3aaac073125555d886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4bdfc5c0e826db3eeb5096fb7e8a433"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gad4bdfc5c0e826db3eeb5096fb7e8a433">ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gad4bdfc5c0e826db3eeb5096fb7e8a433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cbe1b411b3db4791701547d72b94d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga1cbe1b411b3db4791701547d72b94d0d">ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1cbe1b411b3db4791701547d72b94d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d6ff92b2e213783a12f20c69fa4fa05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga8d6ff92b2e213783a12f20c69fa4fa05">ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:ga8d6ff92b2e213783a12f20c69fa4fa05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ce2546373bfee50b2bfa4004aadbabe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga8ce2546373bfee50b2bfa4004aadbabe">ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffdff</td></tr>
<tr class="separator:ga8ce2546373bfee50b2bfa4004aadbabe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55851c1d36e8cdf8ff619f6c9db23c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga55851c1d36e8cdf8ff619f6c9db23c2f">ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga55851c1d36e8cdf8ff619f6c9db23c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37e6011316ed202e8b19b60166a92b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga37e6011316ed202e8b19b60166a92b80">ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td></tr>
<tr class="separator:ga37e6011316ed202e8b19b60166a92b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0132e082af32b1e7c9a866286669e3a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga0132e082af32b1e7c9a866286669e3a4">ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td></tr>
<tr class="separator:ga0132e082af32b1e7c9a866286669e3a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : locked_blk </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3de59c92ad390716e2481769e1a799cb"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK"></a></p>
<p>The address to program or erase operation is to a locked block and the operation failed due to this reason</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf804a3c88a0638c098c086e6045c3f9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gaf804a3c88a0638c098c086e6045c3f9c">ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaf804a3c88a0638c098c086e6045c3f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8aa071bb152bfafcd2d8e5cbe3c54fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gaa8aa071bb152bfafcd2d8e5cbe3c54fa">ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK_MSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaa8aa071bb152bfafcd2d8e5cbe3c54fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0347e04e0bb457b60c665dc53f13578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gaa0347e04e0bb457b60c665dc53f13578">ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa0347e04e0bb457b60c665dc53f13578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga935ad417302affe88634de00435d2cdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga935ad417302affe88634de00435d2cdb">ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK_SET_MSK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ga935ad417302affe88634de00435d2cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad05a91a4dcb4630d904b8677ff0b74ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gad05a91a4dcb4630d904b8677ff0b74ee">ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK_CLR_MSK</a>&#160;&#160;&#160;0xfffffbff</td></tr>
<tr class="separator:gad05a91a4dcb4630d904b8677ff0b74ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac752e53afa1d7f58d22dbccd41f6b6a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gac752e53afa1d7f58d22dbccd41f6b6a4">ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gac752e53afa1d7f58d22dbccd41f6b6a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37b903d6048e7b730841d56da20d2d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gac37b903d6048e7b730841d56da20d2d3">ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td></tr>
<tr class="separator:gac37b903d6048e7b730841d56da20d2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga320b91dd2aceb2abb8acc72a2143783e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga320b91dd2aceb2abb8acc72a2143783e">ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td></tr>
<tr class="separator:ga320b91dd2aceb2abb8acc72a2143783e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : unsup_cmd </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp854712e1c019b7bc8ef481f85474cb58"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD"></a></p>
<p>An unsupported command was received. This interrupt is set when an invalid command is received, or when a command sequence is broken.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1e493268ecd4b8ee7a53ca431bfe657a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga1e493268ecd4b8ee7a53ca431bfe657a">ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD_LSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga1e493268ecd4b8ee7a53ca431bfe657a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad28e3df7ec18f61c548d381f8f859a3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gad28e3df7ec18f61c548d381f8f859a3e">ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gad28e3df7ec18f61c548d381f8f859a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73376a1f1d37acad62c35fdde7a710ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga73376a1f1d37acad62c35fdde7a710ba">ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga73376a1f1d37acad62c35fdde7a710ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf77547fd18a4cbf6697f4073948ddd4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gaf77547fd18a4cbf6697f4073948ddd4f">ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD_SET_MSK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:gaf77547fd18a4cbf6697f4073948ddd4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2256240b01d9e5bc23d5e9983d07d186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga2256240b01d9e5bc23d5e9983d07d186">ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD_CLR_MSK</a>&#160;&#160;&#160;0xfffff7ff</td></tr>
<tr class="separator:ga2256240b01d9e5bc23d5e9983d07d186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90b2d22a2f5fe72fa4b407c096719168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga90b2d22a2f5fe72fa4b407c096719168">ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga90b2d22a2f5fe72fa4b407c096719168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeba4172a700a8d866c21078cc7502cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gaaeba4172a700a8d866c21078cc7502cf">ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td></tr>
<tr class="separator:gaaeba4172a700a8d866c21078cc7502cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f73f28db6c1d20e58f6e1f83caf94e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga89f73f28db6c1d20e58f6e1f83caf94e">ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td></tr>
<tr class="separator:ga89f73f28db6c1d20e58f6e1f83caf94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : INT_act </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1771d2460b4e6342b32902e928666820"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT1_INT_ACT"></a></p>
<p>R/B pin of device transitioned from low to high</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3360abe99d208577ed38a00df114f78c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga3360abe99d208577ed38a00df114f78c">ALT_NAND_STAT_INTR_STAT1_INT_ACT_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga3360abe99d208577ed38a00df114f78c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee100021f45b2fa15074068c850656b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga7ee100021f45b2fa15074068c850656b">ALT_NAND_STAT_INTR_STAT1_INT_ACT_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga7ee100021f45b2fa15074068c850656b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b65906a7be65c76ddaa0d7ebff9a627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga7b65906a7be65c76ddaa0d7ebff9a627">ALT_NAND_STAT_INTR_STAT1_INT_ACT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7b65906a7be65c76ddaa0d7ebff9a627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8922bf956cd117f348e68cf201bf74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga3f8922bf956cd117f348e68cf201bf74">ALT_NAND_STAT_INTR_STAT1_INT_ACT_SET_MSK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:ga3f8922bf956cd117f348e68cf201bf74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f1ecba734d1df6bcac9996e685f94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga09f1ecba734d1df6bcac9996e685f94d">ALT_NAND_STAT_INTR_STAT1_INT_ACT_CLR_MSK</a>&#160;&#160;&#160;0xffffefff</td></tr>
<tr class="separator:ga09f1ecba734d1df6bcac9996e685f94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad37140d0d5b851e781db9440cbefccde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gad37140d0d5b851e781db9440cbefccde">ALT_NAND_STAT_INTR_STAT1_INT_ACT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad37140d0d5b851e781db9440cbefccde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa56b04fee5c5a597e9914f717206fa42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gaa56b04fee5c5a597e9914f717206fa42">ALT_NAND_STAT_INTR_STAT1_INT_ACT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td></tr>
<tr class="separator:gaa56b04fee5c5a597e9914f717206fa42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3411024115491a47799643c4057671c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga3411024115491a47799643c4057671c1">ALT_NAND_STAT_INTR_STAT1_INT_ACT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td></tr>
<tr class="separator:ga3411024115491a47799643c4057671c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : rst_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0e66dfc30e10b9fe12c0b8c34d4dbd36"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT1_RST_COMP"></a></p>
<p>The NAND Flash Memory Controller has completed its reset and initialization process</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6f7a99e36469b7851c99e4bf6296cb8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga6f7a99e36469b7851c99e4bf6296cb8f">ALT_NAND_STAT_INTR_STAT1_RST_COMP_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga6f7a99e36469b7851c99e4bf6296cb8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99a88c65a78f3ec40b5ff6b69dd9159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gae99a88c65a78f3ec40b5ff6b69dd9159">ALT_NAND_STAT_INTR_STAT1_RST_COMP_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gae99a88c65a78f3ec40b5ff6b69dd9159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0050eab52df75d4aa8acc602f068024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gaa0050eab52df75d4aa8acc602f068024">ALT_NAND_STAT_INTR_STAT1_RST_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa0050eab52df75d4aa8acc602f068024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67cbb6ce433a7017a0a832c0b4a574e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga67cbb6ce433a7017a0a832c0b4a574e5">ALT_NAND_STAT_INTR_STAT1_RST_COMP_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:ga67cbb6ce433a7017a0a832c0b4a574e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee35dbcf2c06d23237b469acf84235f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gaee35dbcf2c06d23237b469acf84235f8">ALT_NAND_STAT_INTR_STAT1_RST_COMP_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:gaee35dbcf2c06d23237b469acf84235f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3852ae7a98fdad8af9820a4090734a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga3852ae7a98fdad8af9820a4090734a45">ALT_NAND_STAT_INTR_STAT1_RST_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3852ae7a98fdad8af9820a4090734a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0098e6cf522eb8c332d01ac8aa5d212d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga0098e6cf522eb8c332d01ac8aa5d212d">ALT_NAND_STAT_INTR_STAT1_RST_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga0098e6cf522eb8c332d01ac8aa5d212d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92558300c617309dcb49e15798048b25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga92558300c617309dcb49e15798048b25">ALT_NAND_STAT_INTR_STAT1_RST_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:ga92558300c617309dcb49e15798048b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : pipe_cmd_err </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4f098e87e5fb9b083e06ac0b2ae389a3"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR"></a></p>
<p>A pipeline command sequence has been violated. This occurs when Map 01 page read/write address does not match the corresponding expected address from the pipeline commands issued earlier.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga70e20ba03fa0d29947d8d2c7347a094c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga70e20ba03fa0d29947d8d2c7347a094c">ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga70e20ba03fa0d29947d8d2c7347a094c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga629b1c3899248e753944799bb2bcd318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga629b1c3899248e753944799bb2bcd318">ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga629b1c3899248e753944799bb2bcd318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e68a44ee427486d49b7df8f7272c91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga51e68a44ee427486d49b7df8f7272c91">ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga51e68a44ee427486d49b7df8f7272c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga713b04b7415b5b21bf8652b3e31b41e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga713b04b7415b5b21bf8652b3e31b41e1">ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR_SET_MSK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:ga713b04b7415b5b21bf8652b3e31b41e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcc139934085cc3521d4c3334c45673c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gadcc139934085cc3521d4c3334c45673c">ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR_CLR_MSK</a>&#160;&#160;&#160;0xffffbfff</td></tr>
<tr class="separator:gadcc139934085cc3521d4c3334c45673c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb65ec102e6b1d92f5a986ae4315a1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga8bb65ec102e6b1d92f5a986ae4315a1d">ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8bb65ec102e6b1d92f5a986ae4315a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2cb5fabd7f51b2699da9ede3d03708d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gae2cb5fabd7f51b2699da9ede3d03708d">ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td></tr>
<tr class="separator:gae2cb5fabd7f51b2699da9ede3d03708d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd4c6a8f5b971eccf50919672915db8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gadd4c6a8f5b971eccf50919672915db8a">ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td></tr>
<tr class="separator:gadd4c6a8f5b971eccf50919672915db8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : page_xfer_inc </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp24e0accc7d2df3a09ca21887e23c393e"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC"></a></p>
<p>For every page of data transfer to or from the device, this bit will be set.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga74e1423850ef82af11fe742212d9c53b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga74e1423850ef82af11fe742212d9c53b">ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC_LSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga74e1423850ef82af11fe742212d9c53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a9adc9b66cb50eb41d4df6e92b68c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gad8a9adc9b66cb50eb41d4df6e92b68c3">ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gad8a9adc9b66cb50eb41d4df6e92b68c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24b874bf6ce9d4029d0115efe94f2366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga24b874bf6ce9d4029d0115efe94f2366">ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga24b874bf6ce9d4029d0115efe94f2366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07344b800d33ab254e246f1d3b1e8a74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga07344b800d33ab254e246f1d3b1e8a74">ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC_SET_MSK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:ga07344b800d33ab254e246f1d3b1e8a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab255da63d24f8f2393aefb1c2ebaf0d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gab255da63d24f8f2393aefb1c2ebaf0d8">ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC_CLR_MSK</a>&#160;&#160;&#160;0xffff7fff</td></tr>
<tr class="separator:gab255da63d24f8f2393aefb1c2ebaf0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa129eda0f320f12afc5158d2b91b7278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gaa129eda0f320f12afc5158d2b91b7278">ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa129eda0f320f12afc5158d2b91b7278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e0e8ef130de56dfce886028fa017f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga5e0e8ef130de56dfce886028fa017f02">ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td></tr>
<tr class="separator:ga5e0e8ef130de56dfce886028fa017f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae21b0faf870a664da248e4b7a91995e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gae21b0faf870a664da248e4b7a91995e1">ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td></tr>
<tr class="separator:gae21b0faf870a664da248e4b7a91995e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1__s">ALT_NAND_STAT_INTR_STAT1_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gad1a7c75342bfc508c7d11b057497e228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#gad1a7c75342bfc508c7d11b057497e228">ALT_NAND_STAT_INTR_STAT1_OFST</a>&#160;&#160;&#160;0x60</td></tr>
<tr class="separator:gad1a7c75342bfc508c7d11b057497e228"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga1e772fcc9939fc480b8838a6d9c23bc0"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1__s">ALT_NAND_STAT_INTR_STAT1_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga1e772fcc9939fc480b8838a6d9c23bc0">ALT_NAND_STAT_INTR_STAT1_t</a></td></tr>
<tr class="separator:ga1e772fcc9939fc480b8838a6d9c23bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1__s" id="struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NAND_STAT_INTR_STAT1_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html">ALT_NAND_STAT_INTR_STAT1</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a267b1ee2ec331831dbbbdacac3d3ce6a"></a>uint32_t</td>
<td class="fieldname">
ecc_uncor_err: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9e2d5fe1bef562d53c60b6b23b271b9b"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a138b7ba06a107cf94aaaa7727ee65825"></a>uint32_t</td>
<td class="fieldname">
dma_cmd_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7831f037f4c9646e9d2ff66b0f5c2b86"></a>uint32_t</td>
<td class="fieldname">
time_out: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_TIME_OUT">ALT_NAND_STAT_INTR_STAT1_TIME_OUT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a432ae2090b917c3978b95d2685ebce8d"></a>uint32_t</td>
<td class="fieldname">
program_fail: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae1a2aaa1f1263ef20c6f78016ce8e3f5"></a>uint32_t</td>
<td class="fieldname">
erase_fail: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aca707db801c99939c4d60022d08fa2d4"></a>uint32_t</td>
<td class="fieldname">
load_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_LD_COMP">ALT_NAND_STAT_INTR_STAT1_LD_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2471f4575adbadf22c97d9c91ed476c0"></a>uint32_t</td>
<td class="fieldname">
program_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a450757778cb35436f2860458076dfe92"></a>uint32_t</td>
<td class="fieldname">
erase_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ERASE_COMP">ALT_NAND_STAT_INTR_STAT1_ERASE_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae1c11bfde2b7b871a78f8c8285e4b5e9"></a>uint32_t</td>
<td class="fieldname">
pipe_cpybck_cmd_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a074594bb050490a88f469ed44de897bd"></a>uint32_t</td>
<td class="fieldname">
locked_blk: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a661f79f0e9c87d79b4b1b55129b50313"></a>uint32_t</td>
<td class="fieldname">
unsup_cmd: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a931a5b9e920652512dfe34f2fa70944a"></a>uint32_t</td>
<td class="fieldname">
INT_act: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_INT_ACT">ALT_NAND_STAT_INTR_STAT1_INT_ACT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a86195aec6d130921a288d100f7f68a4b"></a>uint32_t</td>
<td class="fieldname">
rst_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_RST_COMP">ALT_NAND_STAT_INTR_STAT1_RST_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2adf2136f320a10e1210622f84c7bd2f"></a>uint32_t</td>
<td class="fieldname">
pipe_cmd_err: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a23b9722ade365074a0c3c075ac0b0038"></a>uint32_t</td>
<td class="fieldname">
page_xfer_inc: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7c1bf7f8f2752cc69a029f9b0f0a13b7"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 16</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga8ee1eda49bcf1b78ccb4be5eb57cfa60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9b6a3f2d3409ddc2f6c57ebeaf9af623"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga82649cca657ef6c493cc77f26677e5fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3e304b2407f215160aad9b9f82e326f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9a778a160a75d06fc5c1989d2e1ede8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa464c044c19da6d3b8e1393c30897e75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga41d3a95cb49b887786e8e1e32799a950"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab2f371233ff95ced2a8b6d2ebe636044"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT1_ECC_UNCOR_ERR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf5dec827ddd5487bcb93611ccb680669"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab1312f0295cc744051646b787f9fe5a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga54679b9fec599af28dc01709a786ba6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga62e0687fddc46ca48d57e02b0dcc77cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa28e6dec4c0cc7e42c825e93cde4bf37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga321dbe4f217fbdfc2ee74c1125b9c47e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga75dcf2410155b6b551e2894184d24c2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga70e5cf8c9a0b7ffaba47f293a653339a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT1_DMA_CMD_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae27af7bcac25ccaeb3442a0ee25a2c55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_TIME_OUT_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_TIME_OUT">ALT_NAND_STAT_INTR_STAT1_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1b1ed90d482e550b6d279b1bc54c20a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_TIME_OUT_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_TIME_OUT">ALT_NAND_STAT_INTR_STAT1_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga60643bb65496064d1865bf2a1d65bd6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_TIME_OUT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_TIME_OUT">ALT_NAND_STAT_INTR_STAT1_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabfc7e6f5a11b698676b8f928dc6bd221"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_TIME_OUT_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_TIME_OUT">ALT_NAND_STAT_INTR_STAT1_TIME_OUT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf595ca31716b040bdc074449ea77def3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_TIME_OUT_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_TIME_OUT">ALT_NAND_STAT_INTR_STAT1_TIME_OUT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa0e5b3c6566c76dd0c938d0d93054db0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_TIME_OUT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_TIME_OUT">ALT_NAND_STAT_INTR_STAT1_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4ef6224d58e6f6650e29f4d8780d3e2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_TIME_OUT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_TIME_OUT">ALT_NAND_STAT_INTR_STAT1_TIME_OUT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4ec67c15ba9e5f031d13fe2333e4732c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_TIME_OUT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_TIME_OUT">ALT_NAND_STAT_INTR_STAT1_TIME_OUT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaee66241b9afd772ddf75d9029ba6b01e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad76e12bccdb192fdeffee2a9c8d7bce0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac07bee21786a301a2b52b03c6c3980ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacf500ef38015007e6ef7c2dc7e6c83ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8df8711f1de2a7ec0f9dcffeaccf523c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga21650e6e8d4bf0171d8737bfd047326e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad72aa826aa796c7f0d2add208ebbee0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga397389f8a664e91183fa9ba4443d22b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT1_PROGRAM_FAIL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga31127b72eba1c24fe1ceea3339ab2f0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3157b4bbb95ea2d650efb7d4368dbc31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9b3cc237a37c19f36893e579ff4b183b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa4eddbcc814297767d518b34beb12c06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3b20f221e384478490057947f82bd59f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafc1109a38707cc1ebedc7c66d6426c16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga41dc64d848e6c9c803341d927c655b77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga813b9f0bc9abb86a6065217c0f9c0101"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT1_ERASE_FAIL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga14d655f4bffd4dd93f053637d1b25a43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_LD_COMP_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_LD_COMP">ALT_NAND_STAT_INTR_STAT1_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4d8e64498e1abb2aca21327f6cb5a4a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_LD_COMP_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_LD_COMP">ALT_NAND_STAT_INTR_STAT1_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga643a8cca70ecd9832d255e94494a819f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_LD_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_LD_COMP">ALT_NAND_STAT_INTR_STAT1_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaebc91f2c10ff049b6e38e924d232d0e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_LD_COMP_SET_MSK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_LD_COMP">ALT_NAND_STAT_INTR_STAT1_LD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7f128effc7436e7fd3a3717596641cbc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_LD_COMP_CLR_MSK&#160;&#160;&#160;0xffffffbf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_LD_COMP">ALT_NAND_STAT_INTR_STAT1_LD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0803127ece51ae6ecf92057cbf17c9a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_LD_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_LD_COMP">ALT_NAND_STAT_INTR_STAT1_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf9921f88959969cdf7813c820280c261"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_LD_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_LD_COMP">ALT_NAND_STAT_INTR_STAT1_LD_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf8a6f01106cc9d31944c5e2641d2a4e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_LD_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_LD_COMP">ALT_NAND_STAT_INTR_STAT1_LD_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga48f45d4c6a685dfb621db504cd2efb60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP_LSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2a32caa54bee8f47c1680bed884ea236"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5086deb7fb7b65c7da8cdfcb45d58321"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga62e1a699dc5917d790d27c6cafdaa0c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP_SET_MSK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga916592a4471afbaaecb0a53e493f7926"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP_CLR_MSK&#160;&#160;&#160;0xffffff7f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae5eeb0f2144e3dd9c3710886e38699b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7122d1916c51355c3f2747b35df50509"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8867d8dfc2e36496e73bba34a1479d8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT1_PROGRAM_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gacd396bd0daaa722f66f347c4967889b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ERASE_COMP_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ERASE_COMP">ALT_NAND_STAT_INTR_STAT1_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaefcdaf70565876a1bd19546adedbe184"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ERASE_COMP_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ERASE_COMP">ALT_NAND_STAT_INTR_STAT1_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaabbcdf41620fffc2cb8f20989dde1d92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ERASE_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ERASE_COMP">ALT_NAND_STAT_INTR_STAT1_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga308aa524f557f3cb590bb6e895985ea1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ERASE_COMP_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ERASE_COMP">ALT_NAND_STAT_INTR_STAT1_ERASE_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0951efbf093b5398634e14f9bc479e16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ERASE_COMP_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ERASE_COMP">ALT_NAND_STAT_INTR_STAT1_ERASE_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9b001b38e309b67e61f96729edd24037"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ERASE_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ERASE_COMP">ALT_NAND_STAT_INTR_STAT1_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa0b30b4c88cd18bc6c2399f28b2aaf4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ERASE_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ERASE_COMP">ALT_NAND_STAT_INTR_STAT1_ERASE_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5ad38f012f934a915dcf2904b13a210d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_ERASE_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_ERASE_COMP">ALT_NAND_STAT_INTR_STAT1_ERASE_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga54239ec53ca4df3aaac073125555d886"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP_LSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad4bdfc5c0e826db3eeb5096fb7e8a433"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1cbe1b411b3db4791701547d72b94d0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8d6ff92b2e213783a12f20c69fa4fa05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP_SET_MSK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8ce2546373bfee50b2bfa4004aadbabe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP_CLR_MSK&#160;&#160;&#160;0xfffffdff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga55851c1d36e8cdf8ff619f6c9db23c2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga37e6011316ed202e8b19b60166a92b80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0132e082af32b1e7c9a866286669e3a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT1_PIPE_CPYBCK_CMD_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf804a3c88a0638c098c086e6045c3f9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa8aa071bb152bfafcd2d8e5cbe3c54fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK_MSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa0347e04e0bb457b60c665dc53f13578"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga935ad417302affe88634de00435d2cdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK_SET_MSK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad05a91a4dcb4630d904b8677ff0b74ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK_CLR_MSK&#160;&#160;&#160;0xfffffbff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac752e53afa1d7f58d22dbccd41f6b6a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac37b903d6048e7b730841d56da20d2d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga320b91dd2aceb2abb8acc72a2143783e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT1_LOCKED_BLK</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga1e493268ecd4b8ee7a53ca431bfe657a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD_LSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad28e3df7ec18f61c548d381f8f859a3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga73376a1f1d37acad62c35fdde7a710ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf77547fd18a4cbf6697f4073948ddd4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD_SET_MSK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2256240b01d9e5bc23d5e9983d07d186"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD_CLR_MSK&#160;&#160;&#160;0xfffff7ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga90b2d22a2f5fe72fa4b407c096719168"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaeba4172a700a8d866c21078cc7502cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga89f73f28db6c1d20e58f6e1f83caf94e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT1_UNSUP_CMD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3360abe99d208577ed38a00df114f78c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_INT_ACT_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_INT_ACT">ALT_NAND_STAT_INTR_STAT1_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7ee100021f45b2fa15074068c850656b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_INT_ACT_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_INT_ACT">ALT_NAND_STAT_INTR_STAT1_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7b65906a7be65c76ddaa0d7ebff9a627"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_INT_ACT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_INT_ACT">ALT_NAND_STAT_INTR_STAT1_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3f8922bf956cd117f348e68cf201bf74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_INT_ACT_SET_MSK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_INT_ACT">ALT_NAND_STAT_INTR_STAT1_INT_ACT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga09f1ecba734d1df6bcac9996e685f94d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_INT_ACT_CLR_MSK&#160;&#160;&#160;0xffffefff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_INT_ACT">ALT_NAND_STAT_INTR_STAT1_INT_ACT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad37140d0d5b851e781db9440cbefccde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_INT_ACT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_INT_ACT">ALT_NAND_STAT_INTR_STAT1_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa56b04fee5c5a597e9914f717206fa42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_INT_ACT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_INT_ACT">ALT_NAND_STAT_INTR_STAT1_INT_ACT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3411024115491a47799643c4057671c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_INT_ACT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_INT_ACT">ALT_NAND_STAT_INTR_STAT1_INT_ACT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6f7a99e36469b7851c99e4bf6296cb8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_RST_COMP_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_RST_COMP">ALT_NAND_STAT_INTR_STAT1_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae99a88c65a78f3ec40b5ff6b69dd9159"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_RST_COMP_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_RST_COMP">ALT_NAND_STAT_INTR_STAT1_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa0050eab52df75d4aa8acc602f068024"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_RST_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_RST_COMP">ALT_NAND_STAT_INTR_STAT1_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga67cbb6ce433a7017a0a832c0b4a574e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_RST_COMP_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_RST_COMP">ALT_NAND_STAT_INTR_STAT1_RST_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaee35dbcf2c06d23237b469acf84235f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_RST_COMP_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_RST_COMP">ALT_NAND_STAT_INTR_STAT1_RST_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3852ae7a98fdad8af9820a4090734a45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_RST_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_RST_COMP">ALT_NAND_STAT_INTR_STAT1_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0098e6cf522eb8c332d01ac8aa5d212d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_RST_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_RST_COMP">ALT_NAND_STAT_INTR_STAT1_RST_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga92558300c617309dcb49e15798048b25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_RST_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_RST_COMP">ALT_NAND_STAT_INTR_STAT1_RST_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga70e20ba03fa0d29947d8d2c7347a094c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga629b1c3899248e753944799bb2bcd318"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga51e68a44ee427486d49b7df8f7272c91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga713b04b7415b5b21bf8652b3e31b41e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR_SET_MSK&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadcc139934085cc3521d4c3334c45673c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR_CLR_MSK&#160;&#160;&#160;0xffffbfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8bb65ec102e6b1d92f5a986ae4315a1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae2cb5fabd7f51b2699da9ede3d03708d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gadd4c6a8f5b971eccf50919672915db8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT1_PIPE_CMD_ERR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga74e1423850ef82af11fe742212d9c53b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC_LSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad8a9adc9b66cb50eb41d4df6e92b68c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga24b874bf6ce9d4029d0115efe94f2366"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga07344b800d33ab254e246f1d3b1e8a74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC_SET_MSK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab255da63d24f8f2393aefb1c2ebaf0d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC_CLR_MSK&#160;&#160;&#160;0xffff7fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa129eda0f320f12afc5158d2b91b7278"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5e0e8ef130de56dfce886028fa017f02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae21b0faf870a664da248e4b7a91995e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT1_PAGE_XFER_INC</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad1a7c75342bfc508c7d11b057497e228"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT1_OFST&#160;&#160;&#160;0x60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html">ALT_NAND_STAT_INTR_STAT1</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga1e772fcc9939fc480b8838a6d9c23bc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1__s">ALT_NAND_STAT_INTR_STAT1_s</a> <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html#ga1e772fcc9939fc480b8838a6d9c23bc0">ALT_NAND_STAT_INTR_STAT1_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t1.html">ALT_NAND_STAT_INTR_STAT1</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:03 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
