Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Feb  2 20:32:52 2021
| Host         : KomaroKomp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (427)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1017)
5. checking no_input_delay (15)
6. checking no_output_delay (10)
7. checking multiple_clock (6900)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (427)
--------------------------
 There are 427 register/latch pins with no clock driven by root clock pin: tsk_reg/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1017)
---------------------------------------------------
 There are 1017 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (6900)
---------------------------------
 There are 6900 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.674        0.000                      0                44881        0.038        0.000                      0                44881        3.000        0.000                       0                  6906  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk_in                      {0.000 5.000}      10.000          100.000         
  clk_out1_clock_manager    {0.000 10.000}     20.000          50.000          
  clkfbout_clock_manager    {0.000 5.000}      10.000          100.000         
sys_clk_pin                 {0.000 5.000}      10.000          100.000         
  clk_out1_clock_manager_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clock_manager_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clock_manager          1.674        0.000                      0                42283        0.122        0.000                      0                42283        8.750        0.000                       0                  6902  
  clkfbout_clock_manager                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clock_manager_1        1.676        0.000                      0                42283        0.122        0.000                      0                42283        8.750        0.000                       0                  6902  
  clkfbout_clock_manager_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clock_manager_1  clk_out1_clock_manager          1.674        0.000                      0                42283        0.038        0.000                      0                42283  
clk_out1_clock_manager    clk_out1_clock_manager_1        1.674        0.000                      0                42283        0.038        0.000                      0                42283  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**         clk_out1_clock_manager    clk_out1_clock_manager         11.880        0.000                      0                 2598        0.343        0.000                      0                 2598  
**async_default**         clk_out1_clock_manager_1  clk_out1_clock_manager         11.880        0.000                      0                 2598        0.260        0.000                      0                 2598  
**async_default**         clk_out1_clock_manager    clk_out1_clock_manager_1       11.880        0.000                      0                 2598        0.260        0.000                      0                 2598  
**async_default**         clk_out1_clock_manager_1  clk_out1_clock_manager_1       11.882        0.000                      0                 2598        0.343        0.000                      0                 2598  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_manager
  To Clock:  clk_out1_clock_manager

Setup :            0  Failing Endpoints,  Worst Slack        1.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        18.217ns  (logic 4.065ns (22.315%)  route 14.152ns (77.685%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 18.227 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.598    10.402    static         core_0/h2_0/tos_n[4]
    SLICE_X58Y93         LUT3 (Prop_lut3_I2_O)        0.150    10.552 r  static         core_0/h2_0/ram_reg_4096_4223_4_4_i_4/O
                         net (fo=192, routed)         1.510    12.062    static         core_0/mem_h2_0/ram_reg_4864_4991_4_4/A3
    SLICE_X56Y77         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    12.388 r  static         core_0/mem_h2_0/ram_reg_4864_4991_4_4/SP.LOW/O
                         net (fo=1, routed)           0.000    12.388    static         core_0/mem_h2_0/ram_reg_4864_4991_4_4/SPO0
    SLICE_X56Y77         MUXF7 (Prop_muxf7_I0_O)      0.241    12.629 r  static         core_0/mem_h2_0/ram_reg_4864_4991_4_4/F7.SP/O
                         net (fo=1, routed)           1.125    13.754    static         core_0/mem_h2_0/ram_reg_4864_4991_4_4_n_1
    SLICE_X57Y86         LUT6 (Prop_lut6_I1_O)        0.298    14.052 r  static         core_0/mem_h2_0/b_dout[4]_i_19/O
                         net (fo=1, routed)           0.000    14.052    static         core_0/mem_h2_0/b_dout[4]_i_19_n_0
    SLICE_X57Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    14.269 r  static         core_0/mem_h2_0/b_dout_reg[4]_i_7/O
                         net (fo=1, routed)           0.834    15.103    static         core_0/mem_h2_0/b_dout_reg[4]_i_7_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.299    15.402 r  static         core_0/mem_h2_0/b_dout[4]_i_2/O
                         net (fo=1, routed)           1.526    16.928    static         core_0/h2_0/b_dout_reg[4]
    SLICE_X79Y113        LUT5 (Prop_lut5_I2_O)        0.124    17.052 r  static         core_0/h2_0/b_dout[4]_i_1/O
                         net (fo=1, routed)           0.000    17.052    static         core_0/mem_h2_0/b_dout_reg[4]_0
    SLICE_X79Y113        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.519    18.227    static         core_0/mem_h2_0/clk_out1
    SLICE_X79Y113        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[4]/C
                         clock pessimism              0.554    18.780                     
                         clock uncertainty           -0.084    18.697                     
    SLICE_X79Y113        FDRE (Setup_fdre_C_D)        0.029    18.726    static           core_0/mem_h2_0/b_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.726                     
                         arrival time                         -17.052                     
  -------------------------------------------------------------------
                         slack                                  1.674                     

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        17.696ns  (logic 3.832ns (21.655%)  route 13.864ns (78.345%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 18.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.598    10.402    static         core_0/h2_0/tos_n[4]
    SLICE_X58Y93         LUT3 (Prop_lut3_I2_O)        0.124    10.526 r  static         core_0/h2_0/ram_reg_4096_4223_2_2_i_4/O
                         net (fo=192, routed)         1.763    12.288    static         core_0/mem_h2_0/ram_reg_5120_5247_2_2/A3
    SLICE_X60Y71         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    12.412 r  static         core_0/mem_h2_0/ram_reg_5120_5247_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    12.412    static         core_0/mem_h2_0/ram_reg_5120_5247_2_2/SPO0
    SLICE_X60Y71         MUXF7 (Prop_muxf7_I0_O)      0.241    12.653 r  static         core_0/mem_h2_0/ram_reg_5120_5247_2_2/F7.SP/O
                         net (fo=1, routed)           0.986    13.639    static         core_0/mem_h2_0/ram_reg_5120_5247_2_2_n_1
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.298    13.937 r  static         core_0/mem_h2_0/b_dout[2]_i_16/O
                         net (fo=1, routed)           0.000    13.937    static         core_0/mem_h2_0/b_dout[2]_i_16_n_0
    SLICE_X57Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    14.149 r  static         core_0/mem_h2_0/b_dout_reg[2]_i_6/O
                         net (fo=1, routed)           0.722    14.872    static         core_0/mem_h2_0/b_dout_reg[2]_i_6_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I3_O)        0.299    15.171 r  static         core_0/mem_h2_0/b_dout[2]_i_2/O
                         net (fo=1, routed)           1.236    16.407    static         core_0/h2_0/b_dout_reg[2]
    SLICE_X71Y106        LUT5 (Prop_lut5_I2_O)        0.124    16.531 r  static         core_0/h2_0/b_dout[2]_i_1/O
                         net (fo=1, routed)           0.000    16.531    static         core_0/mem_h2_0/b_dout_reg[2]_0
    SLICE_X71Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.538    18.246    static         core_0/mem_h2_0/clk_out1
    SLICE_X71Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[2]/C
                         clock pessimism              0.554    18.799                     
                         clock uncertainty           -0.084    18.716                     
    SLICE_X71Y106        FDRE (Setup_fdre_C_D)        0.031    18.747    static           core_0/mem_h2_0/b_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.747                     
                         arrival time                         -16.531                     
  -------------------------------------------------------------------
                         slack                                  2.216                     

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        17.584ns  (logic 3.826ns (21.758%)  route 13.758ns (78.242%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 18.221 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.052     9.856    static         core_0/h2_0/tos_n[4]
    SLICE_X75Y99         LUT3 (Prop_lut3_I2_O)        0.124     9.980 r  static         core_0/h2_0/ram_reg_0_127_0_0_i_5/O
                         net (fo=192, routed)         1.677    11.657    static         core_0/mem_h2_0/ram_reg_256_383_0_0/A3
    SLICE_X84Y85         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    11.781 r  static         core_0/mem_h2_0/ram_reg_256_383_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    11.781    static         core_0/mem_h2_0/ram_reg_256_383_0_0/SPO0
    SLICE_X84Y85         MUXF7 (Prop_muxf7_I0_O)      0.241    12.022 r  static         core_0/mem_h2_0/ram_reg_256_383_0_0/F7.SP/O
                         net (fo=1, routed)           1.062    13.084    static         core_0/mem_h2_0/ram_reg_256_383_0_0_n_1
    SLICE_X81Y93         LUT6 (Prop_lut6_I1_O)        0.298    13.382 r  static         core_0/mem_h2_0/b_dout[0]_i_26/O
                         net (fo=1, routed)           0.000    13.382    static         core_0/mem_h2_0/b_dout[0]_i_26_n_0
    SLICE_X81Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    13.594 r  static         core_0/mem_h2_0/b_dout_reg[0]_i_11/O
                         net (fo=1, routed)           1.009    14.603    static         core_0/mem_h2_0/b_dout_reg[0]_i_11_n_0
    SLICE_X81Y93         LUT6 (Prop_lut6_I5_O)        0.299    14.902 r  static         core_0/mem_h2_0/b_dout[0]_i_3/O
                         net (fo=1, routed)           1.399    16.301    static         core_0/h2_0/b_dout_reg[0]_0
    SLICE_X81Y119        LUT5 (Prop_lut5_I4_O)        0.118    16.419 r  static         core_0/h2_0/b_dout[0]_i_1/O
                         net (fo=1, routed)           0.000    16.419    static         core_0/mem_h2_0/b_dout_reg[0]_2
    SLICE_X81Y119        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.513    18.221    static         core_0/mem_h2_0/clk_out1
    SLICE_X81Y119        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[0]/C
                         clock pessimism              0.554    18.774                     
                         clock uncertainty           -0.084    18.691                     
    SLICE_X81Y119        FDRE (Setup_fdre_C_D)        0.047    18.738    static           core_0/mem_h2_0/b_dout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.738                     
                         arrival time                         -16.419                     
  -------------------------------------------------------------------
                         slack                                  2.318                     

Slack (MET) :             2.423ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        17.484ns  (logic 3.832ns (21.918%)  route 13.652ns (78.082%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.757ns = ( 18.243 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.324    10.127    static         core_0/h2_0/tos_n[4]
    SLICE_X61Y100        LUT3 (Prop_lut3_I2_O)        0.124    10.251 r  static         core_0/h2_0/ram_reg_4096_4223_6_6_i_4/O
                         net (fo=192, routed)         1.665    11.916    static         core_0/mem_h2_0/ram_reg_5504_5631_6_6/A3
    SLICE_X56Y80         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    12.040 r  static         core_0/mem_h2_0/ram_reg_5504_5631_6_6/SP.LOW/O
                         net (fo=1, routed)           0.000    12.040    static         core_0/mem_h2_0/ram_reg_5504_5631_6_6/SPO0
    SLICE_X56Y80         MUXF7 (Prop_muxf7_I0_O)      0.241    12.281 r  static         core_0/mem_h2_0/ram_reg_5504_5631_6_6/F7.SP/O
                         net (fo=1, routed)           1.036    13.317    static         core_0/mem_h2_0/ram_reg_5504_5631_6_6_n_1
    SLICE_X57Y93         LUT6 (Prop_lut6_I0_O)        0.298    13.615 r  static         core_0/mem_h2_0/b_dout[6]_i_16/O
                         net (fo=1, routed)           0.000    13.615    static         core_0/mem_h2_0/b_dout[6]_i_16_n_0
    SLICE_X57Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    13.827 r  static         core_0/mem_h2_0/b_dout_reg[6]_i_6/O
                         net (fo=1, routed)           0.802    14.629    static         core_0/mem_h2_0/b_dout_reg[6]_i_6_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I3_O)        0.299    14.928 r  static         core_0/mem_h2_0/b_dout[6]_i_2/O
                         net (fo=1, routed)           1.266    16.195    static         core_0/h2_0/b_dout_reg[6]
    SLICE_X75Y106        LUT5 (Prop_lut5_I2_O)        0.124    16.319 r  static         core_0/h2_0/b_dout[6]_i_1/O
                         net (fo=1, routed)           0.000    16.319    static         core_0/mem_h2_0/b_dout_reg[6]_0
    SLICE_X75Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.535    18.243    static         core_0/mem_h2_0/clk_out1
    SLICE_X75Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[6]/C
                         clock pessimism              0.554    18.796                     
                         clock uncertainty           -0.084    18.713                     
    SLICE_X75Y106        FDRE (Setup_fdre_C_D)        0.029    18.742    static           core_0/mem_h2_0/b_dout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.742                     
                         arrival time                         -16.319                     
  -------------------------------------------------------------------
                         slack                                  2.423                     

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        17.295ns  (logic 4.033ns (23.319%)  route 13.262ns (76.681%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 18.227 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.324    10.127    static         core_0/h2_0/tos_n[4]
    SLICE_X61Y100        LUT3 (Prop_lut3_I2_O)        0.118    10.245 r  static         core_0/h2_0/ram_reg_4096_4223_3_3_i_4/O
                         net (fo=192, routed)         1.421    11.666    static         core_0/mem_h2_0/ram_reg_6016_6143_3_3/A3
    SLICE_X64Y90         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    11.992 r  static         core_0/mem_h2_0/ram_reg_6016_6143_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    11.992    static         core_0/mem_h2_0/ram_reg_6016_6143_3_3/SPO0
    SLICE_X64Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    12.233 r  static         core_0/mem_h2_0/ram_reg_6016_6143_3_3/F7.SP/O
                         net (fo=1, routed)           0.802    13.035    static         core_0/mem_h2_0/ram_reg_6016_6143_3_3_n_1
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.298    13.333 r  static         core_0/mem_h2_0/b_dout[3]_i_17/O
                         net (fo=1, routed)           0.000    13.333    static         core_0/mem_h2_0/b_dout[3]_i_17_n_0
    SLICE_X63Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    13.550 r  static         core_0/mem_h2_0/b_dout_reg[3]_i_6/O
                         net (fo=1, routed)           0.850    14.400    static         core_0/mem_h2_0/b_dout_reg[3]_i_6_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I3_O)        0.299    14.699 r  static         core_0/mem_h2_0/b_dout[3]_i_2/O
                         net (fo=1, routed)           1.307    16.006    static         core_0/h2_0/b_dout_reg[3]
    SLICE_X83Y106        LUT5 (Prop_lut5_I2_O)        0.124    16.130 r  static         core_0/h2_0/b_dout[3]_i_1/O
                         net (fo=1, routed)           0.000    16.130    static         core_0/mem_h2_0/b_dout_reg[3]_0
    SLICE_X83Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.519    18.227    static         core_0/mem_h2_0/clk_out1
    SLICE_X83Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[3]/C
                         clock pessimism              0.554    18.780                     
                         clock uncertainty           -0.084    18.697                     
    SLICE_X83Y106        FDRE (Setup_fdre_C_D)        0.029    18.726    static           core_0/mem_h2_0/b_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.726                     
                         arrival time                         -16.130                     
  -------------------------------------------------------------------
                         slack                                  2.595                     

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        17.301ns  (logic 4.060ns (23.467%)  route 13.241ns (76.533%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 18.239 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.360    10.164    static         core_0/h2_0/tos_n[4]
    SLICE_X54Y109        LUT3 (Prop_lut3_I2_O)        0.150    10.314 r  static         core_0/h2_0/ram_reg_4096_4223_5_5_i_4/O
                         net (fo=192, routed)         1.501    11.815    static         core_0/mem_h2_0/ram_reg_4480_4607_5_5/A3
    SLICE_X40Y105        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    12.141 r  static         core_0/mem_h2_0/ram_reg_4480_4607_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000    12.141    static         core_0/mem_h2_0/ram_reg_4480_4607_5_5/SPO0
    SLICE_X40Y105        MUXF7 (Prop_muxf7_I0_O)      0.241    12.382 r  static         core_0/mem_h2_0/ram_reg_4480_4607_5_5/F7.SP/O
                         net (fo=1, routed)           0.882    13.264    static         core_0/mem_h2_0/ram_reg_4480_4607_5_5_n_1
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.298    13.562 r  static         core_0/mem_h2_0/b_dout[5]_i_18/O
                         net (fo=1, routed)           0.000    13.562    static         core_0/mem_h2_0/b_dout[5]_i_18_n_0
    SLICE_X43Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    13.774 r  static         core_0/mem_h2_0/b_dout_reg[5]_i_7/O
                         net (fo=1, routed)           0.738    14.512    static         core_0/mem_h2_0/b_dout_reg[5]_i_7_n_0
    SLICE_X47Y107        LUT6 (Prop_lut6_I5_O)        0.299    14.811 r  static         core_0/mem_h2_0/b_dout[5]_i_2/O
                         net (fo=1, routed)           1.202    16.012    static         core_0/h2_0/b_dout_reg[5]
    SLICE_X77Y107        LUT5 (Prop_lut5_I2_O)        0.124    16.136 r  static         core_0/h2_0/b_dout[5]_i_1/O
                         net (fo=1, routed)           0.000    16.136    static         core_0/mem_h2_0/b_dout_reg[5]_0
    SLICE_X77Y107        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.531    18.239    static         core_0/mem_h2_0/clk_out1
    SLICE_X77Y107        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[5]/C
                         clock pessimism              0.554    18.792                     
                         clock uncertainty           -0.084    18.709                     
    SLICE_X77Y107        FDRE (Setup_fdre_C_D)        0.029    18.738    static           core_0/mem_h2_0/b_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.738                     
                         arrival time                         -16.136                     
  -------------------------------------------------------------------
                         slack                                  2.601                     

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        17.009ns  (logic 4.040ns (23.752%)  route 12.969ns (76.248%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns = ( 18.238 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.269    10.073    static         core_0/h2_0/tos_n[4]
    SLICE_X57Y105        LUT3 (Prop_lut3_I2_O)        0.119    10.192 r  static         core_0/h2_0/ram_reg_4096_4223_13_13_i_4/O
                         net (fo=192, routed)         1.253    11.445    static         core_0/mem_h2_0/ram_reg_7936_8063_13_13/A3
    SLICE_X64Y113        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.332    11.777 r  static         core_0/mem_h2_0/ram_reg_7936_8063_13_13/SP.LOW/O
                         net (fo=1, routed)           0.000    11.777    static         core_0/mem_h2_0/ram_reg_7936_8063_13_13/SPO0
    SLICE_X64Y113        MUXF7 (Prop_muxf7_I0_O)      0.241    12.018 r  static         core_0/mem_h2_0/ram_reg_7936_8063_13_13/F7.SP/O
                         net (fo=1, routed)           1.023    13.041    static         core_0/mem_h2_0/ram_reg_7936_8063_13_13_n_1
    SLICE_X61Y114        LUT6 (Prop_lut6_I1_O)        0.298    13.339 r  static         core_0/mem_h2_0/b_dout[13]_i_13/O
                         net (fo=1, routed)           0.000    13.339    static         core_0/mem_h2_0/b_dout[13]_i_13_n_0
    SLICE_X61Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    13.556 r  static         core_0/mem_h2_0/b_dout_reg[13]_i_4/O
                         net (fo=1, routed)           0.859    14.415    static         core_0/mem_h2_0/b_dout_reg[13]_i_4_n_0
    SLICE_X61Y114        LUT6 (Prop_lut6_I0_O)        0.299    14.714 r  static         core_0/mem_h2_0/b_dout[13]_i_2/O
                         net (fo=1, routed)           1.006    15.720    static         core_0/h2_0/b_dout_reg[13]
    SLICE_X75Y114        LUT5 (Prop_lut5_I2_O)        0.124    15.844 r  static         core_0/h2_0/b_dout[13]_i_1/O
                         net (fo=1, routed)           0.000    15.844    static         core_0/mem_h2_0/b_dout_reg[13]_0
    SLICE_X75Y114        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.530    18.238    static         core_0/mem_h2_0/clk_out1
    SLICE_X75Y114        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[13]/C
                         clock pessimism              0.554    18.791                     
                         clock uncertainty           -0.084    18.708                     
    SLICE_X75Y114        FDRE (Setup_fdre_C_D)        0.029    18.737    static           core_0/mem_h2_0/b_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         18.737                     
                         arrival time                         -15.844                     
  -------------------------------------------------------------------
                         slack                                  2.892                     

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        16.995ns  (logic 3.832ns (22.548%)  route 13.163ns (77.452%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 18.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.269    10.073    static         core_0/h2_0/tos_n[4]
    SLICE_X57Y105        LUT3 (Prop_lut3_I2_O)        0.124    10.197 r  static         core_0/h2_0/ram_reg_4096_4223_7_7_i_4/O
                         net (fo=192, routed)         1.317    11.514    static         core_0/mem_h2_0/ram_reg_5376_5503_7_7/A3
    SLICE_X44Y100        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    11.638 r  static         core_0/mem_h2_0/ram_reg_5376_5503_7_7/SP.LOW/O
                         net (fo=1, routed)           0.000    11.638    static         core_0/mem_h2_0/ram_reg_5376_5503_7_7/SPO0
    SLICE_X44Y100        MUXF7 (Prop_muxf7_I0_O)      0.241    11.879 r  static         core_0/mem_h2_0/ram_reg_5376_5503_7_7/F7.SP/O
                         net (fo=1, routed)           0.713    12.591    static         core_0/mem_h2_0/ram_reg_5376_5503_7_7_n_1
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.298    12.889 r  static         core_0/mem_h2_0/b_dout[7]_i_16/O
                         net (fo=1, routed)           0.000    12.889    static         core_0/mem_h2_0/b_dout[7]_i_16_n_0
    SLICE_X45Y101        MUXF7 (Prop_muxf7_I0_O)      0.212    13.101 r  static         core_0/mem_h2_0/b_dout_reg[7]_i_6/O
                         net (fo=1, routed)           0.949    14.050    static         core_0/mem_h2_0/b_dout_reg[7]_i_6_n_0
    SLICE_X50Y102        LUT6 (Prop_lut6_I3_O)        0.299    14.349 r  static         core_0/mem_h2_0/b_dout[7]_i_2/O
                         net (fo=1, routed)           1.357    15.706    static         core_0/h2_0/b_dout_reg[7]
    SLICE_X73Y106        LUT5 (Prop_lut5_I2_O)        0.124    15.830 r  static         core_0/h2_0/b_dout[7]_i_1/O
                         net (fo=1, routed)           0.000    15.830    static         core_0/mem_h2_0/b_dout_reg[7]_0
    SLICE_X73Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.538    18.246    static         core_0/mem_h2_0/clk_out1
    SLICE_X73Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[7]/C
                         clock pessimism              0.554    18.799                     
                         clock uncertainty           -0.084    18.716                     
    SLICE_X73Y106        FDRE (Setup_fdre_C_D)        0.029    18.745    static           core_0/mem_h2_0/b_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.745                     
                         arrival time                         -15.830                     
  -------------------------------------------------------------------
                         slack                                  2.914                     

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        16.730ns  (logic 3.832ns (22.905%)  route 12.898ns (77.095%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.758ns = ( 18.242 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.360    10.164    static         core_0/h2_0/tos_n[4]
    SLICE_X54Y109        LUT3 (Prop_lut3_I2_O)        0.124    10.288 r  static         core_0/h2_0/ram_reg_4096_4223_1_1_i_4/O
                         net (fo=192, routed)         1.385    11.673    static         core_0/mem_h2_0/ram_reg_5376_5503_1_1/A3
    SLICE_X40Y114        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    11.797 r  static         core_0/mem_h2_0/ram_reg_5376_5503_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    11.797    static         core_0/mem_h2_0/ram_reg_5376_5503_1_1/SPO0
    SLICE_X40Y114        MUXF7 (Prop_muxf7_I0_O)      0.241    12.038 r  static         core_0/mem_h2_0/ram_reg_5376_5503_1_1/F7.SP/O
                         net (fo=1, routed)           0.731    12.769    static         core_0/mem_h2_0/ram_reg_5376_5503_1_1_n_1
    SLICE_X43Y114        LUT6 (Prop_lut6_I1_O)        0.298    13.067 r  static         core_0/mem_h2_0/b_dout[1]_i_16/O
                         net (fo=1, routed)           0.000    13.067    static         core_0/mem_h2_0/b_dout[1]_i_16_n_0
    SLICE_X43Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    13.279 r  static         core_0/mem_h2_0/b_dout_reg[1]_i_6/O
                         net (fo=1, routed)           0.771    14.050    static         core_0/mem_h2_0/b_dout_reg[1]_i_6_n_0
    SLICE_X49Y112        LUT6 (Prop_lut6_I3_O)        0.299    14.349 r  static         core_0/mem_h2_0/b_dout[1]_i_2/O
                         net (fo=1, routed)           1.092    15.441    static         core_0/h2_0/b_dout_reg[1]
    SLICE_X71Y112        LUT5 (Prop_lut5_I2_O)        0.124    15.565 r  static         core_0/h2_0/b_dout[1]_i_1/O
                         net (fo=1, routed)           0.000    15.565    static         core_0/mem_h2_0/b_dout_reg[1]_0
    SLICE_X71Y112        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.534    18.242    static         core_0/mem_h2_0/clk_out1
    SLICE_X71Y112        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[1]/C
                         clock pessimism              0.554    18.795                     
                         clock uncertainty           -0.084    18.712                     
    SLICE_X71Y112        FDRE (Setup_fdre_C_D)        0.029    18.741    static           core_0/mem_h2_0/b_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.741                     
                         arrival time                         -15.565                     
  -------------------------------------------------------------------
                         slack                                  3.175                     

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        16.608ns  (logic 3.762ns (22.651%)  route 12.846ns (77.349%))
  Logic Levels:           15  (LUT3=1 LUT5=3 LUT6=6 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 18.229 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         3.071     2.424    static         core_0/h2_0/io_daddr[2]
    SLICE_X90Y159        LUT6 (Prop_lut6_I2_O)        0.124     2.548 r  static         core_0/h2_0/tos_c[7]_i_56/O
                         net (fo=1, routed)           0.000     2.548    static         core_0/h2_0/tos_c[7]_i_56_n_0
    SLICE_X90Y159        MUXF7 (Prop_muxf7_I0_O)      0.241     2.789 r  static         core_0/h2_0/tos_c_reg[7]_i_40/O
                         net (fo=1, routed)           0.000     2.789    static         core_0/h2_0/tos_c_reg[7]_i_40_n_0
    SLICE_X90Y159        MUXF8 (Prop_muxf8_I0_O)      0.098     2.887 r  static         core_0/h2_0/tos_c_reg[7]_i_29/O
                         net (fo=1, routed)           1.104     3.991    static         core_0/h2_0/tos_c_reg[7]_i_29_n_0
    SLICE_X78Y150        LUT5 (Prop_lut5_I1_O)        0.319     4.310 r  static         core_0/h2_0/tos_c[7]_i_21/O
                         net (fo=1, routed)           0.000     4.310    static         core_0/h2_0/tos_c[7]_i_21_n_0
    SLICE_X78Y150        MUXF7 (Prop_muxf7_I0_O)      0.212     4.522 r  static         core_0/h2_0/tos_c_reg[7]_i_17/O
                         net (fo=1, routed)           0.854     5.376    static         core_0/h2_0/tos_c_reg[7]_i_17_n_0
    SLICE_X78Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.675 f  static         core_0/h2_0/tos_c[7]_i_12/O
                         net (fo=1, routed)           0.501     6.176    static         core_0/h2_0/tos_c[7]_i_12_n_0
    SLICE_X78Y142        LUT5 (Prop_lut5_I4_O)        0.124     6.300 f  static         core_0/h2_0/tos_c[7]_i_7/O
                         net (fo=1, routed)           0.707     7.007    static         core_0/h2_0/tos_c[7]_i_7_n_0
    SLICE_X78Y139        LUT6 (Prop_lut6_I4_O)        0.124     7.131 r  static         core_0/h2_0/tos_c[7]_i_2/O
                         net (fo=1, routed)           0.687     7.818    static         core_0/h2_0/tos_c[7]_i_2_n_0
    SLICE_X85Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.942 r  static         core_0/h2_0/tos_c[7]_i_1/O
                         net (fo=33, routed)          1.495     9.437    static         core_0/h2_0/tos_n[7]
    SLICE_X61Y132        LUT3 (Prop_lut3_I2_O)        0.119     9.556 r  static         core_0/h2_0/ram_reg_4096_4223_14_14_i_1/O
                         net (fo=160, routed)         1.384    10.941    static         core_0/mem_h2_0/ram_reg_7040_7167_14_14/A6
    SLICE_X56Y147        MUXF7 (Prop_muxf7_S_O)       0.522    11.463 r  static         core_0/mem_h2_0/ram_reg_7040_7167_14_14/F7.SP/O
                         net (fo=1, routed)           1.013    12.476    static         core_0/mem_h2_0/ram_reg_7040_7167_14_14_n_1
    SLICE_X57Y140        LUT6 (Prop_lut6_I0_O)        0.298    12.774 r  static         core_0/mem_h2_0/b_dout[14]_i_15/O
                         net (fo=1, routed)           0.000    12.774    static         core_0/mem_h2_0/b_dout[14]_i_15_n_0
    SLICE_X57Y140        MUXF7 (Prop_muxf7_I1_O)      0.217    12.991 r  static         core_0/mem_h2_0/b_dout_reg[14]_i_5/O
                         net (fo=1, routed)           0.719    13.710    static         core_0/mem_h2_0/b_dout_reg[14]_i_5_n_0
    SLICE_X61Y138        LUT6 (Prop_lut6_I1_O)        0.299    14.009 r  static         core_0/mem_h2_0/b_dout[14]_i_2/O
                         net (fo=1, routed)           1.310    15.320    static         core_0/h2_0/b_dout_reg[14]
    SLICE_X85Y134        LUT5 (Prop_lut5_I2_O)        0.124    15.444 r  static         core_0/h2_0/b_dout[14]_i_1/O
                         net (fo=1, routed)           0.000    15.444    static         core_0/mem_h2_0/b_dout_reg[14]_0
    SLICE_X85Y134        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.521    18.229    static         core_0/mem_h2_0/clk_out1
    SLICE_X85Y134        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[14]/C
                         clock pessimism              0.482    18.710                     
                         clock uncertainty           -0.084    18.627                     
    SLICE_X85Y134        FDRE (Setup_fdre_C_D)        0.029    18.656    static           core_0/mem_h2_0/b_dout_reg[14]
  -------------------------------------------------------------------
                         required time                         18.656                     
                         arrival time                         -15.444                     
  -------------------------------------------------------------------
                         slack                                  3.212                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.260    -0.724                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.523    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.523                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.260    -0.724                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.523    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.523                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB/CLK
                         clock pessimism              0.260    -0.724                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.523    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.523                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.260    -0.724                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.523    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.523                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC/CLK
                         clock pessimism              0.260    -0.724                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.523    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.523                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.260    -0.724                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.523    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.523                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMS32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD/ADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMS32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD/CLK
                         clock pessimism              0.260    -0.724                     
    SLICE_X84Y134        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.523    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.523                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMS32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMS32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism              0.260    -0.724                     
    SLICE_X84Y134        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.523    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.523                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.959ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X49Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.574 r  static         sw_debouncer/debouncer[2].d_instance/ff_reg[1]/Q
                         net (fo=2, routed)           0.087    -0.487    static         sw_debouncer/debouncer[2].d_instance/timer/Q[1]
    SLICE_X48Y151        LUT4 (Prop_lut4_I2_O)        0.048    -0.439 r  static         sw_debouncer/debouncer[2].d_instance/timer/rst_i_1__9/O
                         net (fo=1, routed)           0.000    -0.439    static         sw_debouncer/debouncer[2].d_instance/timer_n_1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.854    -0.959    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
                         clock pessimism              0.257    -0.702                     
    SLICE_X48Y151        FDRE (Hold_fdre_C_D)         0.131    -0.571    static           sw_debouncer/debouncer[2].d_instance/rst_reg
  -------------------------------------------------------------------
                         required time                          0.571                     
                         arrival time                          -0.439                     
  -------------------------------------------------------------------
                         slack                                  0.132                     

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 tsk_reg/clk_divider_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsk_reg/clk_divider_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.392ns (77.018%)  route 0.117ns (22.982%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.619    -0.681    boundary       tsk_reg/clk_in
    SLICE_X141Y149       FDRE                                         r  reconfigurable tsk_reg/clk_divider_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X141Y149       FDRE (Prop_fdre_C_Q)         0.141    -0.540 r  reconfigurable tsk_reg/clk_divider_reg[13]/Q
                         net (fo=2, routed)           0.116    -0.424    reconfigurable tsk_reg/clk_divider_reg_n_0_[13]
    SLICE_X141Y149       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.227 r  reconfigurable tsk_reg/clk_divider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.226    reconfigurable tsk_reg/clk_divider_reg[16]_i_1_n_0
    SLICE_X141Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.172 r  reconfigurable tsk_reg/clk_divider_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.172    reconfigurable tsk_reg/clk_divider_reg[20]_i_1_n_7
    SLICE_X141Y150       FDRE                                         r  reconfigurable tsk_reg/clk_divider_reg[17]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.888    -0.925    boundary       tsk_reg/clk_in
    SLICE_X141Y150       FDRE                                         r  reconfigurable tsk_reg/clk_divider_reg[17]/C
                         clock pessimism              0.514    -0.411                     
    SLICE_X141Y150       FDRE (Hold_fdre_C_D)         0.105    -0.306    reconfigurable   tsk_reg/clk_divider_reg[17]
  -------------------------------------------------------------------
                         required time                          0.306                     
                         arrival time                          -0.172                     
  -------------------------------------------------------------------
                         slack                                  0.134                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_manager
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    cm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y160    button_debouncer/debouncer[0].d_instance/do_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y191    button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y160    button_debouncer/debouncer[0].d_instance/ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y160    button_debouncer/debouncer[0].d_instance/rst_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X59Y159    button_debouncer/debouncer[0].d_instance/timer/c_c_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X59Y161    button_debouncer/debouncer[0].d_instance/timer/c_c_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X59Y161    button_debouncer/debouncer[0].d_instance/timer/c_c_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X59Y161    button_debouncer/debouncer[0].d_instance/timer/c_c_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y144    core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y144    core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y144    core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y144    core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y139    core_0/h2_0/vstk_ram_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y139    core_0/h2_0/vstk_ram_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y139    core_0/h2_0/vstk_ram_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y139    core_0/h2_0/vstk_ram_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y143    core_0/h2_0/vstk_ram_reg_0_63_15_15/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y143    core_0/h2_0/vstk_ram_reg_0_63_15_15/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X84Y137    core_0/h2_0/rstk_ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X84Y137    core_0/h2_0/rstk_ram_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X84Y137    core_0/h2_0/rstk_ram_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X84Y137    core_0/h2_0/rstk_ram_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y123    core_0/mem_h2_0/ram_reg_0_127_12_12/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y123    core_0/mem_h2_0/ram_reg_0_127_12_12/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y123    core_0/mem_h2_0/ram_reg_0_127_12_12/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y123    core_0/mem_h2_0/ram_reg_0_127_12_12/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y104    core_0/mem_h2_0/ram_reg_0_127_7_7/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y104    core_0/mem_h2_0/ram_reg_0_127_7_7/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_manager
  To Clock:  clkfbout_clock_manager

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_manager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    cm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_manager_1
  To Clock:  clk_out1_clock_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        1.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        18.217ns  (logic 4.065ns (22.315%)  route 14.152ns (77.685%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 18.227 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.598    10.402    static         core_0/h2_0/tos_n[4]
    SLICE_X58Y93         LUT3 (Prop_lut3_I2_O)        0.150    10.552 r  static         core_0/h2_0/ram_reg_4096_4223_4_4_i_4/O
                         net (fo=192, routed)         1.510    12.062    static         core_0/mem_h2_0/ram_reg_4864_4991_4_4/A3
    SLICE_X56Y77         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    12.388 r  static         core_0/mem_h2_0/ram_reg_4864_4991_4_4/SP.LOW/O
                         net (fo=1, routed)           0.000    12.388    static         core_0/mem_h2_0/ram_reg_4864_4991_4_4/SPO0
    SLICE_X56Y77         MUXF7 (Prop_muxf7_I0_O)      0.241    12.629 r  static         core_0/mem_h2_0/ram_reg_4864_4991_4_4/F7.SP/O
                         net (fo=1, routed)           1.125    13.754    static         core_0/mem_h2_0/ram_reg_4864_4991_4_4_n_1
    SLICE_X57Y86         LUT6 (Prop_lut6_I1_O)        0.298    14.052 r  static         core_0/mem_h2_0/b_dout[4]_i_19/O
                         net (fo=1, routed)           0.000    14.052    static         core_0/mem_h2_0/b_dout[4]_i_19_n_0
    SLICE_X57Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    14.269 r  static         core_0/mem_h2_0/b_dout_reg[4]_i_7/O
                         net (fo=1, routed)           0.834    15.103    static         core_0/mem_h2_0/b_dout_reg[4]_i_7_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.299    15.402 r  static         core_0/mem_h2_0/b_dout[4]_i_2/O
                         net (fo=1, routed)           1.526    16.928    static         core_0/h2_0/b_dout_reg[4]
    SLICE_X79Y113        LUT5 (Prop_lut5_I2_O)        0.124    17.052 r  static         core_0/h2_0/b_dout[4]_i_1/O
                         net (fo=1, routed)           0.000    17.052    static         core_0/mem_h2_0/b_dout_reg[4]_0
    SLICE_X79Y113        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.519    18.227    static         core_0/mem_h2_0/clk_out1
    SLICE_X79Y113        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[4]/C
                         clock pessimism              0.554    18.780                     
                         clock uncertainty           -0.082    18.699                     
    SLICE_X79Y113        FDRE (Setup_fdre_C_D)        0.029    18.728    static           core_0/mem_h2_0/b_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.728                     
                         arrival time                         -17.052                     
  -------------------------------------------------------------------
                         slack                                  1.676                     

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        17.696ns  (logic 3.832ns (21.655%)  route 13.864ns (78.345%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 18.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.598    10.402    static         core_0/h2_0/tos_n[4]
    SLICE_X58Y93         LUT3 (Prop_lut3_I2_O)        0.124    10.526 r  static         core_0/h2_0/ram_reg_4096_4223_2_2_i_4/O
                         net (fo=192, routed)         1.763    12.288    static         core_0/mem_h2_0/ram_reg_5120_5247_2_2/A3
    SLICE_X60Y71         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    12.412 r  static         core_0/mem_h2_0/ram_reg_5120_5247_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    12.412    static         core_0/mem_h2_0/ram_reg_5120_5247_2_2/SPO0
    SLICE_X60Y71         MUXF7 (Prop_muxf7_I0_O)      0.241    12.653 r  static         core_0/mem_h2_0/ram_reg_5120_5247_2_2/F7.SP/O
                         net (fo=1, routed)           0.986    13.639    static         core_0/mem_h2_0/ram_reg_5120_5247_2_2_n_1
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.298    13.937 r  static         core_0/mem_h2_0/b_dout[2]_i_16/O
                         net (fo=1, routed)           0.000    13.937    static         core_0/mem_h2_0/b_dout[2]_i_16_n_0
    SLICE_X57Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    14.149 r  static         core_0/mem_h2_0/b_dout_reg[2]_i_6/O
                         net (fo=1, routed)           0.722    14.872    static         core_0/mem_h2_0/b_dout_reg[2]_i_6_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I3_O)        0.299    15.171 r  static         core_0/mem_h2_0/b_dout[2]_i_2/O
                         net (fo=1, routed)           1.236    16.407    static         core_0/h2_0/b_dout_reg[2]
    SLICE_X71Y106        LUT5 (Prop_lut5_I2_O)        0.124    16.531 r  static         core_0/h2_0/b_dout[2]_i_1/O
                         net (fo=1, routed)           0.000    16.531    static         core_0/mem_h2_0/b_dout_reg[2]_0
    SLICE_X71Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.538    18.246    static         core_0/mem_h2_0/clk_out1
    SLICE_X71Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[2]/C
                         clock pessimism              0.554    18.799                     
                         clock uncertainty           -0.082    18.718                     
    SLICE_X71Y106        FDRE (Setup_fdre_C_D)        0.031    18.749    static           core_0/mem_h2_0/b_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.749                     
                         arrival time                         -16.531                     
  -------------------------------------------------------------------
                         slack                                  2.218                     

Slack (MET) :             2.320ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        17.584ns  (logic 3.826ns (21.758%)  route 13.758ns (78.242%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 18.221 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.052     9.856    static         core_0/h2_0/tos_n[4]
    SLICE_X75Y99         LUT3 (Prop_lut3_I2_O)        0.124     9.980 r  static         core_0/h2_0/ram_reg_0_127_0_0_i_5/O
                         net (fo=192, routed)         1.677    11.657    static         core_0/mem_h2_0/ram_reg_256_383_0_0/A3
    SLICE_X84Y85         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    11.781 r  static         core_0/mem_h2_0/ram_reg_256_383_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    11.781    static         core_0/mem_h2_0/ram_reg_256_383_0_0/SPO0
    SLICE_X84Y85         MUXF7 (Prop_muxf7_I0_O)      0.241    12.022 r  static         core_0/mem_h2_0/ram_reg_256_383_0_0/F7.SP/O
                         net (fo=1, routed)           1.062    13.084    static         core_0/mem_h2_0/ram_reg_256_383_0_0_n_1
    SLICE_X81Y93         LUT6 (Prop_lut6_I1_O)        0.298    13.382 r  static         core_0/mem_h2_0/b_dout[0]_i_26/O
                         net (fo=1, routed)           0.000    13.382    static         core_0/mem_h2_0/b_dout[0]_i_26_n_0
    SLICE_X81Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    13.594 r  static         core_0/mem_h2_0/b_dout_reg[0]_i_11/O
                         net (fo=1, routed)           1.009    14.603    static         core_0/mem_h2_0/b_dout_reg[0]_i_11_n_0
    SLICE_X81Y93         LUT6 (Prop_lut6_I5_O)        0.299    14.902 r  static         core_0/mem_h2_0/b_dout[0]_i_3/O
                         net (fo=1, routed)           1.399    16.301    static         core_0/h2_0/b_dout_reg[0]_0
    SLICE_X81Y119        LUT5 (Prop_lut5_I4_O)        0.118    16.419 r  static         core_0/h2_0/b_dout[0]_i_1/O
                         net (fo=1, routed)           0.000    16.419    static         core_0/mem_h2_0/b_dout_reg[0]_2
    SLICE_X81Y119        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.513    18.221    static         core_0/mem_h2_0/clk_out1
    SLICE_X81Y119        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[0]/C
                         clock pessimism              0.554    18.774                     
                         clock uncertainty           -0.082    18.693                     
    SLICE_X81Y119        FDRE (Setup_fdre_C_D)        0.047    18.740    static           core_0/mem_h2_0/b_dout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.740                     
                         arrival time                         -16.419                     
  -------------------------------------------------------------------
                         slack                                  2.320                     

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        17.484ns  (logic 3.832ns (21.918%)  route 13.652ns (78.082%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.757ns = ( 18.243 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.324    10.127    static         core_0/h2_0/tos_n[4]
    SLICE_X61Y100        LUT3 (Prop_lut3_I2_O)        0.124    10.251 r  static         core_0/h2_0/ram_reg_4096_4223_6_6_i_4/O
                         net (fo=192, routed)         1.665    11.916    static         core_0/mem_h2_0/ram_reg_5504_5631_6_6/A3
    SLICE_X56Y80         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    12.040 r  static         core_0/mem_h2_0/ram_reg_5504_5631_6_6/SP.LOW/O
                         net (fo=1, routed)           0.000    12.040    static         core_0/mem_h2_0/ram_reg_5504_5631_6_6/SPO0
    SLICE_X56Y80         MUXF7 (Prop_muxf7_I0_O)      0.241    12.281 r  static         core_0/mem_h2_0/ram_reg_5504_5631_6_6/F7.SP/O
                         net (fo=1, routed)           1.036    13.317    static         core_0/mem_h2_0/ram_reg_5504_5631_6_6_n_1
    SLICE_X57Y93         LUT6 (Prop_lut6_I0_O)        0.298    13.615 r  static         core_0/mem_h2_0/b_dout[6]_i_16/O
                         net (fo=1, routed)           0.000    13.615    static         core_0/mem_h2_0/b_dout[6]_i_16_n_0
    SLICE_X57Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    13.827 r  static         core_0/mem_h2_0/b_dout_reg[6]_i_6/O
                         net (fo=1, routed)           0.802    14.629    static         core_0/mem_h2_0/b_dout_reg[6]_i_6_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I3_O)        0.299    14.928 r  static         core_0/mem_h2_0/b_dout[6]_i_2/O
                         net (fo=1, routed)           1.266    16.195    static         core_0/h2_0/b_dout_reg[6]
    SLICE_X75Y106        LUT5 (Prop_lut5_I2_O)        0.124    16.319 r  static         core_0/h2_0/b_dout[6]_i_1/O
                         net (fo=1, routed)           0.000    16.319    static         core_0/mem_h2_0/b_dout_reg[6]_0
    SLICE_X75Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.535    18.243    static         core_0/mem_h2_0/clk_out1
    SLICE_X75Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[6]/C
                         clock pessimism              0.554    18.796                     
                         clock uncertainty           -0.082    18.715                     
    SLICE_X75Y106        FDRE (Setup_fdre_C_D)        0.029    18.744    static           core_0/mem_h2_0/b_dout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.744                     
                         arrival time                         -16.319                     
  -------------------------------------------------------------------
                         slack                                  2.425                     

Slack (MET) :             2.597ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        17.295ns  (logic 4.033ns (23.319%)  route 13.262ns (76.681%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 18.227 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.324    10.127    static         core_0/h2_0/tos_n[4]
    SLICE_X61Y100        LUT3 (Prop_lut3_I2_O)        0.118    10.245 r  static         core_0/h2_0/ram_reg_4096_4223_3_3_i_4/O
                         net (fo=192, routed)         1.421    11.666    static         core_0/mem_h2_0/ram_reg_6016_6143_3_3/A3
    SLICE_X64Y90         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    11.992 r  static         core_0/mem_h2_0/ram_reg_6016_6143_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    11.992    static         core_0/mem_h2_0/ram_reg_6016_6143_3_3/SPO0
    SLICE_X64Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    12.233 r  static         core_0/mem_h2_0/ram_reg_6016_6143_3_3/F7.SP/O
                         net (fo=1, routed)           0.802    13.035    static         core_0/mem_h2_0/ram_reg_6016_6143_3_3_n_1
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.298    13.333 r  static         core_0/mem_h2_0/b_dout[3]_i_17/O
                         net (fo=1, routed)           0.000    13.333    static         core_0/mem_h2_0/b_dout[3]_i_17_n_0
    SLICE_X63Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    13.550 r  static         core_0/mem_h2_0/b_dout_reg[3]_i_6/O
                         net (fo=1, routed)           0.850    14.400    static         core_0/mem_h2_0/b_dout_reg[3]_i_6_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I3_O)        0.299    14.699 r  static         core_0/mem_h2_0/b_dout[3]_i_2/O
                         net (fo=1, routed)           1.307    16.006    static         core_0/h2_0/b_dout_reg[3]
    SLICE_X83Y106        LUT5 (Prop_lut5_I2_O)        0.124    16.130 r  static         core_0/h2_0/b_dout[3]_i_1/O
                         net (fo=1, routed)           0.000    16.130    static         core_0/mem_h2_0/b_dout_reg[3]_0
    SLICE_X83Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.519    18.227    static         core_0/mem_h2_0/clk_out1
    SLICE_X83Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[3]/C
                         clock pessimism              0.554    18.780                     
                         clock uncertainty           -0.082    18.699                     
    SLICE_X83Y106        FDRE (Setup_fdre_C_D)        0.029    18.728    static           core_0/mem_h2_0/b_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.728                     
                         arrival time                         -16.130                     
  -------------------------------------------------------------------
                         slack                                  2.597                     

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        17.301ns  (logic 4.060ns (23.467%)  route 13.241ns (76.533%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 18.239 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.360    10.164    static         core_0/h2_0/tos_n[4]
    SLICE_X54Y109        LUT3 (Prop_lut3_I2_O)        0.150    10.314 r  static         core_0/h2_0/ram_reg_4096_4223_5_5_i_4/O
                         net (fo=192, routed)         1.501    11.815    static         core_0/mem_h2_0/ram_reg_4480_4607_5_5/A3
    SLICE_X40Y105        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    12.141 r  static         core_0/mem_h2_0/ram_reg_4480_4607_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000    12.141    static         core_0/mem_h2_0/ram_reg_4480_4607_5_5/SPO0
    SLICE_X40Y105        MUXF7 (Prop_muxf7_I0_O)      0.241    12.382 r  static         core_0/mem_h2_0/ram_reg_4480_4607_5_5/F7.SP/O
                         net (fo=1, routed)           0.882    13.264    static         core_0/mem_h2_0/ram_reg_4480_4607_5_5_n_1
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.298    13.562 r  static         core_0/mem_h2_0/b_dout[5]_i_18/O
                         net (fo=1, routed)           0.000    13.562    static         core_0/mem_h2_0/b_dout[5]_i_18_n_0
    SLICE_X43Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    13.774 r  static         core_0/mem_h2_0/b_dout_reg[5]_i_7/O
                         net (fo=1, routed)           0.738    14.512    static         core_0/mem_h2_0/b_dout_reg[5]_i_7_n_0
    SLICE_X47Y107        LUT6 (Prop_lut6_I5_O)        0.299    14.811 r  static         core_0/mem_h2_0/b_dout[5]_i_2/O
                         net (fo=1, routed)           1.202    16.012    static         core_0/h2_0/b_dout_reg[5]
    SLICE_X77Y107        LUT5 (Prop_lut5_I2_O)        0.124    16.136 r  static         core_0/h2_0/b_dout[5]_i_1/O
                         net (fo=1, routed)           0.000    16.136    static         core_0/mem_h2_0/b_dout_reg[5]_0
    SLICE_X77Y107        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.531    18.239    static         core_0/mem_h2_0/clk_out1
    SLICE_X77Y107        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[5]/C
                         clock pessimism              0.554    18.792                     
                         clock uncertainty           -0.082    18.711                     
    SLICE_X77Y107        FDRE (Setup_fdre_C_D)        0.029    18.740    static           core_0/mem_h2_0/b_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.740                     
                         arrival time                         -16.136                     
  -------------------------------------------------------------------
                         slack                                  2.603                     

Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        17.009ns  (logic 4.040ns (23.752%)  route 12.969ns (76.248%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns = ( 18.238 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.269    10.073    static         core_0/h2_0/tos_n[4]
    SLICE_X57Y105        LUT3 (Prop_lut3_I2_O)        0.119    10.192 r  static         core_0/h2_0/ram_reg_4096_4223_13_13_i_4/O
                         net (fo=192, routed)         1.253    11.445    static         core_0/mem_h2_0/ram_reg_7936_8063_13_13/A3
    SLICE_X64Y113        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.332    11.777 r  static         core_0/mem_h2_0/ram_reg_7936_8063_13_13/SP.LOW/O
                         net (fo=1, routed)           0.000    11.777    static         core_0/mem_h2_0/ram_reg_7936_8063_13_13/SPO0
    SLICE_X64Y113        MUXF7 (Prop_muxf7_I0_O)      0.241    12.018 r  static         core_0/mem_h2_0/ram_reg_7936_8063_13_13/F7.SP/O
                         net (fo=1, routed)           1.023    13.041    static         core_0/mem_h2_0/ram_reg_7936_8063_13_13_n_1
    SLICE_X61Y114        LUT6 (Prop_lut6_I1_O)        0.298    13.339 r  static         core_0/mem_h2_0/b_dout[13]_i_13/O
                         net (fo=1, routed)           0.000    13.339    static         core_0/mem_h2_0/b_dout[13]_i_13_n_0
    SLICE_X61Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    13.556 r  static         core_0/mem_h2_0/b_dout_reg[13]_i_4/O
                         net (fo=1, routed)           0.859    14.415    static         core_0/mem_h2_0/b_dout_reg[13]_i_4_n_0
    SLICE_X61Y114        LUT6 (Prop_lut6_I0_O)        0.299    14.714 r  static         core_0/mem_h2_0/b_dout[13]_i_2/O
                         net (fo=1, routed)           1.006    15.720    static         core_0/h2_0/b_dout_reg[13]
    SLICE_X75Y114        LUT5 (Prop_lut5_I2_O)        0.124    15.844 r  static         core_0/h2_0/b_dout[13]_i_1/O
                         net (fo=1, routed)           0.000    15.844    static         core_0/mem_h2_0/b_dout_reg[13]_0
    SLICE_X75Y114        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.530    18.238    static         core_0/mem_h2_0/clk_out1
    SLICE_X75Y114        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[13]/C
                         clock pessimism              0.554    18.791                     
                         clock uncertainty           -0.082    18.710                     
    SLICE_X75Y114        FDRE (Setup_fdre_C_D)        0.029    18.739    static           core_0/mem_h2_0/b_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         18.739                     
                         arrival time                         -15.844                     
  -------------------------------------------------------------------
                         slack                                  2.894                     

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        16.995ns  (logic 3.832ns (22.548%)  route 13.163ns (77.452%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 18.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.269    10.073    static         core_0/h2_0/tos_n[4]
    SLICE_X57Y105        LUT3 (Prop_lut3_I2_O)        0.124    10.197 r  static         core_0/h2_0/ram_reg_4096_4223_7_7_i_4/O
                         net (fo=192, routed)         1.317    11.514    static         core_0/mem_h2_0/ram_reg_5376_5503_7_7/A3
    SLICE_X44Y100        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    11.638 r  static         core_0/mem_h2_0/ram_reg_5376_5503_7_7/SP.LOW/O
                         net (fo=1, routed)           0.000    11.638    static         core_0/mem_h2_0/ram_reg_5376_5503_7_7/SPO0
    SLICE_X44Y100        MUXF7 (Prop_muxf7_I0_O)      0.241    11.879 r  static         core_0/mem_h2_0/ram_reg_5376_5503_7_7/F7.SP/O
                         net (fo=1, routed)           0.713    12.591    static         core_0/mem_h2_0/ram_reg_5376_5503_7_7_n_1
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.298    12.889 r  static         core_0/mem_h2_0/b_dout[7]_i_16/O
                         net (fo=1, routed)           0.000    12.889    static         core_0/mem_h2_0/b_dout[7]_i_16_n_0
    SLICE_X45Y101        MUXF7 (Prop_muxf7_I0_O)      0.212    13.101 r  static         core_0/mem_h2_0/b_dout_reg[7]_i_6/O
                         net (fo=1, routed)           0.949    14.050    static         core_0/mem_h2_0/b_dout_reg[7]_i_6_n_0
    SLICE_X50Y102        LUT6 (Prop_lut6_I3_O)        0.299    14.349 r  static         core_0/mem_h2_0/b_dout[7]_i_2/O
                         net (fo=1, routed)           1.357    15.706    static         core_0/h2_0/b_dout_reg[7]
    SLICE_X73Y106        LUT5 (Prop_lut5_I2_O)        0.124    15.830 r  static         core_0/h2_0/b_dout[7]_i_1/O
                         net (fo=1, routed)           0.000    15.830    static         core_0/mem_h2_0/b_dout_reg[7]_0
    SLICE_X73Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.538    18.246    static         core_0/mem_h2_0/clk_out1
    SLICE_X73Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[7]/C
                         clock pessimism              0.554    18.799                     
                         clock uncertainty           -0.082    18.718                     
    SLICE_X73Y106        FDRE (Setup_fdre_C_D)        0.029    18.747    static           core_0/mem_h2_0/b_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.747                     
                         arrival time                         -15.830                     
  -------------------------------------------------------------------
                         slack                                  2.916                     

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        16.730ns  (logic 3.832ns (22.905%)  route 12.898ns (77.095%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.758ns = ( 18.242 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.360    10.164    static         core_0/h2_0/tos_n[4]
    SLICE_X54Y109        LUT3 (Prop_lut3_I2_O)        0.124    10.288 r  static         core_0/h2_0/ram_reg_4096_4223_1_1_i_4/O
                         net (fo=192, routed)         1.385    11.673    static         core_0/mem_h2_0/ram_reg_5376_5503_1_1/A3
    SLICE_X40Y114        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    11.797 r  static         core_0/mem_h2_0/ram_reg_5376_5503_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    11.797    static         core_0/mem_h2_0/ram_reg_5376_5503_1_1/SPO0
    SLICE_X40Y114        MUXF7 (Prop_muxf7_I0_O)      0.241    12.038 r  static         core_0/mem_h2_0/ram_reg_5376_5503_1_1/F7.SP/O
                         net (fo=1, routed)           0.731    12.769    static         core_0/mem_h2_0/ram_reg_5376_5503_1_1_n_1
    SLICE_X43Y114        LUT6 (Prop_lut6_I1_O)        0.298    13.067 r  static         core_0/mem_h2_0/b_dout[1]_i_16/O
                         net (fo=1, routed)           0.000    13.067    static         core_0/mem_h2_0/b_dout[1]_i_16_n_0
    SLICE_X43Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    13.279 r  static         core_0/mem_h2_0/b_dout_reg[1]_i_6/O
                         net (fo=1, routed)           0.771    14.050    static         core_0/mem_h2_0/b_dout_reg[1]_i_6_n_0
    SLICE_X49Y112        LUT6 (Prop_lut6_I3_O)        0.299    14.349 r  static         core_0/mem_h2_0/b_dout[1]_i_2/O
                         net (fo=1, routed)           1.092    15.441    static         core_0/h2_0/b_dout_reg[1]
    SLICE_X71Y112        LUT5 (Prop_lut5_I2_O)        0.124    15.565 r  static         core_0/h2_0/b_dout[1]_i_1/O
                         net (fo=1, routed)           0.000    15.565    static         core_0/mem_h2_0/b_dout_reg[1]_0
    SLICE_X71Y112        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.534    18.242    static         core_0/mem_h2_0/clk_out1
    SLICE_X71Y112        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[1]/C
                         clock pessimism              0.554    18.795                     
                         clock uncertainty           -0.082    18.714                     
    SLICE_X71Y112        FDRE (Setup_fdre_C_D)        0.029    18.743    static           core_0/mem_h2_0/b_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.743                     
                         arrival time                         -15.565                     
  -------------------------------------------------------------------
                         slack                                  3.177                     

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        16.608ns  (logic 3.762ns (22.651%)  route 12.846ns (77.349%))
  Logic Levels:           15  (LUT3=1 LUT5=3 LUT6=6 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 18.229 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         3.071     2.424    static         core_0/h2_0/io_daddr[2]
    SLICE_X90Y159        LUT6 (Prop_lut6_I2_O)        0.124     2.548 r  static         core_0/h2_0/tos_c[7]_i_56/O
                         net (fo=1, routed)           0.000     2.548    static         core_0/h2_0/tos_c[7]_i_56_n_0
    SLICE_X90Y159        MUXF7 (Prop_muxf7_I0_O)      0.241     2.789 r  static         core_0/h2_0/tos_c_reg[7]_i_40/O
                         net (fo=1, routed)           0.000     2.789    static         core_0/h2_0/tos_c_reg[7]_i_40_n_0
    SLICE_X90Y159        MUXF8 (Prop_muxf8_I0_O)      0.098     2.887 r  static         core_0/h2_0/tos_c_reg[7]_i_29/O
                         net (fo=1, routed)           1.104     3.991    static         core_0/h2_0/tos_c_reg[7]_i_29_n_0
    SLICE_X78Y150        LUT5 (Prop_lut5_I1_O)        0.319     4.310 r  static         core_0/h2_0/tos_c[7]_i_21/O
                         net (fo=1, routed)           0.000     4.310    static         core_0/h2_0/tos_c[7]_i_21_n_0
    SLICE_X78Y150        MUXF7 (Prop_muxf7_I0_O)      0.212     4.522 r  static         core_0/h2_0/tos_c_reg[7]_i_17/O
                         net (fo=1, routed)           0.854     5.376    static         core_0/h2_0/tos_c_reg[7]_i_17_n_0
    SLICE_X78Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.675 f  static         core_0/h2_0/tos_c[7]_i_12/O
                         net (fo=1, routed)           0.501     6.176    static         core_0/h2_0/tos_c[7]_i_12_n_0
    SLICE_X78Y142        LUT5 (Prop_lut5_I4_O)        0.124     6.300 f  static         core_0/h2_0/tos_c[7]_i_7/O
                         net (fo=1, routed)           0.707     7.007    static         core_0/h2_0/tos_c[7]_i_7_n_0
    SLICE_X78Y139        LUT6 (Prop_lut6_I4_O)        0.124     7.131 r  static         core_0/h2_0/tos_c[7]_i_2/O
                         net (fo=1, routed)           0.687     7.818    static         core_0/h2_0/tos_c[7]_i_2_n_0
    SLICE_X85Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.942 r  static         core_0/h2_0/tos_c[7]_i_1/O
                         net (fo=33, routed)          1.495     9.437    static         core_0/h2_0/tos_n[7]
    SLICE_X61Y132        LUT3 (Prop_lut3_I2_O)        0.119     9.556 r  static         core_0/h2_0/ram_reg_4096_4223_14_14_i_1/O
                         net (fo=160, routed)         1.384    10.941    static         core_0/mem_h2_0/ram_reg_7040_7167_14_14/A6
    SLICE_X56Y147        MUXF7 (Prop_muxf7_S_O)       0.522    11.463 r  static         core_0/mem_h2_0/ram_reg_7040_7167_14_14/F7.SP/O
                         net (fo=1, routed)           1.013    12.476    static         core_0/mem_h2_0/ram_reg_7040_7167_14_14_n_1
    SLICE_X57Y140        LUT6 (Prop_lut6_I0_O)        0.298    12.774 r  static         core_0/mem_h2_0/b_dout[14]_i_15/O
                         net (fo=1, routed)           0.000    12.774    static         core_0/mem_h2_0/b_dout[14]_i_15_n_0
    SLICE_X57Y140        MUXF7 (Prop_muxf7_I1_O)      0.217    12.991 r  static         core_0/mem_h2_0/b_dout_reg[14]_i_5/O
                         net (fo=1, routed)           0.719    13.710    static         core_0/mem_h2_0/b_dout_reg[14]_i_5_n_0
    SLICE_X61Y138        LUT6 (Prop_lut6_I1_O)        0.299    14.009 r  static         core_0/mem_h2_0/b_dout[14]_i_2/O
                         net (fo=1, routed)           1.310    15.320    static         core_0/h2_0/b_dout_reg[14]
    SLICE_X85Y134        LUT5 (Prop_lut5_I2_O)        0.124    15.444 r  static         core_0/h2_0/b_dout[14]_i_1/O
                         net (fo=1, routed)           0.000    15.444    static         core_0/mem_h2_0/b_dout_reg[14]_0
    SLICE_X85Y134        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.521    18.229    static         core_0/mem_h2_0/clk_out1
    SLICE_X85Y134        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[14]/C
                         clock pessimism              0.482    18.710                     
                         clock uncertainty           -0.082    18.629                     
    SLICE_X85Y134        FDRE (Setup_fdre_C_D)        0.029    18.658    static           core_0/mem_h2_0/b_dout_reg[14]
  -------------------------------------------------------------------
                         required time                         18.658                     
                         arrival time                         -15.444                     
  -------------------------------------------------------------------
                         slack                                  3.214                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.260    -0.724                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.523    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.523                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.260    -0.724                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.523    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.523                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB/CLK
                         clock pessimism              0.260    -0.724                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.523    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.523                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.260    -0.724                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.523    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.523                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC/CLK
                         clock pessimism              0.260    -0.724                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.523    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.523                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.260    -0.724                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.523    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.523                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMS32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD/ADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMS32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD/CLK
                         clock pessimism              0.260    -0.724                     
    SLICE_X84Y134        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.523    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.523                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMS32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMS32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism              0.260    -0.724                     
    SLICE_X84Y134        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.523    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.523                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.959ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X49Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.574 r  static         sw_debouncer/debouncer[2].d_instance/ff_reg[1]/Q
                         net (fo=2, routed)           0.087    -0.487    static         sw_debouncer/debouncer[2].d_instance/timer/Q[1]
    SLICE_X48Y151        LUT4 (Prop_lut4_I2_O)        0.048    -0.439 r  static         sw_debouncer/debouncer[2].d_instance/timer/rst_i_1__9/O
                         net (fo=1, routed)           0.000    -0.439    static         sw_debouncer/debouncer[2].d_instance/timer_n_1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.854    -0.959    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
                         clock pessimism              0.257    -0.702                     
    SLICE_X48Y151        FDRE (Hold_fdre_C_D)         0.131    -0.571    static           sw_debouncer/debouncer[2].d_instance/rst_reg
  -------------------------------------------------------------------
                         required time                          0.571                     
                         arrival time                          -0.439                     
  -------------------------------------------------------------------
                         slack                                  0.132                     

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 tsk_reg/clk_divider_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsk_reg/clk_divider_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.392ns (77.018%)  route 0.117ns (22.982%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.619    -0.681    boundary       tsk_reg/clk_in
    SLICE_X141Y149       FDRE                                         r  reconfigurable tsk_reg/clk_divider_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X141Y149       FDRE (Prop_fdre_C_Q)         0.141    -0.540 r  reconfigurable tsk_reg/clk_divider_reg[13]/Q
                         net (fo=2, routed)           0.116    -0.424    reconfigurable tsk_reg/clk_divider_reg_n_0_[13]
    SLICE_X141Y149       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.227 r  reconfigurable tsk_reg/clk_divider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.226    reconfigurable tsk_reg/clk_divider_reg[16]_i_1_n_0
    SLICE_X141Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.172 r  reconfigurable tsk_reg/clk_divider_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.172    reconfigurable tsk_reg/clk_divider_reg[20]_i_1_n_7
    SLICE_X141Y150       FDRE                                         r  reconfigurable tsk_reg/clk_divider_reg[17]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.888    -0.925    boundary       tsk_reg/clk_in
    SLICE_X141Y150       FDRE                                         r  reconfigurable tsk_reg/clk_divider_reg[17]/C
                         clock pessimism              0.514    -0.411                     
    SLICE_X141Y150       FDRE (Hold_fdre_C_D)         0.105    -0.306    reconfigurable   tsk_reg/clk_divider_reg[17]
  -------------------------------------------------------------------
                         required time                          0.306                     
                         arrival time                          -0.172                     
  -------------------------------------------------------------------
                         slack                                  0.134                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_manager_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    cm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y160    button_debouncer/debouncer[0].d_instance/do_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y191    button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y160    button_debouncer/debouncer[0].d_instance/ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y160    button_debouncer/debouncer[0].d_instance/rst_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X59Y159    button_debouncer/debouncer[0].d_instance/timer/c_c_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X59Y161    button_debouncer/debouncer[0].d_instance/timer/c_c_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X59Y161    button_debouncer/debouncer[0].d_instance/timer/c_c_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X59Y161    button_debouncer/debouncer[0].d_instance/timer/c_c_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y144    core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y144    core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y144    core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y144    core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y139    core_0/h2_0/vstk_ram_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y139    core_0/h2_0/vstk_ram_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y139    core_0/h2_0/vstk_ram_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y139    core_0/h2_0/vstk_ram_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y143    core_0/h2_0/vstk_ram_reg_0_63_15_15/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y143    core_0/h2_0/vstk_ram_reg_0_63_15_15/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X84Y137    core_0/h2_0/rstk_ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X84Y137    core_0/h2_0/rstk_ram_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X84Y137    core_0/h2_0/rstk_ram_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X84Y137    core_0/h2_0/rstk_ram_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y123    core_0/mem_h2_0/ram_reg_0_127_12_12/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y123    core_0/mem_h2_0/ram_reg_0_127_12_12/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y123    core_0/mem_h2_0/ram_reg_0_127_12_12/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y123    core_0/mem_h2_0/ram_reg_0_127_12_12/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y104    core_0/mem_h2_0/ram_reg_0_127_7_7/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y104    core_0/mem_h2_0/ram_reg_0_127_7_7/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_manager_1
  To Clock:  clkfbout_clock_manager_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_manager_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    cm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  cm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_manager_1
  To Clock:  clk_out1_clock_manager

Setup :            0  Failing Endpoints,  Worst Slack        1.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        18.217ns  (logic 4.065ns (22.315%)  route 14.152ns (77.685%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 18.227 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.598    10.402    static         core_0/h2_0/tos_n[4]
    SLICE_X58Y93         LUT3 (Prop_lut3_I2_O)        0.150    10.552 r  static         core_0/h2_0/ram_reg_4096_4223_4_4_i_4/O
                         net (fo=192, routed)         1.510    12.062    static         core_0/mem_h2_0/ram_reg_4864_4991_4_4/A3
    SLICE_X56Y77         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    12.388 r  static         core_0/mem_h2_0/ram_reg_4864_4991_4_4/SP.LOW/O
                         net (fo=1, routed)           0.000    12.388    static         core_0/mem_h2_0/ram_reg_4864_4991_4_4/SPO0
    SLICE_X56Y77         MUXF7 (Prop_muxf7_I0_O)      0.241    12.629 r  static         core_0/mem_h2_0/ram_reg_4864_4991_4_4/F7.SP/O
                         net (fo=1, routed)           1.125    13.754    static         core_0/mem_h2_0/ram_reg_4864_4991_4_4_n_1
    SLICE_X57Y86         LUT6 (Prop_lut6_I1_O)        0.298    14.052 r  static         core_0/mem_h2_0/b_dout[4]_i_19/O
                         net (fo=1, routed)           0.000    14.052    static         core_0/mem_h2_0/b_dout[4]_i_19_n_0
    SLICE_X57Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    14.269 r  static         core_0/mem_h2_0/b_dout_reg[4]_i_7/O
                         net (fo=1, routed)           0.834    15.103    static         core_0/mem_h2_0/b_dout_reg[4]_i_7_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.299    15.402 r  static         core_0/mem_h2_0/b_dout[4]_i_2/O
                         net (fo=1, routed)           1.526    16.928    static         core_0/h2_0/b_dout_reg[4]
    SLICE_X79Y113        LUT5 (Prop_lut5_I2_O)        0.124    17.052 r  static         core_0/h2_0/b_dout[4]_i_1/O
                         net (fo=1, routed)           0.000    17.052    static         core_0/mem_h2_0/b_dout_reg[4]_0
    SLICE_X79Y113        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.519    18.227    static         core_0/mem_h2_0/clk_out1
    SLICE_X79Y113        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[4]/C
                         clock pessimism              0.554    18.780                     
                         clock uncertainty           -0.084    18.697                     
    SLICE_X79Y113        FDRE (Setup_fdre_C_D)        0.029    18.726    static           core_0/mem_h2_0/b_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.726                     
                         arrival time                         -17.052                     
  -------------------------------------------------------------------
                         slack                                  1.674                     

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        17.696ns  (logic 3.832ns (21.655%)  route 13.864ns (78.345%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 18.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.598    10.402    static         core_0/h2_0/tos_n[4]
    SLICE_X58Y93         LUT3 (Prop_lut3_I2_O)        0.124    10.526 r  static         core_0/h2_0/ram_reg_4096_4223_2_2_i_4/O
                         net (fo=192, routed)         1.763    12.288    static         core_0/mem_h2_0/ram_reg_5120_5247_2_2/A3
    SLICE_X60Y71         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    12.412 r  static         core_0/mem_h2_0/ram_reg_5120_5247_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    12.412    static         core_0/mem_h2_0/ram_reg_5120_5247_2_2/SPO0
    SLICE_X60Y71         MUXF7 (Prop_muxf7_I0_O)      0.241    12.653 r  static         core_0/mem_h2_0/ram_reg_5120_5247_2_2/F7.SP/O
                         net (fo=1, routed)           0.986    13.639    static         core_0/mem_h2_0/ram_reg_5120_5247_2_2_n_1
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.298    13.937 r  static         core_0/mem_h2_0/b_dout[2]_i_16/O
                         net (fo=1, routed)           0.000    13.937    static         core_0/mem_h2_0/b_dout[2]_i_16_n_0
    SLICE_X57Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    14.149 r  static         core_0/mem_h2_0/b_dout_reg[2]_i_6/O
                         net (fo=1, routed)           0.722    14.872    static         core_0/mem_h2_0/b_dout_reg[2]_i_6_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I3_O)        0.299    15.171 r  static         core_0/mem_h2_0/b_dout[2]_i_2/O
                         net (fo=1, routed)           1.236    16.407    static         core_0/h2_0/b_dout_reg[2]
    SLICE_X71Y106        LUT5 (Prop_lut5_I2_O)        0.124    16.531 r  static         core_0/h2_0/b_dout[2]_i_1/O
                         net (fo=1, routed)           0.000    16.531    static         core_0/mem_h2_0/b_dout_reg[2]_0
    SLICE_X71Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.538    18.246    static         core_0/mem_h2_0/clk_out1
    SLICE_X71Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[2]/C
                         clock pessimism              0.554    18.799                     
                         clock uncertainty           -0.084    18.716                     
    SLICE_X71Y106        FDRE (Setup_fdre_C_D)        0.031    18.747    static           core_0/mem_h2_0/b_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.747                     
                         arrival time                         -16.531                     
  -------------------------------------------------------------------
                         slack                                  2.216                     

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        17.584ns  (logic 3.826ns (21.758%)  route 13.758ns (78.242%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 18.221 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.052     9.856    static         core_0/h2_0/tos_n[4]
    SLICE_X75Y99         LUT3 (Prop_lut3_I2_O)        0.124     9.980 r  static         core_0/h2_0/ram_reg_0_127_0_0_i_5/O
                         net (fo=192, routed)         1.677    11.657    static         core_0/mem_h2_0/ram_reg_256_383_0_0/A3
    SLICE_X84Y85         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    11.781 r  static         core_0/mem_h2_0/ram_reg_256_383_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    11.781    static         core_0/mem_h2_0/ram_reg_256_383_0_0/SPO0
    SLICE_X84Y85         MUXF7 (Prop_muxf7_I0_O)      0.241    12.022 r  static         core_0/mem_h2_0/ram_reg_256_383_0_0/F7.SP/O
                         net (fo=1, routed)           1.062    13.084    static         core_0/mem_h2_0/ram_reg_256_383_0_0_n_1
    SLICE_X81Y93         LUT6 (Prop_lut6_I1_O)        0.298    13.382 r  static         core_0/mem_h2_0/b_dout[0]_i_26/O
                         net (fo=1, routed)           0.000    13.382    static         core_0/mem_h2_0/b_dout[0]_i_26_n_0
    SLICE_X81Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    13.594 r  static         core_0/mem_h2_0/b_dout_reg[0]_i_11/O
                         net (fo=1, routed)           1.009    14.603    static         core_0/mem_h2_0/b_dout_reg[0]_i_11_n_0
    SLICE_X81Y93         LUT6 (Prop_lut6_I5_O)        0.299    14.902 r  static         core_0/mem_h2_0/b_dout[0]_i_3/O
                         net (fo=1, routed)           1.399    16.301    static         core_0/h2_0/b_dout_reg[0]_0
    SLICE_X81Y119        LUT5 (Prop_lut5_I4_O)        0.118    16.419 r  static         core_0/h2_0/b_dout[0]_i_1/O
                         net (fo=1, routed)           0.000    16.419    static         core_0/mem_h2_0/b_dout_reg[0]_2
    SLICE_X81Y119        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.513    18.221    static         core_0/mem_h2_0/clk_out1
    SLICE_X81Y119        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[0]/C
                         clock pessimism              0.554    18.774                     
                         clock uncertainty           -0.084    18.691                     
    SLICE_X81Y119        FDRE (Setup_fdre_C_D)        0.047    18.738    static           core_0/mem_h2_0/b_dout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.738                     
                         arrival time                         -16.419                     
  -------------------------------------------------------------------
                         slack                                  2.318                     

Slack (MET) :             2.423ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        17.484ns  (logic 3.832ns (21.918%)  route 13.652ns (78.082%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.757ns = ( 18.243 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.324    10.127    static         core_0/h2_0/tos_n[4]
    SLICE_X61Y100        LUT3 (Prop_lut3_I2_O)        0.124    10.251 r  static         core_0/h2_0/ram_reg_4096_4223_6_6_i_4/O
                         net (fo=192, routed)         1.665    11.916    static         core_0/mem_h2_0/ram_reg_5504_5631_6_6/A3
    SLICE_X56Y80         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    12.040 r  static         core_0/mem_h2_0/ram_reg_5504_5631_6_6/SP.LOW/O
                         net (fo=1, routed)           0.000    12.040    static         core_0/mem_h2_0/ram_reg_5504_5631_6_6/SPO0
    SLICE_X56Y80         MUXF7 (Prop_muxf7_I0_O)      0.241    12.281 r  static         core_0/mem_h2_0/ram_reg_5504_5631_6_6/F7.SP/O
                         net (fo=1, routed)           1.036    13.317    static         core_0/mem_h2_0/ram_reg_5504_5631_6_6_n_1
    SLICE_X57Y93         LUT6 (Prop_lut6_I0_O)        0.298    13.615 r  static         core_0/mem_h2_0/b_dout[6]_i_16/O
                         net (fo=1, routed)           0.000    13.615    static         core_0/mem_h2_0/b_dout[6]_i_16_n_0
    SLICE_X57Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    13.827 r  static         core_0/mem_h2_0/b_dout_reg[6]_i_6/O
                         net (fo=1, routed)           0.802    14.629    static         core_0/mem_h2_0/b_dout_reg[6]_i_6_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I3_O)        0.299    14.928 r  static         core_0/mem_h2_0/b_dout[6]_i_2/O
                         net (fo=1, routed)           1.266    16.195    static         core_0/h2_0/b_dout_reg[6]
    SLICE_X75Y106        LUT5 (Prop_lut5_I2_O)        0.124    16.319 r  static         core_0/h2_0/b_dout[6]_i_1/O
                         net (fo=1, routed)           0.000    16.319    static         core_0/mem_h2_0/b_dout_reg[6]_0
    SLICE_X75Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.535    18.243    static         core_0/mem_h2_0/clk_out1
    SLICE_X75Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[6]/C
                         clock pessimism              0.554    18.796                     
                         clock uncertainty           -0.084    18.713                     
    SLICE_X75Y106        FDRE (Setup_fdre_C_D)        0.029    18.742    static           core_0/mem_h2_0/b_dout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.742                     
                         arrival time                         -16.319                     
  -------------------------------------------------------------------
                         slack                                  2.423                     

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        17.295ns  (logic 4.033ns (23.319%)  route 13.262ns (76.681%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 18.227 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.324    10.127    static         core_0/h2_0/tos_n[4]
    SLICE_X61Y100        LUT3 (Prop_lut3_I2_O)        0.118    10.245 r  static         core_0/h2_0/ram_reg_4096_4223_3_3_i_4/O
                         net (fo=192, routed)         1.421    11.666    static         core_0/mem_h2_0/ram_reg_6016_6143_3_3/A3
    SLICE_X64Y90         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    11.992 r  static         core_0/mem_h2_0/ram_reg_6016_6143_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    11.992    static         core_0/mem_h2_0/ram_reg_6016_6143_3_3/SPO0
    SLICE_X64Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    12.233 r  static         core_0/mem_h2_0/ram_reg_6016_6143_3_3/F7.SP/O
                         net (fo=1, routed)           0.802    13.035    static         core_0/mem_h2_0/ram_reg_6016_6143_3_3_n_1
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.298    13.333 r  static         core_0/mem_h2_0/b_dout[3]_i_17/O
                         net (fo=1, routed)           0.000    13.333    static         core_0/mem_h2_0/b_dout[3]_i_17_n_0
    SLICE_X63Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    13.550 r  static         core_0/mem_h2_0/b_dout_reg[3]_i_6/O
                         net (fo=1, routed)           0.850    14.400    static         core_0/mem_h2_0/b_dout_reg[3]_i_6_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I3_O)        0.299    14.699 r  static         core_0/mem_h2_0/b_dout[3]_i_2/O
                         net (fo=1, routed)           1.307    16.006    static         core_0/h2_0/b_dout_reg[3]
    SLICE_X83Y106        LUT5 (Prop_lut5_I2_O)        0.124    16.130 r  static         core_0/h2_0/b_dout[3]_i_1/O
                         net (fo=1, routed)           0.000    16.130    static         core_0/mem_h2_0/b_dout_reg[3]_0
    SLICE_X83Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.519    18.227    static         core_0/mem_h2_0/clk_out1
    SLICE_X83Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[3]/C
                         clock pessimism              0.554    18.780                     
                         clock uncertainty           -0.084    18.697                     
    SLICE_X83Y106        FDRE (Setup_fdre_C_D)        0.029    18.726    static           core_0/mem_h2_0/b_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.726                     
                         arrival time                         -16.130                     
  -------------------------------------------------------------------
                         slack                                  2.595                     

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        17.301ns  (logic 4.060ns (23.467%)  route 13.241ns (76.533%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 18.239 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.360    10.164    static         core_0/h2_0/tos_n[4]
    SLICE_X54Y109        LUT3 (Prop_lut3_I2_O)        0.150    10.314 r  static         core_0/h2_0/ram_reg_4096_4223_5_5_i_4/O
                         net (fo=192, routed)         1.501    11.815    static         core_0/mem_h2_0/ram_reg_4480_4607_5_5/A3
    SLICE_X40Y105        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    12.141 r  static         core_0/mem_h2_0/ram_reg_4480_4607_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000    12.141    static         core_0/mem_h2_0/ram_reg_4480_4607_5_5/SPO0
    SLICE_X40Y105        MUXF7 (Prop_muxf7_I0_O)      0.241    12.382 r  static         core_0/mem_h2_0/ram_reg_4480_4607_5_5/F7.SP/O
                         net (fo=1, routed)           0.882    13.264    static         core_0/mem_h2_0/ram_reg_4480_4607_5_5_n_1
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.298    13.562 r  static         core_0/mem_h2_0/b_dout[5]_i_18/O
                         net (fo=1, routed)           0.000    13.562    static         core_0/mem_h2_0/b_dout[5]_i_18_n_0
    SLICE_X43Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    13.774 r  static         core_0/mem_h2_0/b_dout_reg[5]_i_7/O
                         net (fo=1, routed)           0.738    14.512    static         core_0/mem_h2_0/b_dout_reg[5]_i_7_n_0
    SLICE_X47Y107        LUT6 (Prop_lut6_I5_O)        0.299    14.811 r  static         core_0/mem_h2_0/b_dout[5]_i_2/O
                         net (fo=1, routed)           1.202    16.012    static         core_0/h2_0/b_dout_reg[5]
    SLICE_X77Y107        LUT5 (Prop_lut5_I2_O)        0.124    16.136 r  static         core_0/h2_0/b_dout[5]_i_1/O
                         net (fo=1, routed)           0.000    16.136    static         core_0/mem_h2_0/b_dout_reg[5]_0
    SLICE_X77Y107        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.531    18.239    static         core_0/mem_h2_0/clk_out1
    SLICE_X77Y107        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[5]/C
                         clock pessimism              0.554    18.792                     
                         clock uncertainty           -0.084    18.709                     
    SLICE_X77Y107        FDRE (Setup_fdre_C_D)        0.029    18.738    static           core_0/mem_h2_0/b_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.738                     
                         arrival time                         -16.136                     
  -------------------------------------------------------------------
                         slack                                  2.601                     

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        17.009ns  (logic 4.040ns (23.752%)  route 12.969ns (76.248%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns = ( 18.238 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.269    10.073    static         core_0/h2_0/tos_n[4]
    SLICE_X57Y105        LUT3 (Prop_lut3_I2_O)        0.119    10.192 r  static         core_0/h2_0/ram_reg_4096_4223_13_13_i_4/O
                         net (fo=192, routed)         1.253    11.445    static         core_0/mem_h2_0/ram_reg_7936_8063_13_13/A3
    SLICE_X64Y113        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.332    11.777 r  static         core_0/mem_h2_0/ram_reg_7936_8063_13_13/SP.LOW/O
                         net (fo=1, routed)           0.000    11.777    static         core_0/mem_h2_0/ram_reg_7936_8063_13_13/SPO0
    SLICE_X64Y113        MUXF7 (Prop_muxf7_I0_O)      0.241    12.018 r  static         core_0/mem_h2_0/ram_reg_7936_8063_13_13/F7.SP/O
                         net (fo=1, routed)           1.023    13.041    static         core_0/mem_h2_0/ram_reg_7936_8063_13_13_n_1
    SLICE_X61Y114        LUT6 (Prop_lut6_I1_O)        0.298    13.339 r  static         core_0/mem_h2_0/b_dout[13]_i_13/O
                         net (fo=1, routed)           0.000    13.339    static         core_0/mem_h2_0/b_dout[13]_i_13_n_0
    SLICE_X61Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    13.556 r  static         core_0/mem_h2_0/b_dout_reg[13]_i_4/O
                         net (fo=1, routed)           0.859    14.415    static         core_0/mem_h2_0/b_dout_reg[13]_i_4_n_0
    SLICE_X61Y114        LUT6 (Prop_lut6_I0_O)        0.299    14.714 r  static         core_0/mem_h2_0/b_dout[13]_i_2/O
                         net (fo=1, routed)           1.006    15.720    static         core_0/h2_0/b_dout_reg[13]
    SLICE_X75Y114        LUT5 (Prop_lut5_I2_O)        0.124    15.844 r  static         core_0/h2_0/b_dout[13]_i_1/O
                         net (fo=1, routed)           0.000    15.844    static         core_0/mem_h2_0/b_dout_reg[13]_0
    SLICE_X75Y114        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.530    18.238    static         core_0/mem_h2_0/clk_out1
    SLICE_X75Y114        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[13]/C
                         clock pessimism              0.554    18.791                     
                         clock uncertainty           -0.084    18.708                     
    SLICE_X75Y114        FDRE (Setup_fdre_C_D)        0.029    18.737    static           core_0/mem_h2_0/b_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         18.737                     
                         arrival time                         -15.844                     
  -------------------------------------------------------------------
                         slack                                  2.892                     

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        16.995ns  (logic 3.832ns (22.548%)  route 13.163ns (77.452%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 18.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.269    10.073    static         core_0/h2_0/tos_n[4]
    SLICE_X57Y105        LUT3 (Prop_lut3_I2_O)        0.124    10.197 r  static         core_0/h2_0/ram_reg_4096_4223_7_7_i_4/O
                         net (fo=192, routed)         1.317    11.514    static         core_0/mem_h2_0/ram_reg_5376_5503_7_7/A3
    SLICE_X44Y100        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    11.638 r  static         core_0/mem_h2_0/ram_reg_5376_5503_7_7/SP.LOW/O
                         net (fo=1, routed)           0.000    11.638    static         core_0/mem_h2_0/ram_reg_5376_5503_7_7/SPO0
    SLICE_X44Y100        MUXF7 (Prop_muxf7_I0_O)      0.241    11.879 r  static         core_0/mem_h2_0/ram_reg_5376_5503_7_7/F7.SP/O
                         net (fo=1, routed)           0.713    12.591    static         core_0/mem_h2_0/ram_reg_5376_5503_7_7_n_1
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.298    12.889 r  static         core_0/mem_h2_0/b_dout[7]_i_16/O
                         net (fo=1, routed)           0.000    12.889    static         core_0/mem_h2_0/b_dout[7]_i_16_n_0
    SLICE_X45Y101        MUXF7 (Prop_muxf7_I0_O)      0.212    13.101 r  static         core_0/mem_h2_0/b_dout_reg[7]_i_6/O
                         net (fo=1, routed)           0.949    14.050    static         core_0/mem_h2_0/b_dout_reg[7]_i_6_n_0
    SLICE_X50Y102        LUT6 (Prop_lut6_I3_O)        0.299    14.349 r  static         core_0/mem_h2_0/b_dout[7]_i_2/O
                         net (fo=1, routed)           1.357    15.706    static         core_0/h2_0/b_dout_reg[7]
    SLICE_X73Y106        LUT5 (Prop_lut5_I2_O)        0.124    15.830 r  static         core_0/h2_0/b_dout[7]_i_1/O
                         net (fo=1, routed)           0.000    15.830    static         core_0/mem_h2_0/b_dout_reg[7]_0
    SLICE_X73Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.538    18.246    static         core_0/mem_h2_0/clk_out1
    SLICE_X73Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[7]/C
                         clock pessimism              0.554    18.799                     
                         clock uncertainty           -0.084    18.716                     
    SLICE_X73Y106        FDRE (Setup_fdre_C_D)        0.029    18.745    static           core_0/mem_h2_0/b_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.745                     
                         arrival time                         -15.830                     
  -------------------------------------------------------------------
                         slack                                  2.914                     

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        16.730ns  (logic 3.832ns (22.905%)  route 12.898ns (77.095%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.758ns = ( 18.242 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.360    10.164    static         core_0/h2_0/tos_n[4]
    SLICE_X54Y109        LUT3 (Prop_lut3_I2_O)        0.124    10.288 r  static         core_0/h2_0/ram_reg_4096_4223_1_1_i_4/O
                         net (fo=192, routed)         1.385    11.673    static         core_0/mem_h2_0/ram_reg_5376_5503_1_1/A3
    SLICE_X40Y114        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    11.797 r  static         core_0/mem_h2_0/ram_reg_5376_5503_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    11.797    static         core_0/mem_h2_0/ram_reg_5376_5503_1_1/SPO0
    SLICE_X40Y114        MUXF7 (Prop_muxf7_I0_O)      0.241    12.038 r  static         core_0/mem_h2_0/ram_reg_5376_5503_1_1/F7.SP/O
                         net (fo=1, routed)           0.731    12.769    static         core_0/mem_h2_0/ram_reg_5376_5503_1_1_n_1
    SLICE_X43Y114        LUT6 (Prop_lut6_I1_O)        0.298    13.067 r  static         core_0/mem_h2_0/b_dout[1]_i_16/O
                         net (fo=1, routed)           0.000    13.067    static         core_0/mem_h2_0/b_dout[1]_i_16_n_0
    SLICE_X43Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    13.279 r  static         core_0/mem_h2_0/b_dout_reg[1]_i_6/O
                         net (fo=1, routed)           0.771    14.050    static         core_0/mem_h2_0/b_dout_reg[1]_i_6_n_0
    SLICE_X49Y112        LUT6 (Prop_lut6_I3_O)        0.299    14.349 r  static         core_0/mem_h2_0/b_dout[1]_i_2/O
                         net (fo=1, routed)           1.092    15.441    static         core_0/h2_0/b_dout_reg[1]
    SLICE_X71Y112        LUT5 (Prop_lut5_I2_O)        0.124    15.565 r  static         core_0/h2_0/b_dout[1]_i_1/O
                         net (fo=1, routed)           0.000    15.565    static         core_0/mem_h2_0/b_dout_reg[1]_0
    SLICE_X71Y112        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.534    18.242    static         core_0/mem_h2_0/clk_out1
    SLICE_X71Y112        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[1]/C
                         clock pessimism              0.554    18.795                     
                         clock uncertainty           -0.084    18.712                     
    SLICE_X71Y112        FDRE (Setup_fdre_C_D)        0.029    18.741    static           core_0/mem_h2_0/b_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.741                     
                         arrival time                         -15.565                     
  -------------------------------------------------------------------
                         slack                                  3.175                     

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        16.608ns  (logic 3.762ns (22.651%)  route 12.846ns (77.349%))
  Logic Levels:           15  (LUT3=1 LUT5=3 LUT6=6 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 18.229 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         3.071     2.424    static         core_0/h2_0/io_daddr[2]
    SLICE_X90Y159        LUT6 (Prop_lut6_I2_O)        0.124     2.548 r  static         core_0/h2_0/tos_c[7]_i_56/O
                         net (fo=1, routed)           0.000     2.548    static         core_0/h2_0/tos_c[7]_i_56_n_0
    SLICE_X90Y159        MUXF7 (Prop_muxf7_I0_O)      0.241     2.789 r  static         core_0/h2_0/tos_c_reg[7]_i_40/O
                         net (fo=1, routed)           0.000     2.789    static         core_0/h2_0/tos_c_reg[7]_i_40_n_0
    SLICE_X90Y159        MUXF8 (Prop_muxf8_I0_O)      0.098     2.887 r  static         core_0/h2_0/tos_c_reg[7]_i_29/O
                         net (fo=1, routed)           1.104     3.991    static         core_0/h2_0/tos_c_reg[7]_i_29_n_0
    SLICE_X78Y150        LUT5 (Prop_lut5_I1_O)        0.319     4.310 r  static         core_0/h2_0/tos_c[7]_i_21/O
                         net (fo=1, routed)           0.000     4.310    static         core_0/h2_0/tos_c[7]_i_21_n_0
    SLICE_X78Y150        MUXF7 (Prop_muxf7_I0_O)      0.212     4.522 r  static         core_0/h2_0/tos_c_reg[7]_i_17/O
                         net (fo=1, routed)           0.854     5.376    static         core_0/h2_0/tos_c_reg[7]_i_17_n_0
    SLICE_X78Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.675 f  static         core_0/h2_0/tos_c[7]_i_12/O
                         net (fo=1, routed)           0.501     6.176    static         core_0/h2_0/tos_c[7]_i_12_n_0
    SLICE_X78Y142        LUT5 (Prop_lut5_I4_O)        0.124     6.300 f  static         core_0/h2_0/tos_c[7]_i_7/O
                         net (fo=1, routed)           0.707     7.007    static         core_0/h2_0/tos_c[7]_i_7_n_0
    SLICE_X78Y139        LUT6 (Prop_lut6_I4_O)        0.124     7.131 r  static         core_0/h2_0/tos_c[7]_i_2/O
                         net (fo=1, routed)           0.687     7.818    static         core_0/h2_0/tos_c[7]_i_2_n_0
    SLICE_X85Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.942 r  static         core_0/h2_0/tos_c[7]_i_1/O
                         net (fo=33, routed)          1.495     9.437    static         core_0/h2_0/tos_n[7]
    SLICE_X61Y132        LUT3 (Prop_lut3_I2_O)        0.119     9.556 r  static         core_0/h2_0/ram_reg_4096_4223_14_14_i_1/O
                         net (fo=160, routed)         1.384    10.941    static         core_0/mem_h2_0/ram_reg_7040_7167_14_14/A6
    SLICE_X56Y147        MUXF7 (Prop_muxf7_S_O)       0.522    11.463 r  static         core_0/mem_h2_0/ram_reg_7040_7167_14_14/F7.SP/O
                         net (fo=1, routed)           1.013    12.476    static         core_0/mem_h2_0/ram_reg_7040_7167_14_14_n_1
    SLICE_X57Y140        LUT6 (Prop_lut6_I0_O)        0.298    12.774 r  static         core_0/mem_h2_0/b_dout[14]_i_15/O
                         net (fo=1, routed)           0.000    12.774    static         core_0/mem_h2_0/b_dout[14]_i_15_n_0
    SLICE_X57Y140        MUXF7 (Prop_muxf7_I1_O)      0.217    12.991 r  static         core_0/mem_h2_0/b_dout_reg[14]_i_5/O
                         net (fo=1, routed)           0.719    13.710    static         core_0/mem_h2_0/b_dout_reg[14]_i_5_n_0
    SLICE_X61Y138        LUT6 (Prop_lut6_I1_O)        0.299    14.009 r  static         core_0/mem_h2_0/b_dout[14]_i_2/O
                         net (fo=1, routed)           1.310    15.320    static         core_0/h2_0/b_dout_reg[14]
    SLICE_X85Y134        LUT5 (Prop_lut5_I2_O)        0.124    15.444 r  static         core_0/h2_0/b_dout[14]_i_1/O
                         net (fo=1, routed)           0.000    15.444    static         core_0/mem_h2_0/b_dout_reg[14]_0
    SLICE_X85Y134        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.521    18.229    static         core_0/mem_h2_0/clk_out1
    SLICE_X85Y134        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[14]/C
                         clock pessimism              0.482    18.710                     
                         clock uncertainty           -0.084    18.627                     
    SLICE_X85Y134        FDRE (Setup_fdre_C_D)        0.029    18.656    static           core_0/mem_h2_0/b_dout_reg[14]
  -------------------------------------------------------------------
                         required time                         18.656                     
                         arrival time                         -15.444                     
  -------------------------------------------------------------------
                         slack                                  3.212                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.260    -0.724                     
                         clock uncertainty            0.084    -0.640                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.439    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.439                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.038                     

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.260    -0.724                     
                         clock uncertainty            0.084    -0.640                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.439    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.439                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.038                     

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB/CLK
                         clock pessimism              0.260    -0.724                     
                         clock uncertainty            0.084    -0.640                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.439    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.439                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.038                     

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.260    -0.724                     
                         clock uncertainty            0.084    -0.640                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.439    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.439                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.038                     

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC/CLK
                         clock pessimism              0.260    -0.724                     
                         clock uncertainty            0.084    -0.640                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.439    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.439                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.038                     

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.260    -0.724                     
                         clock uncertainty            0.084    -0.640                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.439    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.439                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.038                     

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMS32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD/ADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMS32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD/CLK
                         clock pessimism              0.260    -0.724                     
                         clock uncertainty            0.084    -0.640                     
    SLICE_X84Y134        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.439    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.439                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.038                     

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMS32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMS32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism              0.260    -0.724                     
                         clock uncertainty            0.084    -0.640                     
    SLICE_X84Y134        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.439    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.439                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.038                     

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.959ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X49Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.574 r  static         sw_debouncer/debouncer[2].d_instance/ff_reg[1]/Q
                         net (fo=2, routed)           0.087    -0.487    static         sw_debouncer/debouncer[2].d_instance/timer/Q[1]
    SLICE_X48Y151        LUT4 (Prop_lut4_I2_O)        0.048    -0.439 r  static         sw_debouncer/debouncer[2].d_instance/timer/rst_i_1__9/O
                         net (fo=1, routed)           0.000    -0.439    static         sw_debouncer/debouncer[2].d_instance/timer_n_1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.854    -0.959    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
                         clock pessimism              0.257    -0.702                     
                         clock uncertainty            0.084    -0.618                     
    SLICE_X48Y151        FDRE (Hold_fdre_C_D)         0.131    -0.487    static           sw_debouncer/debouncer[2].d_instance/rst_reg
  -------------------------------------------------------------------
                         required time                          0.487                     
                         arrival time                          -0.439                     
  -------------------------------------------------------------------
                         slack                                  0.048                     

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 tsk_reg/clk_divider_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsk_reg/clk_divider_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.392ns (77.018%)  route 0.117ns (22.982%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.619    -0.681    boundary       tsk_reg/clk_in
    SLICE_X141Y149       FDRE                                         r  reconfigurable tsk_reg/clk_divider_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X141Y149       FDRE (Prop_fdre_C_Q)         0.141    -0.540 r  reconfigurable tsk_reg/clk_divider_reg[13]/Q
                         net (fo=2, routed)           0.116    -0.424    reconfigurable tsk_reg/clk_divider_reg_n_0_[13]
    SLICE_X141Y149       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.227 r  reconfigurable tsk_reg/clk_divider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.226    reconfigurable tsk_reg/clk_divider_reg[16]_i_1_n_0
    SLICE_X141Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.172 r  reconfigurable tsk_reg/clk_divider_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.172    reconfigurable tsk_reg/clk_divider_reg[20]_i_1_n_7
    SLICE_X141Y150       FDRE                                         r  reconfigurable tsk_reg/clk_divider_reg[17]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.888    -0.925    boundary       tsk_reg/clk_in
    SLICE_X141Y150       FDRE                                         r  reconfigurable tsk_reg/clk_divider_reg[17]/C
                         clock pessimism              0.514    -0.411                     
                         clock uncertainty            0.084    -0.327                     
    SLICE_X141Y150       FDRE (Hold_fdre_C_D)         0.105    -0.222    reconfigurable   tsk_reg/clk_divider_reg[17]
  -------------------------------------------------------------------
                         required time                          0.222                     
                         arrival time                          -0.172                     
  -------------------------------------------------------------------
                         slack                                  0.050                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_manager
  To Clock:  clk_out1_clock_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        1.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        18.217ns  (logic 4.065ns (22.315%)  route 14.152ns (77.685%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 18.227 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.598    10.402    static         core_0/h2_0/tos_n[4]
    SLICE_X58Y93         LUT3 (Prop_lut3_I2_O)        0.150    10.552 r  static         core_0/h2_0/ram_reg_4096_4223_4_4_i_4/O
                         net (fo=192, routed)         1.510    12.062    static         core_0/mem_h2_0/ram_reg_4864_4991_4_4/A3
    SLICE_X56Y77         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    12.388 r  static         core_0/mem_h2_0/ram_reg_4864_4991_4_4/SP.LOW/O
                         net (fo=1, routed)           0.000    12.388    static         core_0/mem_h2_0/ram_reg_4864_4991_4_4/SPO0
    SLICE_X56Y77         MUXF7 (Prop_muxf7_I0_O)      0.241    12.629 r  static         core_0/mem_h2_0/ram_reg_4864_4991_4_4/F7.SP/O
                         net (fo=1, routed)           1.125    13.754    static         core_0/mem_h2_0/ram_reg_4864_4991_4_4_n_1
    SLICE_X57Y86         LUT6 (Prop_lut6_I1_O)        0.298    14.052 r  static         core_0/mem_h2_0/b_dout[4]_i_19/O
                         net (fo=1, routed)           0.000    14.052    static         core_0/mem_h2_0/b_dout[4]_i_19_n_0
    SLICE_X57Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    14.269 r  static         core_0/mem_h2_0/b_dout_reg[4]_i_7/O
                         net (fo=1, routed)           0.834    15.103    static         core_0/mem_h2_0/b_dout_reg[4]_i_7_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.299    15.402 r  static         core_0/mem_h2_0/b_dout[4]_i_2/O
                         net (fo=1, routed)           1.526    16.928    static         core_0/h2_0/b_dout_reg[4]
    SLICE_X79Y113        LUT5 (Prop_lut5_I2_O)        0.124    17.052 r  static         core_0/h2_0/b_dout[4]_i_1/O
                         net (fo=1, routed)           0.000    17.052    static         core_0/mem_h2_0/b_dout_reg[4]_0
    SLICE_X79Y113        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.519    18.227    static         core_0/mem_h2_0/clk_out1
    SLICE_X79Y113        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[4]/C
                         clock pessimism              0.554    18.780                     
                         clock uncertainty           -0.084    18.697                     
    SLICE_X79Y113        FDRE (Setup_fdre_C_D)        0.029    18.726    static           core_0/mem_h2_0/b_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.726                     
                         arrival time                         -17.052                     
  -------------------------------------------------------------------
                         slack                                  1.674                     

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        17.696ns  (logic 3.832ns (21.655%)  route 13.864ns (78.345%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 18.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.598    10.402    static         core_0/h2_0/tos_n[4]
    SLICE_X58Y93         LUT3 (Prop_lut3_I2_O)        0.124    10.526 r  static         core_0/h2_0/ram_reg_4096_4223_2_2_i_4/O
                         net (fo=192, routed)         1.763    12.288    static         core_0/mem_h2_0/ram_reg_5120_5247_2_2/A3
    SLICE_X60Y71         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    12.412 r  static         core_0/mem_h2_0/ram_reg_5120_5247_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    12.412    static         core_0/mem_h2_0/ram_reg_5120_5247_2_2/SPO0
    SLICE_X60Y71         MUXF7 (Prop_muxf7_I0_O)      0.241    12.653 r  static         core_0/mem_h2_0/ram_reg_5120_5247_2_2/F7.SP/O
                         net (fo=1, routed)           0.986    13.639    static         core_0/mem_h2_0/ram_reg_5120_5247_2_2_n_1
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.298    13.937 r  static         core_0/mem_h2_0/b_dout[2]_i_16/O
                         net (fo=1, routed)           0.000    13.937    static         core_0/mem_h2_0/b_dout[2]_i_16_n_0
    SLICE_X57Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    14.149 r  static         core_0/mem_h2_0/b_dout_reg[2]_i_6/O
                         net (fo=1, routed)           0.722    14.872    static         core_0/mem_h2_0/b_dout_reg[2]_i_6_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I3_O)        0.299    15.171 r  static         core_0/mem_h2_0/b_dout[2]_i_2/O
                         net (fo=1, routed)           1.236    16.407    static         core_0/h2_0/b_dout_reg[2]
    SLICE_X71Y106        LUT5 (Prop_lut5_I2_O)        0.124    16.531 r  static         core_0/h2_0/b_dout[2]_i_1/O
                         net (fo=1, routed)           0.000    16.531    static         core_0/mem_h2_0/b_dout_reg[2]_0
    SLICE_X71Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.538    18.246    static         core_0/mem_h2_0/clk_out1
    SLICE_X71Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[2]/C
                         clock pessimism              0.554    18.799                     
                         clock uncertainty           -0.084    18.716                     
    SLICE_X71Y106        FDRE (Setup_fdre_C_D)        0.031    18.747    static           core_0/mem_h2_0/b_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.747                     
                         arrival time                         -16.531                     
  -------------------------------------------------------------------
                         slack                                  2.216                     

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        17.584ns  (logic 3.826ns (21.758%)  route 13.758ns (78.242%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 18.221 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.052     9.856    static         core_0/h2_0/tos_n[4]
    SLICE_X75Y99         LUT3 (Prop_lut3_I2_O)        0.124     9.980 r  static         core_0/h2_0/ram_reg_0_127_0_0_i_5/O
                         net (fo=192, routed)         1.677    11.657    static         core_0/mem_h2_0/ram_reg_256_383_0_0/A3
    SLICE_X84Y85         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    11.781 r  static         core_0/mem_h2_0/ram_reg_256_383_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    11.781    static         core_0/mem_h2_0/ram_reg_256_383_0_0/SPO0
    SLICE_X84Y85         MUXF7 (Prop_muxf7_I0_O)      0.241    12.022 r  static         core_0/mem_h2_0/ram_reg_256_383_0_0/F7.SP/O
                         net (fo=1, routed)           1.062    13.084    static         core_0/mem_h2_0/ram_reg_256_383_0_0_n_1
    SLICE_X81Y93         LUT6 (Prop_lut6_I1_O)        0.298    13.382 r  static         core_0/mem_h2_0/b_dout[0]_i_26/O
                         net (fo=1, routed)           0.000    13.382    static         core_0/mem_h2_0/b_dout[0]_i_26_n_0
    SLICE_X81Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    13.594 r  static         core_0/mem_h2_0/b_dout_reg[0]_i_11/O
                         net (fo=1, routed)           1.009    14.603    static         core_0/mem_h2_0/b_dout_reg[0]_i_11_n_0
    SLICE_X81Y93         LUT6 (Prop_lut6_I5_O)        0.299    14.902 r  static         core_0/mem_h2_0/b_dout[0]_i_3/O
                         net (fo=1, routed)           1.399    16.301    static         core_0/h2_0/b_dout_reg[0]_0
    SLICE_X81Y119        LUT5 (Prop_lut5_I4_O)        0.118    16.419 r  static         core_0/h2_0/b_dout[0]_i_1/O
                         net (fo=1, routed)           0.000    16.419    static         core_0/mem_h2_0/b_dout_reg[0]_2
    SLICE_X81Y119        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.513    18.221    static         core_0/mem_h2_0/clk_out1
    SLICE_X81Y119        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[0]/C
                         clock pessimism              0.554    18.774                     
                         clock uncertainty           -0.084    18.691                     
    SLICE_X81Y119        FDRE (Setup_fdre_C_D)        0.047    18.738    static           core_0/mem_h2_0/b_dout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.738                     
                         arrival time                         -16.419                     
  -------------------------------------------------------------------
                         slack                                  2.318                     

Slack (MET) :             2.423ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        17.484ns  (logic 3.832ns (21.918%)  route 13.652ns (78.082%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.757ns = ( 18.243 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.324    10.127    static         core_0/h2_0/tos_n[4]
    SLICE_X61Y100        LUT3 (Prop_lut3_I2_O)        0.124    10.251 r  static         core_0/h2_0/ram_reg_4096_4223_6_6_i_4/O
                         net (fo=192, routed)         1.665    11.916    static         core_0/mem_h2_0/ram_reg_5504_5631_6_6/A3
    SLICE_X56Y80         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    12.040 r  static         core_0/mem_h2_0/ram_reg_5504_5631_6_6/SP.LOW/O
                         net (fo=1, routed)           0.000    12.040    static         core_0/mem_h2_0/ram_reg_5504_5631_6_6/SPO0
    SLICE_X56Y80         MUXF7 (Prop_muxf7_I0_O)      0.241    12.281 r  static         core_0/mem_h2_0/ram_reg_5504_5631_6_6/F7.SP/O
                         net (fo=1, routed)           1.036    13.317    static         core_0/mem_h2_0/ram_reg_5504_5631_6_6_n_1
    SLICE_X57Y93         LUT6 (Prop_lut6_I0_O)        0.298    13.615 r  static         core_0/mem_h2_0/b_dout[6]_i_16/O
                         net (fo=1, routed)           0.000    13.615    static         core_0/mem_h2_0/b_dout[6]_i_16_n_0
    SLICE_X57Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    13.827 r  static         core_0/mem_h2_0/b_dout_reg[6]_i_6/O
                         net (fo=1, routed)           0.802    14.629    static         core_0/mem_h2_0/b_dout_reg[6]_i_6_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I3_O)        0.299    14.928 r  static         core_0/mem_h2_0/b_dout[6]_i_2/O
                         net (fo=1, routed)           1.266    16.195    static         core_0/h2_0/b_dout_reg[6]
    SLICE_X75Y106        LUT5 (Prop_lut5_I2_O)        0.124    16.319 r  static         core_0/h2_0/b_dout[6]_i_1/O
                         net (fo=1, routed)           0.000    16.319    static         core_0/mem_h2_0/b_dout_reg[6]_0
    SLICE_X75Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.535    18.243    static         core_0/mem_h2_0/clk_out1
    SLICE_X75Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[6]/C
                         clock pessimism              0.554    18.796                     
                         clock uncertainty           -0.084    18.713                     
    SLICE_X75Y106        FDRE (Setup_fdre_C_D)        0.029    18.742    static           core_0/mem_h2_0/b_dout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.742                     
                         arrival time                         -16.319                     
  -------------------------------------------------------------------
                         slack                                  2.423                     

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        17.295ns  (logic 4.033ns (23.319%)  route 13.262ns (76.681%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 18.227 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.324    10.127    static         core_0/h2_0/tos_n[4]
    SLICE_X61Y100        LUT3 (Prop_lut3_I2_O)        0.118    10.245 r  static         core_0/h2_0/ram_reg_4096_4223_3_3_i_4/O
                         net (fo=192, routed)         1.421    11.666    static         core_0/mem_h2_0/ram_reg_6016_6143_3_3/A3
    SLICE_X64Y90         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    11.992 r  static         core_0/mem_h2_0/ram_reg_6016_6143_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    11.992    static         core_0/mem_h2_0/ram_reg_6016_6143_3_3/SPO0
    SLICE_X64Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    12.233 r  static         core_0/mem_h2_0/ram_reg_6016_6143_3_3/F7.SP/O
                         net (fo=1, routed)           0.802    13.035    static         core_0/mem_h2_0/ram_reg_6016_6143_3_3_n_1
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.298    13.333 r  static         core_0/mem_h2_0/b_dout[3]_i_17/O
                         net (fo=1, routed)           0.000    13.333    static         core_0/mem_h2_0/b_dout[3]_i_17_n_0
    SLICE_X63Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    13.550 r  static         core_0/mem_h2_0/b_dout_reg[3]_i_6/O
                         net (fo=1, routed)           0.850    14.400    static         core_0/mem_h2_0/b_dout_reg[3]_i_6_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I3_O)        0.299    14.699 r  static         core_0/mem_h2_0/b_dout[3]_i_2/O
                         net (fo=1, routed)           1.307    16.006    static         core_0/h2_0/b_dout_reg[3]
    SLICE_X83Y106        LUT5 (Prop_lut5_I2_O)        0.124    16.130 r  static         core_0/h2_0/b_dout[3]_i_1/O
                         net (fo=1, routed)           0.000    16.130    static         core_0/mem_h2_0/b_dout_reg[3]_0
    SLICE_X83Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.519    18.227    static         core_0/mem_h2_0/clk_out1
    SLICE_X83Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[3]/C
                         clock pessimism              0.554    18.780                     
                         clock uncertainty           -0.084    18.697                     
    SLICE_X83Y106        FDRE (Setup_fdre_C_D)        0.029    18.726    static           core_0/mem_h2_0/b_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.726                     
                         arrival time                         -16.130                     
  -------------------------------------------------------------------
                         slack                                  2.595                     

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        17.301ns  (logic 4.060ns (23.467%)  route 13.241ns (76.533%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 18.239 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.360    10.164    static         core_0/h2_0/tos_n[4]
    SLICE_X54Y109        LUT3 (Prop_lut3_I2_O)        0.150    10.314 r  static         core_0/h2_0/ram_reg_4096_4223_5_5_i_4/O
                         net (fo=192, routed)         1.501    11.815    static         core_0/mem_h2_0/ram_reg_4480_4607_5_5/A3
    SLICE_X40Y105        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    12.141 r  static         core_0/mem_h2_0/ram_reg_4480_4607_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000    12.141    static         core_0/mem_h2_0/ram_reg_4480_4607_5_5/SPO0
    SLICE_X40Y105        MUXF7 (Prop_muxf7_I0_O)      0.241    12.382 r  static         core_0/mem_h2_0/ram_reg_4480_4607_5_5/F7.SP/O
                         net (fo=1, routed)           0.882    13.264    static         core_0/mem_h2_0/ram_reg_4480_4607_5_5_n_1
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.298    13.562 r  static         core_0/mem_h2_0/b_dout[5]_i_18/O
                         net (fo=1, routed)           0.000    13.562    static         core_0/mem_h2_0/b_dout[5]_i_18_n_0
    SLICE_X43Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    13.774 r  static         core_0/mem_h2_0/b_dout_reg[5]_i_7/O
                         net (fo=1, routed)           0.738    14.512    static         core_0/mem_h2_0/b_dout_reg[5]_i_7_n_0
    SLICE_X47Y107        LUT6 (Prop_lut6_I5_O)        0.299    14.811 r  static         core_0/mem_h2_0/b_dout[5]_i_2/O
                         net (fo=1, routed)           1.202    16.012    static         core_0/h2_0/b_dout_reg[5]
    SLICE_X77Y107        LUT5 (Prop_lut5_I2_O)        0.124    16.136 r  static         core_0/h2_0/b_dout[5]_i_1/O
                         net (fo=1, routed)           0.000    16.136    static         core_0/mem_h2_0/b_dout_reg[5]_0
    SLICE_X77Y107        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.531    18.239    static         core_0/mem_h2_0/clk_out1
    SLICE_X77Y107        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[5]/C
                         clock pessimism              0.554    18.792                     
                         clock uncertainty           -0.084    18.709                     
    SLICE_X77Y107        FDRE (Setup_fdre_C_D)        0.029    18.738    static           core_0/mem_h2_0/b_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.738                     
                         arrival time                         -16.136                     
  -------------------------------------------------------------------
                         slack                                  2.601                     

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        17.009ns  (logic 4.040ns (23.752%)  route 12.969ns (76.248%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns = ( 18.238 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.269    10.073    static         core_0/h2_0/tos_n[4]
    SLICE_X57Y105        LUT3 (Prop_lut3_I2_O)        0.119    10.192 r  static         core_0/h2_0/ram_reg_4096_4223_13_13_i_4/O
                         net (fo=192, routed)         1.253    11.445    static         core_0/mem_h2_0/ram_reg_7936_8063_13_13/A3
    SLICE_X64Y113        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.332    11.777 r  static         core_0/mem_h2_0/ram_reg_7936_8063_13_13/SP.LOW/O
                         net (fo=1, routed)           0.000    11.777    static         core_0/mem_h2_0/ram_reg_7936_8063_13_13/SPO0
    SLICE_X64Y113        MUXF7 (Prop_muxf7_I0_O)      0.241    12.018 r  static         core_0/mem_h2_0/ram_reg_7936_8063_13_13/F7.SP/O
                         net (fo=1, routed)           1.023    13.041    static         core_0/mem_h2_0/ram_reg_7936_8063_13_13_n_1
    SLICE_X61Y114        LUT6 (Prop_lut6_I1_O)        0.298    13.339 r  static         core_0/mem_h2_0/b_dout[13]_i_13/O
                         net (fo=1, routed)           0.000    13.339    static         core_0/mem_h2_0/b_dout[13]_i_13_n_0
    SLICE_X61Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    13.556 r  static         core_0/mem_h2_0/b_dout_reg[13]_i_4/O
                         net (fo=1, routed)           0.859    14.415    static         core_0/mem_h2_0/b_dout_reg[13]_i_4_n_0
    SLICE_X61Y114        LUT6 (Prop_lut6_I0_O)        0.299    14.714 r  static         core_0/mem_h2_0/b_dout[13]_i_2/O
                         net (fo=1, routed)           1.006    15.720    static         core_0/h2_0/b_dout_reg[13]
    SLICE_X75Y114        LUT5 (Prop_lut5_I2_O)        0.124    15.844 r  static         core_0/h2_0/b_dout[13]_i_1/O
                         net (fo=1, routed)           0.000    15.844    static         core_0/mem_h2_0/b_dout_reg[13]_0
    SLICE_X75Y114        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.530    18.238    static         core_0/mem_h2_0/clk_out1
    SLICE_X75Y114        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[13]/C
                         clock pessimism              0.554    18.791                     
                         clock uncertainty           -0.084    18.708                     
    SLICE_X75Y114        FDRE (Setup_fdre_C_D)        0.029    18.737    static           core_0/mem_h2_0/b_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         18.737                     
                         arrival time                         -15.844                     
  -------------------------------------------------------------------
                         slack                                  2.892                     

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        16.995ns  (logic 3.832ns (22.548%)  route 13.163ns (77.452%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 18.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.269    10.073    static         core_0/h2_0/tos_n[4]
    SLICE_X57Y105        LUT3 (Prop_lut3_I2_O)        0.124    10.197 r  static         core_0/h2_0/ram_reg_4096_4223_7_7_i_4/O
                         net (fo=192, routed)         1.317    11.514    static         core_0/mem_h2_0/ram_reg_5376_5503_7_7/A3
    SLICE_X44Y100        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    11.638 r  static         core_0/mem_h2_0/ram_reg_5376_5503_7_7/SP.LOW/O
                         net (fo=1, routed)           0.000    11.638    static         core_0/mem_h2_0/ram_reg_5376_5503_7_7/SPO0
    SLICE_X44Y100        MUXF7 (Prop_muxf7_I0_O)      0.241    11.879 r  static         core_0/mem_h2_0/ram_reg_5376_5503_7_7/F7.SP/O
                         net (fo=1, routed)           0.713    12.591    static         core_0/mem_h2_0/ram_reg_5376_5503_7_7_n_1
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.298    12.889 r  static         core_0/mem_h2_0/b_dout[7]_i_16/O
                         net (fo=1, routed)           0.000    12.889    static         core_0/mem_h2_0/b_dout[7]_i_16_n_0
    SLICE_X45Y101        MUXF7 (Prop_muxf7_I0_O)      0.212    13.101 r  static         core_0/mem_h2_0/b_dout_reg[7]_i_6/O
                         net (fo=1, routed)           0.949    14.050    static         core_0/mem_h2_0/b_dout_reg[7]_i_6_n_0
    SLICE_X50Y102        LUT6 (Prop_lut6_I3_O)        0.299    14.349 r  static         core_0/mem_h2_0/b_dout[7]_i_2/O
                         net (fo=1, routed)           1.357    15.706    static         core_0/h2_0/b_dout_reg[7]
    SLICE_X73Y106        LUT5 (Prop_lut5_I2_O)        0.124    15.830 r  static         core_0/h2_0/b_dout[7]_i_1/O
                         net (fo=1, routed)           0.000    15.830    static         core_0/mem_h2_0/b_dout_reg[7]_0
    SLICE_X73Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.538    18.246    static         core_0/mem_h2_0/clk_out1
    SLICE_X73Y106        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[7]/C
                         clock pessimism              0.554    18.799                     
                         clock uncertainty           -0.084    18.716                     
    SLICE_X73Y106        FDRE (Setup_fdre_C_D)        0.029    18.745    static           core_0/mem_h2_0/b_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.745                     
                         arrival time                         -15.830                     
  -------------------------------------------------------------------
                         slack                                  2.914                     

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        16.730ns  (logic 3.832ns (22.905%)  route 12.898ns (77.095%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=6 MUXF7=5 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.758ns = ( 18.242 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         2.787     2.140    static         core_0/h2_0/io_daddr[2]
    SLICE_X93Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.264 r  static         core_0/h2_0/tos_c[4]_i_58/O
                         net (fo=1, routed)           0.000     2.264    static         core_0/h2_0/tos_c[4]_i_58_n_0
    SLICE_X93Y154        MUXF7 (Prop_muxf7_I0_O)      0.212     2.476 r  static         core_0/h2_0/tos_c_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.476    static         core_0/h2_0/tos_c_reg[4]_i_41_n_0
    SLICE_X93Y154        MUXF8 (Prop_muxf8_I1_O)      0.094     2.570 r  static         core_0/h2_0/tos_c_reg[4]_i_30/O
                         net (fo=1, routed)           1.481     4.051    static         core_0/h2_0/tos_c_reg[4]_i_30_n_0
    SLICE_X77Y149        LUT5 (Prop_lut5_I1_O)        0.316     4.367 r  static         core_0/h2_0/tos_c[4]_i_23/O
                         net (fo=1, routed)           0.000     4.367    static         core_0/h2_0/tos_c[4]_i_23_n_0
    SLICE_X77Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     4.579 r  static         core_0/h2_0/tos_c_reg[4]_i_16/O
                         net (fo=1, routed)           0.987     5.566    static         core_0/h2_0/tos_c_reg[4]_i_16_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.865 r  static         core_0/h2_0/tos_c[4]_i_13/O
                         net (fo=1, routed)           0.726     6.591    static         core_0/h2_0/tos_c[4]_i_13_n_0
    SLICE_X77Y136        LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  static         core_0/h2_0/tos_c[4]_i_6/O
                         net (fo=1, routed)           0.000     6.715    static         core_0/h2_0/tos_c[4]_i_6_n_0
    SLICE_X77Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     6.927 r  static         core_0/h2_0/tos_c_reg[4]_i_2/O
                         net (fo=1, routed)           0.578     7.504    static         core_0/h2_0/tos_c_reg[4]_i_2_n_0
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.299     7.803 r  static         core_0/h2_0/tos_c[4]_i_1/O
                         net (fo=36, routed)          2.360    10.164    static         core_0/h2_0/tos_n[4]
    SLICE_X54Y109        LUT3 (Prop_lut3_I2_O)        0.124    10.288 r  static         core_0/h2_0/ram_reg_4096_4223_1_1_i_4/O
                         net (fo=192, routed)         1.385    11.673    static         core_0/mem_h2_0/ram_reg_5376_5503_1_1/A3
    SLICE_X40Y114        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    11.797 r  static         core_0/mem_h2_0/ram_reg_5376_5503_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    11.797    static         core_0/mem_h2_0/ram_reg_5376_5503_1_1/SPO0
    SLICE_X40Y114        MUXF7 (Prop_muxf7_I0_O)      0.241    12.038 r  static         core_0/mem_h2_0/ram_reg_5376_5503_1_1/F7.SP/O
                         net (fo=1, routed)           0.731    12.769    static         core_0/mem_h2_0/ram_reg_5376_5503_1_1_n_1
    SLICE_X43Y114        LUT6 (Prop_lut6_I1_O)        0.298    13.067 r  static         core_0/mem_h2_0/b_dout[1]_i_16/O
                         net (fo=1, routed)           0.000    13.067    static         core_0/mem_h2_0/b_dout[1]_i_16_n_0
    SLICE_X43Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    13.279 r  static         core_0/mem_h2_0/b_dout_reg[1]_i_6/O
                         net (fo=1, routed)           0.771    14.050    static         core_0/mem_h2_0/b_dout_reg[1]_i_6_n_0
    SLICE_X49Y112        LUT6 (Prop_lut6_I3_O)        0.299    14.349 r  static         core_0/mem_h2_0/b_dout[1]_i_2/O
                         net (fo=1, routed)           1.092    15.441    static         core_0/h2_0/b_dout_reg[1]
    SLICE_X71Y112        LUT5 (Prop_lut5_I2_O)        0.124    15.565 r  static         core_0/h2_0/b_dout[1]_i_1/O
                         net (fo=1, routed)           0.000    15.565    static         core_0/mem_h2_0/b_dout_reg[1]_0
    SLICE_X71Y112        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.534    18.242    static         core_0/mem_h2_0/clk_out1
    SLICE_X71Y112        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[1]/C
                         clock pessimism              0.554    18.795                     
                         clock uncertainty           -0.084    18.712                     
    SLICE_X71Y112        FDRE (Setup_fdre_C_D)        0.029    18.741    static           core_0/mem_h2_0/b_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.741                     
                         arrival time                         -15.565                     
  -------------------------------------------------------------------
                         slack                                  3.175                     

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        16.608ns  (logic 3.762ns (22.651%)  route 12.846ns (77.349%))
  Logic Levels:           15  (LUT3=1 LUT5=3 LUT6=6 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 18.229 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         core_0/h2_0/clk_out1
    SLICE_X62Y131        FDCE                                         r  static         core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.647 r  static         core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=756, routed)         3.071     2.424    static         core_0/h2_0/io_daddr[2]
    SLICE_X90Y159        LUT6 (Prop_lut6_I2_O)        0.124     2.548 r  static         core_0/h2_0/tos_c[7]_i_56/O
                         net (fo=1, routed)           0.000     2.548    static         core_0/h2_0/tos_c[7]_i_56_n_0
    SLICE_X90Y159        MUXF7 (Prop_muxf7_I0_O)      0.241     2.789 r  static         core_0/h2_0/tos_c_reg[7]_i_40/O
                         net (fo=1, routed)           0.000     2.789    static         core_0/h2_0/tos_c_reg[7]_i_40_n_0
    SLICE_X90Y159        MUXF8 (Prop_muxf8_I0_O)      0.098     2.887 r  static         core_0/h2_0/tos_c_reg[7]_i_29/O
                         net (fo=1, routed)           1.104     3.991    static         core_0/h2_0/tos_c_reg[7]_i_29_n_0
    SLICE_X78Y150        LUT5 (Prop_lut5_I1_O)        0.319     4.310 r  static         core_0/h2_0/tos_c[7]_i_21/O
                         net (fo=1, routed)           0.000     4.310    static         core_0/h2_0/tos_c[7]_i_21_n_0
    SLICE_X78Y150        MUXF7 (Prop_muxf7_I0_O)      0.212     4.522 r  static         core_0/h2_0/tos_c_reg[7]_i_17/O
                         net (fo=1, routed)           0.854     5.376    static         core_0/h2_0/tos_c_reg[7]_i_17_n_0
    SLICE_X78Y142        LUT6 (Prop_lut6_I2_O)        0.299     5.675 f  static         core_0/h2_0/tos_c[7]_i_12/O
                         net (fo=1, routed)           0.501     6.176    static         core_0/h2_0/tos_c[7]_i_12_n_0
    SLICE_X78Y142        LUT5 (Prop_lut5_I4_O)        0.124     6.300 f  static         core_0/h2_0/tos_c[7]_i_7/O
                         net (fo=1, routed)           0.707     7.007    static         core_0/h2_0/tos_c[7]_i_7_n_0
    SLICE_X78Y139        LUT6 (Prop_lut6_I4_O)        0.124     7.131 r  static         core_0/h2_0/tos_c[7]_i_2/O
                         net (fo=1, routed)           0.687     7.818    static         core_0/h2_0/tos_c[7]_i_2_n_0
    SLICE_X85Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.942 r  static         core_0/h2_0/tos_c[7]_i_1/O
                         net (fo=33, routed)          1.495     9.437    static         core_0/h2_0/tos_n[7]
    SLICE_X61Y132        LUT3 (Prop_lut3_I2_O)        0.119     9.556 r  static         core_0/h2_0/ram_reg_4096_4223_14_14_i_1/O
                         net (fo=160, routed)         1.384    10.941    static         core_0/mem_h2_0/ram_reg_7040_7167_14_14/A6
    SLICE_X56Y147        MUXF7 (Prop_muxf7_S_O)       0.522    11.463 r  static         core_0/mem_h2_0/ram_reg_7040_7167_14_14/F7.SP/O
                         net (fo=1, routed)           1.013    12.476    static         core_0/mem_h2_0/ram_reg_7040_7167_14_14_n_1
    SLICE_X57Y140        LUT6 (Prop_lut6_I0_O)        0.298    12.774 r  static         core_0/mem_h2_0/b_dout[14]_i_15/O
                         net (fo=1, routed)           0.000    12.774    static         core_0/mem_h2_0/b_dout[14]_i_15_n_0
    SLICE_X57Y140        MUXF7 (Prop_muxf7_I1_O)      0.217    12.991 r  static         core_0/mem_h2_0/b_dout_reg[14]_i_5/O
                         net (fo=1, routed)           0.719    13.710    static         core_0/mem_h2_0/b_dout_reg[14]_i_5_n_0
    SLICE_X61Y138        LUT6 (Prop_lut6_I1_O)        0.299    14.009 r  static         core_0/mem_h2_0/b_dout[14]_i_2/O
                         net (fo=1, routed)           1.310    15.320    static         core_0/h2_0/b_dout_reg[14]
    SLICE_X85Y134        LUT5 (Prop_lut5_I2_O)        0.124    15.444 r  static         core_0/h2_0/b_dout[14]_i_1/O
                         net (fo=1, routed)           0.000    15.444    static         core_0/mem_h2_0/b_dout_reg[14]_0
    SLICE_X85Y134        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.521    18.229    static         core_0/mem_h2_0/clk_out1
    SLICE_X85Y134        FDRE                                         r  static         core_0/mem_h2_0/b_dout_reg[14]/C
                         clock pessimism              0.482    18.710                     
                         clock uncertainty           -0.084    18.627                     
    SLICE_X85Y134        FDRE (Setup_fdre_C_D)        0.029    18.656    static           core_0/mem_h2_0/b_dout_reg[14]
  -------------------------------------------------------------------
                         required time                         18.656                     
                         arrival time                         -15.444                     
  -------------------------------------------------------------------
                         slack                                  3.212                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.260    -0.724                     
                         clock uncertainty            0.084    -0.640                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.439    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.439                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.038                     

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.260    -0.724                     
                         clock uncertainty            0.084    -0.640                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.439    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.439                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.038                     

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB/CLK
                         clock pessimism              0.260    -0.724                     
                         clock uncertainty            0.084    -0.640                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.439    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.439                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.038                     

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.260    -0.724                     
                         clock uncertainty            0.084    -0.640                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.439    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.439                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.038                     

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC/CLK
                         clock pessimism              0.260    -0.724                     
                         clock uncertainty            0.084    -0.640                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.439    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.439                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.038                     

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMD32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.260    -0.724                     
                         clock uncertainty            0.084    -0.640                     
    SLICE_X84Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.439    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.439                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.038                     

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMS32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD/ADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMS32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD/CLK
                         clock pessimism              0.260    -0.724                     
                         clock uncertainty            0.084    -0.640                     
    SLICE_X84Y134        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.439    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.439                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.038                     

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.030%)  route 0.209ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.562    -0.738    static         uart_fifo_0/ugen1.uart_fifo_tx_0/clk_out1
    SLICE_X87Y135        FDCE                                         r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.128    -0.610 r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.209    -0.401    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X84Y134        RAMS32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.830    -0.984    static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X84Y134        RAMS32                                       r  static         uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism              0.260    -0.724                     
                         clock uncertainty            0.084    -0.640                     
    SLICE_X84Y134        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.439    static           uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.439                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.038                     

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.959ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X49Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.574 r  static         sw_debouncer/debouncer[2].d_instance/ff_reg[1]/Q
                         net (fo=2, routed)           0.087    -0.487    static         sw_debouncer/debouncer[2].d_instance/timer/Q[1]
    SLICE_X48Y151        LUT4 (Prop_lut4_I2_O)        0.048    -0.439 r  static         sw_debouncer/debouncer[2].d_instance/timer/rst_i_1__9/O
                         net (fo=1, routed)           0.000    -0.439    static         sw_debouncer/debouncer[2].d_instance/timer_n_1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.854    -0.959    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
                         clock pessimism              0.257    -0.702                     
                         clock uncertainty            0.084    -0.618                     
    SLICE_X48Y151        FDRE (Hold_fdre_C_D)         0.131    -0.487    static           sw_debouncer/debouncer[2].d_instance/rst_reg
  -------------------------------------------------------------------
                         required time                          0.487                     
                         arrival time                          -0.439                     
  -------------------------------------------------------------------
                         slack                                  0.048                     

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 tsk_reg/clk_divider_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsk_reg/clk_divider_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.392ns (77.018%)  route 0.117ns (22.982%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.619    -0.681    boundary       tsk_reg/clk_in
    SLICE_X141Y149       FDRE                                         r  reconfigurable tsk_reg/clk_divider_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X141Y149       FDRE (Prop_fdre_C_Q)         0.141    -0.540 r  reconfigurable tsk_reg/clk_divider_reg[13]/Q
                         net (fo=2, routed)           0.116    -0.424    reconfigurable tsk_reg/clk_divider_reg_n_0_[13]
    SLICE_X141Y149       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.227 r  reconfigurable tsk_reg/clk_divider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.226    reconfigurable tsk_reg/clk_divider_reg[16]_i_1_n_0
    SLICE_X141Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.172 r  reconfigurable tsk_reg/clk_divider_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.172    reconfigurable tsk_reg/clk_divider_reg[20]_i_1_n_7
    SLICE_X141Y150       FDRE                                         r  reconfigurable tsk_reg/clk_divider_reg[17]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.888    -0.925    boundary       tsk_reg/clk_in
    SLICE_X141Y150       FDRE                                         r  reconfigurable tsk_reg/clk_divider_reg[17]/C
                         clock pessimism              0.514    -0.411                     
                         clock uncertainty            0.084    -0.327                     
    SLICE_X141Y150       FDRE (Hold_fdre_C_D)         0.105    -0.222    reconfigurable   tsk_reg/clk_divider_reg[17]
  -------------------------------------------------------------------
                         required time                          0.222                     
                         arrival time                          -0.172                     
  -------------------------------------------------------------------
                         slack                                  0.050                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clock_manager
  To Clock:  clk_out1_clock_manager

Setup :            0  Failing Endpoints,  Worst Slack       11.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[0]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.084    18.821                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.416    static           led_output_reg_0/r_c_reg[0]
  -------------------------------------------------------------------
                         required time                         18.416                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.880                     

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[2]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.084    18.821                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.416    static           led_output_reg_0/r_c_reg[2]
  -------------------------------------------------------------------
                         required time                         18.416                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.880                     

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[3]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.084    18.821                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.416    static           led_output_reg_0/r_c_reg[3]
  -------------------------------------------------------------------
                         required time                         18.416                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.880                     

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[4]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.084    18.821                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.416    static           led_output_reg_0/r_c_reg[4]
  -------------------------------------------------------------------
                         required time                         18.416                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.880                     

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[5]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.084    18.821                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.416    static           led_output_reg_0/r_c_reg[5]
  -------------------------------------------------------------------
                         required time                         18.416                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.880                     

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[6]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.084    18.821                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.416    static           led_output_reg_0/r_c_reg[6]
  -------------------------------------------------------------------
                         required time                         18.416                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.880                     

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[7]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.084    18.821                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.416    static           led_output_reg_0/r_c_reg[7]
  -------------------------------------------------------------------
                         required time                         18.416                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.880                     

Slack (MET) :             11.921ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 0.704ns (9.392%)  route 6.792ns (90.608%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 18.259 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.010     6.331    static         led_output_reg_0/rst
    SLICE_X47Y105        FDCE                                         f  static         led_output_reg_0/r_c_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.551    18.259    static         led_output_reg_0/clk_out1
    SLICE_X47Y105        FDCE                                         r  static         led_output_reg_0/r_c_reg[1]/C
                         clock pessimism              0.482    18.740                     
                         clock uncertainty           -0.084    18.657                     
    SLICE_X47Y105        FDCE (Recov_fdce_C_CLR)     -0.405    18.252    static           led_output_reg_0/r_c_reg[1]
  -------------------------------------------------------------------
                         required time                         18.252                     
                         arrival time                          -6.331                     
  -------------------------------------------------------------------
                         slack                                 11.921                     

Slack (MET) :             12.139ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/uart_core_0/rx_0/rx_sync_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 0.704ns (9.580%)  route 6.644ns (90.420%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 18.330 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        4.863     6.184    static         uart_fifo_0/uart_core_0/rx_0/rst
    SLICE_X38Y122        FDCE                                         f  static         uart_fifo_0/uart_core_0/rx_0/rx_sync_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.622    18.330    static         uart_fifo_0/uart_core_0/rx_0/clk_out1
    SLICE_X38Y122        FDCE                                         r  static         uart_fifo_0/uart_core_0/rx_0/rx_sync_reg/C
                         clock pessimism              0.482    18.811                     
                         clock uncertainty           -0.084    18.728                     
    SLICE_X38Y122        FDCE (Recov_fdce_C_CLR)     -0.405    18.323    static           uart_fifo_0/uart_core_0/rx_0/rx_sync_reg
  -------------------------------------------------------------------
                         required time                         18.323                     
                         arrival time                          -6.184                     
  -------------------------------------------------------------------
                         slack                                 12.139                     

Slack (MET) :             12.324ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cr_generate[19].cus_reg/r_c_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 0.704ns (9.961%)  route 6.363ns (90.039%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.758ns = ( 18.242 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        4.582     5.903    static         cr_generate[19].cus_reg/rst
    SLICE_X95Y160        FDCE                                         f  static         cr_generate[19].cus_reg/r_c_reg[21]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.535    18.242    static         cr_generate[19].cus_reg/clk_out1
    SLICE_X95Y160        FDCE                                         r  static         cr_generate[19].cus_reg/r_c_reg[21]/C
                         clock pessimism              0.474    18.716                     
                         clock uncertainty           -0.084    18.632                     
    SLICE_X95Y160        FDCE (Recov_fdce_C_CLR)     -0.405    18.227    static           cr_generate[19].cus_reg/r_c_reg[21]
  -------------------------------------------------------------------
                         required time                         18.227                     
                         arrival time                          -5.903                     
  -------------------------------------------------------------------
                         slack                                 12.324                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[10]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[10]/C
                         clock pessimism              0.514    -0.443                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.588    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[10]
  -------------------------------------------------------------------
                         required time                          0.588                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.343                     

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[11]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[11]/C
                         clock pessimism              0.514    -0.443                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.588    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[11]
  -------------------------------------------------------------------
                         required time                          0.588                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.343                     

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[12]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[12]/C
                         clock pessimism              0.514    -0.443                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.588    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[12]
  -------------------------------------------------------------------
                         required time                          0.588                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.343                     

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[13]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[13]/C
                         clock pessimism              0.514    -0.443                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.588    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[13]
  -------------------------------------------------------------------
                         required time                          0.588                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.343                     

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[6]/C
                         clock pessimism              0.514    -0.443                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.588    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.588                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.343                     

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[9]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[9]/C
                         clock pessimism              0.514    -0.443                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.588    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[9]
  -------------------------------------------------------------------
                         required time                          0.588                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.343                     

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.148ns (31.132%)  route 0.327ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.327    -0.239    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y148        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y148        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[4]/C
                         clock pessimism              0.514    -0.443                     
    SLICE_X47Y148        FDCE (Remov_fdce_C_CLR)     -0.145    -0.588    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.588                     
                         arrival time                          -0.239                     
  -------------------------------------------------------------------
                         slack                                  0.348                     

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.148ns (31.132%)  route 0.327ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.327    -0.239    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y148        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y148        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[5]/C
                         clock pessimism              0.514    -0.443                     
    SLICE_X47Y148        FDCE (Remov_fdce_C_CLR)     -0.145    -0.588    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.588                     
                         arrival time                          -0.239                     
  -------------------------------------------------------------------
                         slack                                  0.348                     

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.148ns (31.132%)  route 0.327ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.327    -0.239    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y148        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y148        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[7]/C
                         clock pessimism              0.514    -0.443                     
    SLICE_X47Y148        FDCE (Remov_fdce_C_CLR)     -0.145    -0.588    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.588                     
                         arrival time                          -0.239                     
  -------------------------------------------------------------------
                         slack                                  0.348                     

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.148ns (31.132%)  route 0.327ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.327    -0.239    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y148        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[8]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y148        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[8]/C
                         clock pessimism              0.514    -0.443                     
    SLICE_X47Y148        FDCE (Remov_fdce_C_CLR)     -0.145    -0.588    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[8]
  -------------------------------------------------------------------
                         required time                          0.588                     
                         arrival time                          -0.239                     
  -------------------------------------------------------------------
                         slack                                  0.348                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clock_manager_1
  To Clock:  clk_out1_clock_manager

Setup :            0  Failing Endpoints,  Worst Slack       11.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[0]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.084    18.821                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.416    static           led_output_reg_0/r_c_reg[0]
  -------------------------------------------------------------------
                         required time                         18.416                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.880                     

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[2]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.084    18.821                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.416    static           led_output_reg_0/r_c_reg[2]
  -------------------------------------------------------------------
                         required time                         18.416                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.880                     

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[3]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.084    18.821                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.416    static           led_output_reg_0/r_c_reg[3]
  -------------------------------------------------------------------
                         required time                         18.416                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.880                     

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[4]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.084    18.821                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.416    static           led_output_reg_0/r_c_reg[4]
  -------------------------------------------------------------------
                         required time                         18.416                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.880                     

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[5]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.084    18.821                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.416    static           led_output_reg_0/r_c_reg[5]
  -------------------------------------------------------------------
                         required time                         18.416                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.880                     

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[6]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.084    18.821                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.416    static           led_output_reg_0/r_c_reg[6]
  -------------------------------------------------------------------
                         required time                         18.416                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.880                     

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[7]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.084    18.821                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.416    static           led_output_reg_0/r_c_reg[7]
  -------------------------------------------------------------------
                         required time                         18.416                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.880                     

Slack (MET) :             11.921ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 0.704ns (9.392%)  route 6.792ns (90.608%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 18.259 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.010     6.331    static         led_output_reg_0/rst
    SLICE_X47Y105        FDCE                                         f  static         led_output_reg_0/r_c_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.551    18.259    static         led_output_reg_0/clk_out1
    SLICE_X47Y105        FDCE                                         r  static         led_output_reg_0/r_c_reg[1]/C
                         clock pessimism              0.482    18.740                     
                         clock uncertainty           -0.084    18.657                     
    SLICE_X47Y105        FDCE (Recov_fdce_C_CLR)     -0.405    18.252    static           led_output_reg_0/r_c_reg[1]
  -------------------------------------------------------------------
                         required time                         18.252                     
                         arrival time                          -6.331                     
  -------------------------------------------------------------------
                         slack                                 11.921                     

Slack (MET) :             12.139ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/uart_core_0/rx_0/rx_sync_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 0.704ns (9.580%)  route 6.644ns (90.420%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 18.330 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        4.863     6.184    static         uart_fifo_0/uart_core_0/rx_0/rst
    SLICE_X38Y122        FDCE                                         f  static         uart_fifo_0/uart_core_0/rx_0/rx_sync_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.622    18.330    static         uart_fifo_0/uart_core_0/rx_0/clk_out1
    SLICE_X38Y122        FDCE                                         r  static         uart_fifo_0/uart_core_0/rx_0/rx_sync_reg/C
                         clock pessimism              0.482    18.811                     
                         clock uncertainty           -0.084    18.728                     
    SLICE_X38Y122        FDCE (Recov_fdce_C_CLR)     -0.405    18.323    static           uart_fifo_0/uart_core_0/rx_0/rx_sync_reg
  -------------------------------------------------------------------
                         required time                         18.323                     
                         arrival time                          -6.184                     
  -------------------------------------------------------------------
                         slack                                 12.139                     

Slack (MET) :             12.324ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cr_generate[19].cus_reg/r_c_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 0.704ns (9.961%)  route 6.363ns (90.039%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.758ns = ( 18.242 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        4.582     5.903    static         cr_generate[19].cus_reg/rst
    SLICE_X95Y160        FDCE                                         f  static         cr_generate[19].cus_reg/r_c_reg[21]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.535    18.242    static         cr_generate[19].cus_reg/clk_out1
    SLICE_X95Y160        FDCE                                         r  static         cr_generate[19].cus_reg/r_c_reg[21]/C
                         clock pessimism              0.474    18.716                     
                         clock uncertainty           -0.084    18.632                     
    SLICE_X95Y160        FDCE (Recov_fdce_C_CLR)     -0.405    18.227    static           cr_generate[19].cus_reg/r_c_reg[21]
  -------------------------------------------------------------------
                         required time                         18.227                     
                         arrival time                          -5.903                     
  -------------------------------------------------------------------
                         slack                                 12.324                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[10]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[10]/C
                         clock pessimism              0.514    -0.443                     
                         clock uncertainty            0.084    -0.359                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.504    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[10]
  -------------------------------------------------------------------
                         required time                          0.504                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.260                     

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[11]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[11]/C
                         clock pessimism              0.514    -0.443                     
                         clock uncertainty            0.084    -0.359                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.504    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[11]
  -------------------------------------------------------------------
                         required time                          0.504                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.260                     

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[12]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[12]/C
                         clock pessimism              0.514    -0.443                     
                         clock uncertainty            0.084    -0.359                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.504    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[12]
  -------------------------------------------------------------------
                         required time                          0.504                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.260                     

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[13]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[13]/C
                         clock pessimism              0.514    -0.443                     
                         clock uncertainty            0.084    -0.359                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.504    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[13]
  -------------------------------------------------------------------
                         required time                          0.504                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.260                     

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[6]/C
                         clock pessimism              0.514    -0.443                     
                         clock uncertainty            0.084    -0.359                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.504    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.504                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.260                     

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[9]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[9]/C
                         clock pessimism              0.514    -0.443                     
                         clock uncertainty            0.084    -0.359                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.504    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[9]
  -------------------------------------------------------------------
                         required time                          0.504                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.260                     

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.148ns (31.132%)  route 0.327ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.327    -0.239    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y148        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y148        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[4]/C
                         clock pessimism              0.514    -0.443                     
                         clock uncertainty            0.084    -0.359                     
    SLICE_X47Y148        FDCE (Remov_fdce_C_CLR)     -0.145    -0.504    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.504                     
                         arrival time                          -0.239                     
  -------------------------------------------------------------------
                         slack                                  0.265                     

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.148ns (31.132%)  route 0.327ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.327    -0.239    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y148        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y148        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[5]/C
                         clock pessimism              0.514    -0.443                     
                         clock uncertainty            0.084    -0.359                     
    SLICE_X47Y148        FDCE (Remov_fdce_C_CLR)     -0.145    -0.504    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.504                     
                         arrival time                          -0.239                     
  -------------------------------------------------------------------
                         slack                                  0.265                     

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.148ns (31.132%)  route 0.327ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.327    -0.239    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y148        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y148        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[7]/C
                         clock pessimism              0.514    -0.443                     
                         clock uncertainty            0.084    -0.359                     
    SLICE_X47Y148        FDCE (Remov_fdce_C_CLR)     -0.145    -0.504    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.504                     
                         arrival time                          -0.239                     
  -------------------------------------------------------------------
                         slack                                  0.265                     

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.148ns (31.132%)  route 0.327ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.327    -0.239    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y148        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[8]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y148        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[8]/C
                         clock pessimism              0.514    -0.443                     
                         clock uncertainty            0.084    -0.359                     
    SLICE_X47Y148        FDCE (Remov_fdce_C_CLR)     -0.145    -0.504    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[8]
  -------------------------------------------------------------------
                         required time                          0.504                     
                         arrival time                          -0.239                     
  -------------------------------------------------------------------
                         slack                                  0.265                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clock_manager
  To Clock:  clk_out1_clock_manager_1

Setup :            0  Failing Endpoints,  Worst Slack       11.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[0]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.084    18.821                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.416    static           led_output_reg_0/r_c_reg[0]
  -------------------------------------------------------------------
                         required time                         18.416                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.880                     

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[2]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.084    18.821                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.416    static           led_output_reg_0/r_c_reg[2]
  -------------------------------------------------------------------
                         required time                         18.416                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.880                     

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[3]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.084    18.821                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.416    static           led_output_reg_0/r_c_reg[3]
  -------------------------------------------------------------------
                         required time                         18.416                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.880                     

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[4]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.084    18.821                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.416    static           led_output_reg_0/r_c_reg[4]
  -------------------------------------------------------------------
                         required time                         18.416                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.880                     

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[5]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.084    18.821                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.416    static           led_output_reg_0/r_c_reg[5]
  -------------------------------------------------------------------
                         required time                         18.416                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.880                     

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[6]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.084    18.821                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.416    static           led_output_reg_0/r_c_reg[6]
  -------------------------------------------------------------------
                         required time                         18.416                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.880                     

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[7]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.084    18.821                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.416    static           led_output_reg_0/r_c_reg[7]
  -------------------------------------------------------------------
                         required time                         18.416                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.880                     

Slack (MET) :             11.921ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 0.704ns (9.392%)  route 6.792ns (90.608%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 18.259 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.010     6.331    static         led_output_reg_0/rst
    SLICE_X47Y105        FDCE                                         f  static         led_output_reg_0/r_c_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.551    18.259    static         led_output_reg_0/clk_out1
    SLICE_X47Y105        FDCE                                         r  static         led_output_reg_0/r_c_reg[1]/C
                         clock pessimism              0.482    18.740                     
                         clock uncertainty           -0.084    18.657                     
    SLICE_X47Y105        FDCE (Recov_fdce_C_CLR)     -0.405    18.252    static           led_output_reg_0/r_c_reg[1]
  -------------------------------------------------------------------
                         required time                         18.252                     
                         arrival time                          -6.331                     
  -------------------------------------------------------------------
                         slack                                 11.921                     

Slack (MET) :             12.139ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/uart_core_0/rx_0/rx_sync_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 0.704ns (9.580%)  route 6.644ns (90.420%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 18.330 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        4.863     6.184    static         uart_fifo_0/uart_core_0/rx_0/rst
    SLICE_X38Y122        FDCE                                         f  static         uart_fifo_0/uart_core_0/rx_0/rx_sync_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.622    18.330    static         uart_fifo_0/uart_core_0/rx_0/clk_out1
    SLICE_X38Y122        FDCE                                         r  static         uart_fifo_0/uart_core_0/rx_0/rx_sync_reg/C
                         clock pessimism              0.482    18.811                     
                         clock uncertainty           -0.084    18.728                     
    SLICE_X38Y122        FDCE (Recov_fdce_C_CLR)     -0.405    18.323    static           uart_fifo_0/uart_core_0/rx_0/rx_sync_reg
  -------------------------------------------------------------------
                         required time                         18.323                     
                         arrival time                          -6.184                     
  -------------------------------------------------------------------
                         slack                                 12.139                     

Slack (MET) :             12.324ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cr_generate[19].cus_reg/r_c_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 0.704ns (9.961%)  route 6.363ns (90.039%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.758ns = ( 18.242 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        4.582     5.903    static         cr_generate[19].cus_reg/rst
    SLICE_X95Y160        FDCE                                         f  static         cr_generate[19].cus_reg/r_c_reg[21]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.535    18.242    static         cr_generate[19].cus_reg/clk_out1
    SLICE_X95Y160        FDCE                                         r  static         cr_generate[19].cus_reg/r_c_reg[21]/C
                         clock pessimism              0.474    18.716                     
                         clock uncertainty           -0.084    18.632                     
    SLICE_X95Y160        FDCE (Recov_fdce_C_CLR)     -0.405    18.227    static           cr_generate[19].cus_reg/r_c_reg[21]
  -------------------------------------------------------------------
                         required time                         18.227                     
                         arrival time                          -5.903                     
  -------------------------------------------------------------------
                         slack                                 12.324                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[10]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[10]/C
                         clock pessimism              0.514    -0.443                     
                         clock uncertainty            0.084    -0.359                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.504    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[10]
  -------------------------------------------------------------------
                         required time                          0.504                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.260                     

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[11]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[11]/C
                         clock pessimism              0.514    -0.443                     
                         clock uncertainty            0.084    -0.359                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.504    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[11]
  -------------------------------------------------------------------
                         required time                          0.504                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.260                     

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[12]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[12]/C
                         clock pessimism              0.514    -0.443                     
                         clock uncertainty            0.084    -0.359                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.504    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[12]
  -------------------------------------------------------------------
                         required time                          0.504                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.260                     

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[13]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[13]/C
                         clock pessimism              0.514    -0.443                     
                         clock uncertainty            0.084    -0.359                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.504    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[13]
  -------------------------------------------------------------------
                         required time                          0.504                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.260                     

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[6]/C
                         clock pessimism              0.514    -0.443                     
                         clock uncertainty            0.084    -0.359                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.504    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.504                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.260                     

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[9]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[9]/C
                         clock pessimism              0.514    -0.443                     
                         clock uncertainty            0.084    -0.359                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.504    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[9]
  -------------------------------------------------------------------
                         required time                          0.504                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.260                     

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.148ns (31.132%)  route 0.327ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.327    -0.239    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y148        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y148        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[4]/C
                         clock pessimism              0.514    -0.443                     
                         clock uncertainty            0.084    -0.359                     
    SLICE_X47Y148        FDCE (Remov_fdce_C_CLR)     -0.145    -0.504    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.504                     
                         arrival time                          -0.239                     
  -------------------------------------------------------------------
                         slack                                  0.265                     

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.148ns (31.132%)  route 0.327ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.327    -0.239    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y148        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y148        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[5]/C
                         clock pessimism              0.514    -0.443                     
                         clock uncertainty            0.084    -0.359                     
    SLICE_X47Y148        FDCE (Remov_fdce_C_CLR)     -0.145    -0.504    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.504                     
                         arrival time                          -0.239                     
  -------------------------------------------------------------------
                         slack                                  0.265                     

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.148ns (31.132%)  route 0.327ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.327    -0.239    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y148        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y148        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[7]/C
                         clock pessimism              0.514    -0.443                     
                         clock uncertainty            0.084    -0.359                     
    SLICE_X47Y148        FDCE (Remov_fdce_C_CLR)     -0.145    -0.504    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.504                     
                         arrival time                          -0.239                     
  -------------------------------------------------------------------
                         slack                                  0.265                     

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.148ns (31.132%)  route 0.327ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.327    -0.239    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y148        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[8]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y148        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[8]/C
                         clock pessimism              0.514    -0.443                     
                         clock uncertainty            0.084    -0.359                     
    SLICE_X47Y148        FDCE (Remov_fdce_C_CLR)     -0.145    -0.504    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[8]
  -------------------------------------------------------------------
                         required time                          0.504                     
                         arrival time                          -0.239                     
  -------------------------------------------------------------------
                         slack                                  0.265                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clock_manager_1
  To Clock:  clk_out1_clock_manager_1

Setup :            0  Failing Endpoints,  Worst Slack       11.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.882ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[0]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.082    18.823                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.418    static           led_output_reg_0/r_c_reg[0]
  -------------------------------------------------------------------
                         required time                         18.418                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.882                     

Slack (MET) :             11.882ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[2]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.082    18.823                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.418    static           led_output_reg_0/r_c_reg[2]
  -------------------------------------------------------------------
                         required time                         18.418                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.882                     

Slack (MET) :             11.882ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[3]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.082    18.823                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.418    static           led_output_reg_0/r_c_reg[3]
  -------------------------------------------------------------------
                         required time                         18.418                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.882                     

Slack (MET) :             11.882ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[4]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.082    18.823                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.418    static           led_output_reg_0/r_c_reg[4]
  -------------------------------------------------------------------
                         required time                         18.418                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.882                     

Slack (MET) :             11.882ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[5]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.082    18.823                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.418    static           led_output_reg_0/r_c_reg[5]
  -------------------------------------------------------------------
                         required time                         18.418                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.882                     

Slack (MET) :             11.882ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[6]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.082    18.823                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.418    static           led_output_reg_0/r_c_reg[6]
  -------------------------------------------------------------------
                         required time                         18.418                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.882                     

Slack (MET) :             11.882ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.704ns (9.142%)  route 6.997ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 18.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.215     6.536    static         led_output_reg_0/rst
    SLICE_X47Y96         FDCE                                         f  static         led_output_reg_0/r_c_reg[7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.716    18.423    static         led_output_reg_0/clk_out1
    SLICE_X47Y96         FDCE                                         r  static         led_output_reg_0/r_c_reg[7]/C
                         clock pessimism              0.482    18.905                     
                         clock uncertainty           -0.082    18.823                     
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.418    static           led_output_reg_0/r_c_reg[7]
  -------------------------------------------------------------------
                         required time                         18.418                     
                         arrival time                          -6.536                     
  -------------------------------------------------------------------
                         slack                                 11.882                     

Slack (MET) :             11.923ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_output_reg_0/r_c_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 0.704ns (9.392%)  route 6.792ns (90.608%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 18.259 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        5.010     6.331    static         led_output_reg_0/rst
    SLICE_X47Y105        FDCE                                         f  static         led_output_reg_0/r_c_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.551    18.259    static         led_output_reg_0/clk_out1
    SLICE_X47Y105        FDCE                                         r  static         led_output_reg_0/r_c_reg[1]/C
                         clock pessimism              0.482    18.740                     
                         clock uncertainty           -0.082    18.659                     
    SLICE_X47Y105        FDCE (Recov_fdce_C_CLR)     -0.405    18.254    static           led_output_reg_0/r_c_reg[1]
  -------------------------------------------------------------------
                         required time                         18.254                     
                         arrival time                          -6.331                     
  -------------------------------------------------------------------
                         slack                                 11.923                     

Slack (MET) :             12.141ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_fifo_0/uart_core_0/rx_0/rx_sync_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 0.704ns (9.580%)  route 6.644ns (90.420%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 18.330 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        4.863     6.184    static         uart_fifo_0/uart_core_0/rx_0/rst
    SLICE_X38Y122        FDCE                                         f  static         uart_fifo_0/uart_core_0/rx_0/rx_sync_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.622    18.330    static         uart_fifo_0/uart_core_0/rx_0/clk_out1
    SLICE_X38Y122        FDCE                                         r  static         uart_fifo_0/uart_core_0/rx_0/rx_sync_reg/C
                         clock pessimism              0.482    18.811                     
                         clock uncertainty           -0.082    18.730                     
    SLICE_X38Y122        FDCE (Recov_fdce_C_CLR)     -0.405    18.325    static           uart_fifo_0/uart_core_0/rx_0/rx_sync_reg
  -------------------------------------------------------------------
                         required time                         18.325                     
                         arrival time                          -6.184                     
  -------------------------------------------------------------------
                         slack                                 12.141                     

Slack (MET) :             12.326ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cr_generate[19].cus_reg/r_c_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_manager_1 rise@20.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 0.704ns (9.961%)  route 6.363ns (90.039%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.758ns = ( 18.242 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.165ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.654    -1.165    static         system_reset/clk_out1
    SLICE_X89Y134        FDRE                                         r  static         system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.709 r  static         system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.996     0.287    static         system_reset/c_c_reg[9]
    SLICE_X88Y134        LUT6 (Prop_lut6_I3_O)        0.124     0.411 f  static         system_reset/tos_c[15]_i_7/O
                         net (fo=3, routed)           0.786     1.197    static         system_reset/tos_c[15]_i_7_n_0
    SLICE_X90Y134        LUT3 (Prop_lut3_I1_O)        0.124     1.321 f  static         system_reset/tos_c[15]_i_2/O
                         net (fo=2351, routed)        4.582     5.903    static         cr_generate[19].cus_reg/rst
    SLICE_X95Y160        FDCE                                         f  static         cr_generate[19].cus_reg/r_c_reg[21]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                     20.000    20.000 r                 
    R4                                                0.000    20.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000    20.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        1.535    18.242    static         cr_generate[19].cus_reg/clk_out1
    SLICE_X95Y160        FDCE                                         r  static         cr_generate[19].cus_reg/r_c_reg[21]/C
                         clock pessimism              0.474    18.716                     
                         clock uncertainty           -0.082    18.634                     
    SLICE_X95Y160        FDCE (Recov_fdce_C_CLR)     -0.405    18.229    static           cr_generate[19].cus_reg/r_c_reg[21]
  -------------------------------------------------------------------
                         required time                         18.229                     
                         arrival time                          -5.903                     
  -------------------------------------------------------------------
                         slack                                 12.326                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[10]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[10]/C
                         clock pessimism              0.514    -0.443                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.588    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[10]
  -------------------------------------------------------------------
                         required time                          0.588                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.343                     

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[11]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[11]/C
                         clock pessimism              0.514    -0.443                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.588    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[11]
  -------------------------------------------------------------------
                         required time                          0.588                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.343                     

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[12]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[12]/C
                         clock pessimism              0.514    -0.443                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.588    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[12]
  -------------------------------------------------------------------
                         required time                          0.588                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.343                     

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[13]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[13]/C
                         clock pessimism              0.514    -0.443                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.588    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[13]
  -------------------------------------------------------------------
                         required time                          0.588                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.343                     

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[6]/C
                         clock pessimism              0.514    -0.443                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.588    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.588                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.343                     

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.148ns (31.463%)  route 0.322ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.322    -0.244    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y149        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[9]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y149        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[9]/C
                         clock pessimism              0.514    -0.443                     
    SLICE_X47Y149        FDCE (Remov_fdce_C_CLR)     -0.145    -0.588    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[9]
  -------------------------------------------------------------------
                         required time                          0.588                     
                         arrival time                          -0.244                     
  -------------------------------------------------------------------
                         slack                                  0.343                     

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.148ns (31.132%)  route 0.327ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.327    -0.239    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y148        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y148        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[4]/C
                         clock pessimism              0.514    -0.443                     
    SLICE_X47Y148        FDCE (Remov_fdce_C_CLR)     -0.145    -0.588    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.588                     
                         arrival time                          -0.239                     
  -------------------------------------------------------------------
                         slack                                  0.348                     

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.148ns (31.132%)  route 0.327ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.327    -0.239    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y148        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y148        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[5]/C
                         clock pessimism              0.514    -0.443                     
    SLICE_X47Y148        FDCE (Remov_fdce_C_CLR)     -0.145    -0.588    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.588                     
                         arrival time                          -0.239                     
  -------------------------------------------------------------------
                         slack                                  0.348                     

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.148ns (31.132%)  route 0.327ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.327    -0.239    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y148        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y148        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[7]/C
                         clock pessimism              0.514    -0.443                     
    SLICE_X47Y148        FDCE (Remov_fdce_C_CLR)     -0.145    -0.588    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.588                     
                         arrival time                          -0.239                     
  -------------------------------------------------------------------
                         slack                                  0.348                     

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clock_manager_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_manager_1 rise@0.000ns - clk_out1_clock_manager_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.148ns (31.132%)  route 0.327ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.585    -0.715    static         sw_debouncer/debouncer[2].d_instance/clk_out1
    SLICE_X48Y151        FDRE                                         r  static         sw_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.567 f  static         sw_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.327    -0.239    static         sw_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X47Y148        FDCE                                         f  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[8]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_clock_manager_1 rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk_in (IN)
                         net (fo=0)                   0.000     0.000    static         cm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         cm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    static         cm/inst/clk_in1_clock_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  static         cm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    static         cm/inst/clk_out1_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  static         cm/inst/clkout1_buf/O
                         net (fo=6900, routed)        0.857    -0.957    static         sw_debouncer/debouncer[2].d_instance/timer/clk_out1
    SLICE_X47Y148        FDCE                                         r  static         sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[8]/C
                         clock pessimism              0.514    -0.443                     
    SLICE_X47Y148        FDCE (Remov_fdce_C_CLR)     -0.145    -0.588    static           sw_debouncer/debouncer[2].d_instance/timer/c_c_reg[8]
  -------------------------------------------------------------------
                         required time                          0.588                     
                         arrival time                          -0.239                     
  -------------------------------------------------------------------
                         slack                                  0.348                     





