<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1903157.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1903157.v</a>
defines: 
time_elapsed: 0.408s
ram usage: 31100 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp4dnmw_xc/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1903157.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1903157.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1903157.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1903157.v:1</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1903157.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1903157.v:1</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1903157.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1903157.v:1</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp4dnmw_xc/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp4dnmw_xc/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp4dnmw_xc/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1903157.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1903157.v</a>, line:1, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiNet:
   \_logic_net: (data1), line:5
     |vpiName:data1
     |vpiFullName:work@test.data1
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (data2), line:6
     |vpiName:data2
     |vpiFullName:work@test.data2
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (data3), line:7
     |vpiName:data3
     |vpiFullName:work@test.data3
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (data4), line:8
     |vpiName:data4
     |vpiFullName:work@test.data4
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (data5), line:9
     |vpiName:data5
     |vpiFullName:work@test.data5
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (data6), line:10
     |vpiName:data6
     |vpiFullName:work@test.data6
     |vpiNetType:48
   |vpiParamAssign:
   \_param_assign: , line:3
     |vpiRhs:
     \_constant: , line:3
       |vpiConstType:7
       |vpiDecompile:8
       |vpiSize:32
       |INT:8
     |vpiLhs:
     \_parameter: (DATA_DEPTH_A), line:3
       |vpiName:DATA_DEPTH_A
   |vpiParamAssign:
   \_param_assign: , line:4
     |vpiRhs:
     \_operation: , line:4
       |vpiOpType:43
       |vpiOperand:
       \_constant: , line:4
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiOperand:
       \_constant: , line:4
         |vpiConstType:7
         |vpiDecompile:8
         |vpiSize:32
         |INT:8
     |vpiLhs:
     \_parameter: (DATA_DEPTH_B), line:4
       |vpiName:DATA_DEPTH_B
   |vpiParameter:
   \_parameter: (DATA_DEPTH_A), line:3
   |vpiParameter:
   \_parameter: (DATA_DEPTH_B), line:4
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1903157.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1903157.v</a>, line:1
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiNet:
   \_logic_net: (data1), line:5, parent:work@test
     |vpiName:data1
     |vpiFullName:work@test.data1
     |vpiNetType:48
     |vpiRange:
     \_range: , line:5
       |vpiLeftRange:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiArrayNet:
   \_array_net: (data2), line:6, parent:work@test
     |vpiName:data2
     |vpiFullName:work@test.data2
     |vpiSize:8
     |vpiNet:
     \_logic_net: , parent:data2
       |vpiFullName:work@test.data2
       |vpiNetType:48
       |vpiRange:
       \_range: , line:6
         |vpiLeftRange:
         \_constant: , line:6
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:6
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:6
       |vpiLeftRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiArrayNet:
   \_array_net: (data3), line:7, parent:work@test
     |vpiName:data3
     |vpiFullName:work@test.data3
     |vpiSize:8
     |vpiNet:
     \_logic_net: , parent:data3
       |vpiFullName:work@test.data3
       |vpiNetType:48
       |vpiRange:
       \_range: , line:7
         |vpiLeftRange:
         \_constant: , line:7
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:7
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:7
       |vpiLeftRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiArrayNet:
   \_array_net: (data4), line:8, parent:work@test
     |vpiName:data4
     |vpiFullName:work@test.data4
     |vpiSize:8
     |vpiNet:
     \_logic_net: , parent:data4
       |vpiFullName:work@test.data4
       |vpiNetType:48
       |vpiRange:
       \_range: , line:8
         |vpiLeftRange:
         \_constant: , line:8
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:8
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:8
       |vpiLeftRange:
       \_constant: , line:8
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:8
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiArrayNet:
   \_array_net: (data5), line:9, parent:work@test
     |vpiName:data5
     |vpiFullName:work@test.data5
     |vpiSize:2
     |vpiNet:
     \_logic_net: , parent:data5
       |vpiFullName:work@test.data5
       |vpiNetType:48
       |vpiRange:
       \_range: , line:9
         |vpiLeftRange:
         \_constant: , line:9
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:9
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:9
       |vpiLeftRange:
       \_constant: , line:9
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:9
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiArrayNet:
   \_array_net: (data6), line:10, parent:work@test
     |vpiName:data6
     |vpiFullName:work@test.data6
     |vpiSize:2
     |vpiNet:
     \_logic_net: , parent:data6
       |vpiFullName:work@test.data6
       |vpiNetType:48
       |vpiRange:
       \_range: , line:10
         |vpiLeftRange:
         \_constant: , line:10
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:10
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:10
       |vpiLeftRange:
       \_constant: , line:10
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:10
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiParameter:
   \_parameter: (DATA_DEPTH_A), line:3
     |vpiName:DATA_DEPTH_A
     |INT:8
   |vpiParameter:
   \_parameter: (DATA_DEPTH_B), line:4
     |vpiName:DATA_DEPTH_B
     |INT:2
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \DATA_DEPTH_A of type 41
Object: \DATA_DEPTH_B of type 41
Object: \data1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \data2 of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \data3 of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \data4 of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \data5 of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \data6 of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_test of type 32
Object: \DATA_DEPTH_A of type 41
Object: \DATA_DEPTH_B of type 41
Object:  of type 40
Object: \DATA_DEPTH_A of type 41
Object:  of type 7
Object:  of type 40
Object: \DATA_DEPTH_B of type 41
Object:  of type 39
Object:  of type 7
Object:  of type 7
ERROR: Encountered unhandled operation: 43

</pre>
</body>